


MOS DATA BOOK


MICRON
TECHNOLOGY, INC.

MOS DATA BOOK

1991



MICRON
TECHNOLOGY, INC.



DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS.....	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION.....	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION.....	12

MOS DATA BOOK

2805 East Columbia Road
Boise, Idaho 83706
Telephone: (208) 368-3900
FAX: (208) 368-4617

©1991, Micron Technology, Inc.
Printed in the U.S.A.

Micron Technology, Inc., reserves the right to change products or specifications without notice.

IMPORTANT NOTICE

Micron Technology, Inc. reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON TECHNOLOGY, INC. MAKES NO WARRANTIES EXPRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY. ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIABILITY IS LIMITED TO REPLACEMENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON TECHNOLOGY, INC. AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.

The MOS Data Book has been organized into 11 sections and includes complete detailed specifications on our growing, high-performance CMOS and NMOS product line.

Sections 1 through 8 cover individual product families. Each section contains a product selection guide followed by data sheets. Three different types of data sheets are used: Advance Information, which contains initial descriptions of products still under development; Preliminary Information, which contains initial device characterization limits that are subject to change upon full characterization of production devices; and Final Information, which contains minimum and maximum limits specified over the complete power supply and temperature range for production devices.

Section 9 contains application and technical information.

Section 10 contains selected information about Micron's growing Defense Electronics product offering.

Section 11 contains packaging information.

Section 12 contains ordering information, product quality and reliability information and a list of sales representatives and distributors by geographical location for the North American Continent, Europe and Asia.

Additional or updated information on any Micron product is available from:

MICRON TECHNOLOGY, INC.

Marketing Department

2805 East Columbia Road

Boise, Idaho 83706

Telephone: (208) 368-3900

FAX: (208) 368-4617

DYNAMIC RAMS

PAGE

Product Selection Guide

MT4264	64K x 1	PM	1-1
MT1259	256K x 1	PM	1-9
MT4C1024	1 Meg x 1	FPM	1-19
MT4C1026	1 Meg x 1	SC	1-31
MT4C1027	1 Meg x 1	FPM, LP	1-43
MT4C1004	4 Meg x 1	FPM	1-55
MT4C1006	4 Meg x 1	SC	1-67
MT4C10016	16 Meg x 1	FPM	1-79
MT4C10017	16 Meg x 1	SC	1-79
MT4067	64K x 4	PM	1-81
MT4C4256	256K x 4	FPM	1-91
MT4C4258	256K x 4	SC	1-103
MT4C4259	256K x 4	FPM, QCP	1-115
MT4C4260	256K x 4	FPM, LP	1-129
MT4C4001	1 Meg x 4	FPM	1-141
MT4C4003	1 Meg x 4	SC	1-153
MT4C4004	1 Meg x 4	QCP	1-165
MT4C4005	1 Meg x 4	FPM, WPB	1-179
MT4C40004	4 Meg x 4	FPM	1-191
MT4C40005	4 Meg x 4	SC	1-191
MT4C8512	512K x 8	FPM	1-193
MT4C8513	512K x 8	FPM, WPB	1-193
MT4C1664	64K x 16	FPM, DW	1-207
MT4C1665	64K x 16	FPM, WPB	1-207
MT4C1668	64K x 16	FPM, LP, DW	1-223
MT4C1669	64K x 16	FPM, LP, WPB	1-223
MT4C1670	64K x 16	SC, DW	1-239
MT4C1671	64K x 16	SC, WPB	1-239
MT4C1672	64K x 16	FPM, DC	1-257
MT4C16256	256K x 16	FPM, DW	1-259
MT4C16257	256K x 16	FPM, DW, WPB	1-259
MT4C16258	256K x 16	FPM, DC	1-259
MT4C16259	256K x 16	FPM, DC, WPB	1-259

PM PAGE MODE
 FPM FAST PAGE MODE
 SC STATIC COLUMN
 LP LOW POWER

QCP QUAD CAS PARITY
 WPB WRITE-PER-BIT
 DW DUAL WE
 DC DUAL CAS

DRAM MODULES		PAGE	
Product Selection Guide			
MT2D2568	256K x 8	FPM 2-1	
MT8D18	1 Meg x 8	FPM 2-11	
MT2D18	1 Meg x 8	FPM 2-21	
MT8D48	4 Meg x 8	FPM 2-31	
MT3D2569	256K x 9	FPM, PM 2-41	
MT9D19	1 Meg x 9	FPM 2-51	
MT3D19	1 Meg x 9	FPM 2-61	
MT9D49	4 Meg x 9	FPM 2-71	
MT8D25632	256K x 32	FPM 2-81	
MT16D51232	512K x 32	FPM 2-91	
MT8D132	1 Meg x 32	FPM 2-101	
MT16D232	2 Meg x 32	FPM 2-111	
MT9D25636	256K x 36	FPM 2-121	
MT10D25636	256K x 36	FPM 2-131	
MT18D51236	512K x 36	FPM 2-141	
MT20D51236	512K x 36	FPM 2-151	
MT9D136	1 Meg x 36	FPM 2-161	
MT18D236	2 Meg x 36	FPM 2-171	
PM	PAGE MODE	FPM	FAST PAGE MODE

MULTIPOINT DYNAMIC RAMS

Product Selection Guide			
MT42C4064	64K x 4 / 256 x 4*	PM 3-1	
MT42C4255	256K x 4 / 512 x 4	FPM 3-27	
MT42C4256	256K x 4 / 512 x 4	FPM, BW 3-61	
MT42C8127	128K x 8 / 256 x 8	FPM 3-97	
MT42C8128	128K x 8 / 256 x 8	FPM, BW 3-131	
MT42C8256	256K x 8 / 512 x 8	FPM, BW 3-167	
MT43C4257	256K x 4 / 512 x 4	FPM, BW 3-169	
MT43C4258	256K x 4 / 512 x 4	FPM, BW 3-169	
MT43C8128	128K x 8 / 256 x 8	FPM, BW 3-215	
MT43C8129	128K x 8 / 256 x 8	FPM, BW 3-215	
PM	PAGE MODE	FPM	FAST PAGE MODE
BW	BLOCK WRITE	*	DRAM/SAM(S)

STATIC RAMS

PAGE

Product Selection Guide		
MT5C1601	16K x 1	CE only 4-1
MT5C6401	64K x 1	CE only 4-9
MT5C2561	256K x 1	CE only 4-17
MT5C1001	1 Meg x 1	CE only 4-25
MT5C1604	4K x 4	CE only 4-33
MT5C1605	4K x 4	CE & OE 4-41
MT5C1606	4K x 4	SI/O, OT 4-49
MT5C1607	4K x 4	SI/O, HZ 4-49
MT5C6404	16K x 4	CE only 4-57
MT5C6405	16K x 4	CE & OE 4-65
MT5C6406	16K x 4	SI/O, OE, CE1, CE2 & OT 4-73
MT5C6407	16K x 4	SI/O, HZ 4-73
MT5C2564	64K x 4	CE only 4-81
MT5C2565	64K x 4	CE & OE 4-89
MT5C1005	256K x 4	CE & OE 4-97
MT5C1608	2K x 8	CE & OE 4-105
MT5C6408	8K x 8	OE, CE1 & CE2 4-113
MT5C2568	32K x 8	CE & OE 4-121
MT5C1008	128K x 8	OE, CE1 & CE2 4-129
MT5C2516	16K x 16	Latched Address/Data 4-137
MT5C2818	16K x 18	Latched Address/Data 4-151
IT/AT/XT SPECIFICATIONS		4-165

CE CHIP ENABLE
 OE WITH OUTPUT ENABLE
 OT OUTPUTS TRACK INPUTS DURING WRITE

SI/O SEPARATE DATA INPUTS AND OUTPUTS
 HZ HIGH IMPEDANCE OUTPUTS DURING WRITE

SYNCHRONOUS SRAMS

Product Selection Guide		
MT58C1616	16K x 16	SR, STW 5-1
MT58C1618	16K x 18	SR, STW 5-11

SR SYNCHRONOUS READS

STW SELF-TIMED WRITES

SRAM MODULES

PAGE

Product Selection Guide

MT4S1288	128K x 8	CE & OE	6-1
MT2S3216	32K x 16	CE & OE	6-9
MT4S6416	64K x 16	CE & OE	6-17
MT8S1632	16K x 32	CE & OE	6-25
MT8S6432	64K x 32	CE & OE	6-33
MT4S12832	128K x 32	CE & OE	6-41
MT8S25632	256K x 32	CE & OE	6-49

CE CHIP ENABLE OE WITH OUTPUT ENABLE

CACHE DATA STATIC RAMS

Product Selection Guide

MT56C0816	dual 4K x 16 or single 8K x 16	A0-A11 LATCH.....	7-1
MT56C3816	dual 4K x 16 or single 8K x 16	A0-A12 LATCH.....	7-11
MT56C0818	dual 4K x 18 or single 8K x 18	A0-A11 LATCH.....	7-21
MT56C2818	dual 4K x 18 or single 8K x 18	80486/80485 SPECIFIC	7-31
MT56C3818	dual 4K x 18 or single 8K x 18	A0-A12 LATCH.....	7-41

FIFO (FIRST-IN FIRST-OUT) MEMORIES

Product Selection Guide

MT52C9005	512 x 9	E	8-1
MT52C9007	512 x 9	PF, E	8-13
MT52C9010	1K x 9	E	8-29
MT52C9012	1K x 9	PF, E	8-41
MT52C9020	2K x 9	E	8-57
MT52C9022	2K x 9	PF, E	8-69

E EXPANDABLE DEPTH AND WIDTH PF PROGRAMMABLE FLAG

APPLICATION/TECHNICAL INFORMATION	PAGE
Product Selection Guide	
TN-04-01 DRAM Power-Up and Refresh Constraints	9-1
TN-04-02 MT4C1664 and MT4C1665 Compatibilities	9-3
TN-04-03 MT4C1664: 256 Kilobyte Memory System with Four $\overline{\text{RAS}}$ Lines	9-5
TN-04-04 MT4C1664: 256 Kilobyte Memory System with Four $\overline{\text{CAS}}$ Lines	9-7
TN-04-05 4 Meg DRAM — Direct 1 Meg Compatibility	9-9
TN-04-06 Understanding DRAM LATE-WRITE Cycles	9-11
TN-43-01 MT43C4257/MT43C4258 Comparison	9-13
TN-05-02 SRAM Bus Contention Design Considerations	9-15
TN-05-03 SRAM Capacitive Loading	9-19
TN-05-06 1 Meg Fast SRAM Typical Operating Curves	9-21
TN-05-07 256K Fast SRAM Typical Operating Curves	9-23
TN-05-08 64K Fast SRAM Typical Operating Curves	9-25
AN-56-01 MT56C0816 Cache Data SRAM Family	9-27
 MILITARY INFORMATION	
General Information	10-1
Product Assurance Flow	10-2
Product Description Guide	10-3
 PACKAGE INFORMATION	
Index	11-1
 SALES INFORMATION	
Ordering Information and Examples	12-1
Product Numbering System	12-2
Product Reliability	12-3
North American Sales Representatives and Distributors	12-14
International Sales Representatives and Distributors	12-26

NUMERICAL INDEX

PAGE

Part

10D25636	DRAM MODULE	2-131
1259	DRAM	1-9
16D232	DRAM MODULE	2-111
16D51232	DRAM MODULE	2-91
18D236	DRAM MODULE	5-171
18D51236	DRAM MODULE	2-141
20D51236	DRAM MODULE	2-151
2D18	DRAM MODULE	2-21
2D2568	DRAM MODULE	2-1
2S3216	SRAM MODULE	6-9
3D19	DRAM MODULE	2-61
3D2569	DRAM MODULE	2-41
4067	DRAM	1-81
4264	DRAM	1-1
42C4064	VRAM	3-1
42C4255	VRAM	3-27
42C4256	VRAM	3-61
42C8127	VRAM	3-97
42C8128	VRAM	3-131
42C8256	VRAM	3-167
43C4257	TPDRAM	3-169
43C4258	TPDRAM	3-169
43C8128	TPDRAM	3-215
43C8129	TPDRAM	3-215
4C10016	DRAM	1-79
4C10017	DRAM	1-79
4C1004	DRAM	1-55
4C1006	DRAM	1-67
4C1024	DRAM	1-19
4C1026	DRAM	1-31
4C1027	DRAM	1-43
4C16256	DRAM	1-259
4C16257	DRAM	1-259
4C16258	DRAM	1-259
4C16259	DRAM	1-259
4C1664	DRAM	1-207
4C1665	DRAM	1-207
4C1668	DRAM	1-223
4C1669	DRAM	1-223
4C1670	DRAM	1-239
4C1671	DRAM	1-239
4C1672	DRAM	1-257

NUMERICAL INDEX (Continued)

PAGE

Part

4C4004	DRAM	1-191
4C4005	DRAM	1-191
4C4001	DRAM	1-141
4C4003	DRAM	1-153
4C4004	DRAM	1-165
4C4005	DRAM	1-179
4C4256	DRAM	1-91
4C4258	DRAM	1-103
4C4259	DRAM	1-115
4C4260	DRAM	1-129
4C8512	DRAM	1-193
4C8513	DRAM	1-193
4S12832	SRAM MODULE	6-41
4S1288	SRAM MODULE	6-1
4S6416	SRAM MODULE	6-17
52C9005	FIFO	8-1
52C9007	FIFO	8-13
52C9010	FIFO	8-29
52C9012	FIFO	8-41
52C9020	FIFO	8-57
52C9022	FIFO	8-69
56C0816	CACHE DATA SRAM	7-1
56C0818	CACHE DATA SRAM	7-21
56C2818	CACHE DATA SRAM	7-31
56C3816	CACHE DATA SRAM	7-11
56C3818	CACHE DATA SRAM	7-41
58C1616	SYNCHRONOUS SRAM	5-1
58C1618	SYNCHRONOUS SRAM	5-11
5C1001	SRAM	4-25
5C1005	SRAM	4-97
5C1008	SRAM	4-129
5C1601	SRAM	4-1
5C1604	SRAM	4-33
5C1605	SRAM	4-41
5C1606	SRAM	4-49
5C1607	SRAM	4-49
5C1608	SRAM	4-105
5C2516	SRAM	4-137
5C2561	SRAM	4-17
5C2564	SRAM	4-81
5C2565	SRAM	4-89
5C2568	SRAM	4-121

NUMERICAL INDEX (Continued)		PAGE
Part #		
5C2818	SRAM	4-151
5C6401	SRAM	4-9
5C6404	SRAM	4-57
5C6405	SRAM	4-65
5C6406	SRAM	4-73
5C6407	SRAM	4-73
5C6408	SRAM	4-113
8D132	DRAM MODULE	2-101
8D18	DRAM MODULE	2-11
8D25632	DRAM MODULE	2-81
8D48	DRAM MODULE	2-31
8S1632	SRAM MODULE	6-25
8S25632	SRAM MODULE	6-49
8S6432	SRAM MODULE	6-33
9D136	DRAM MODULE	2-161
9D19	DRAM MODULE	2-51
9D25636	DRAM MODULE	2-121
9D49	DRAM MODULE	2-71

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins						Process	Page
				Standby	Active	PDIP	ZIP	PLCC	SOJ	CDIP	TSOP		
64K x 1	PM	MT4264	100, 120, 150	15mW	75mW	16	-	-	-	16	-	NMOS	1-1
256K x 1	PM	MT1259	100, 120, 150	15mW	150mW	16	16	18	-	16	-	NMOS	1-9
1 Meg x 1	FPM	MT4C1024	70, 80, 100	3mW	175mW	18	20	-	20	18	*	CMOS	1-19
1 Meg x 1	SC	MT4C1026	70, 80, 100	3mW	175mW	18	20	-	20	18	*	CMOS	1-31
1 Meg x 1	FPM, LP	MT4C1027	70, 80, 100	1mW	150mW	18	20	-	20	18	*	CMOS	1-43
4 Meg x 1	FPM	MT4C1004	60, 70, 80	3mW	225mW	-	20	-	20	18	*	CMOS	1-55
4 Meg x 1	SC	MT4C1006	60, 70, 80	3mW	225mW	-	20	-	20	18	*	CMOS	1-67
16 Meg x 1	FPM	MT4C10016	50, 60, 70, 80	3mW	250mW	-	24	-	24	*	*	CMOS	1-79
16 Meg x 1	SC	MT4C10017	50, 60, 70, 80	3mW	250mW	-	24	-	24	*	*	CMOS	1-79
64K x 4	PM	MT4067	100, 120, 150	15mW	150mW	18	20	18	-	18	-	NMOS	1-81
256K x 4	FPM	MT4C4256	70, 80, 100	3mW	175mW	20	20	-	20	20	*	CMOS	1-91
256K x 4	SC	MT4C4258	70, 80, 100	3mW	175mW	20	20	-	20	20	*	CMOS	1-103
256K x 4	FPM, QCP	MT4C4259	70, 80, 100	3mW	175mW	20	20	-	20	20	*	CMOS	1-115
256K x 4	FPM, LP	MT4C4260	70, 80, 100	1mW	150mW	20	20	-	20	20	*	CMOS	1-129
1 Meg x 4	FPM	MT4C4001	60, 70, 80	3mW	225mW	-	20	-	20	20	*	CMOS	1-141
1 Meg x 4	SC	MT4C4003	60, 70, 80	3mW	225mW	-	20	-	20	20	*	CMOS	1-153
1 Meg x 4	FPM, QCP	MT4C4004	60, 70, 80	3mW	225mW	-	20	-	20	20	*	CMOS	1-165
1 Meg x 4	FPM, WPB	MT4C4005	60, 70, 80	3mW	225mW	-	20	-	20	20	*	CMOS	1-179
4 Meg x 4	FPM	MT4C40004	50, 60, 70, 80	3mW	250mW	-	20	-	20	20	*	CMOS	1-191
4 Meg x 4	SC	MT4C40005	50, 60, 70, 80	3mW	250mW	-	24	-	24	*	*	CMOS	1-191
512K x 8	FPM	MT4C8512	70, 80, 100	3mW	350mW	-	-	-	24	*	*	CMOS	1-193
512K x 8	FPM, WPB	MT4C8513	70, 80, 100	3mW	350mW	-	-	-	28	-	*	CMOS	1-193
64K x 16	FPM, DW	MT4C1664	70, 80, 100	3mW	225mW	-	40	-	40	-	*	CMOS	1-207
64K x 16	FPM, WPB	MT4C1665	70, 80, 100	3mW	225mW	-	40	-	40	-	*	CMOS	1-207
64K x 16	FPM, LP, DW	MT4C1668	70, 80, 100	2mW	200mW	-	40	-	40	-	*	CMOS	1-223
64K x 16	FPM, LP, WPB	MT4C1669	70, 80, 100	2mW	200mW	-	40	-	40	-	*	CMOS	1-223
64K x 16	SC, DW	MT4C1670	70, 80, 100	3mW	225mW	-	40	-	40	-	*	CMOS	1-239
64K x 16	SC, WPB	MT4C1671	70, 80, 100	3mW	225mW	-	40	-	40	-	*	CMOS	1-239
64K x 16	FPM, DC	MT4C1672	70, 80, 100	3mW	350mW	-	40	-	40	-	*	CMOS	1-257
256K x 16	FPM, DW	MT4C16256	70, 80, 100	3mW	350mW	-	*	-	40	-	*	CMOS	1-259
256K x 16	FPM, DW, WPB	MT4C16257	70, 80, 100	3mW	350mW	-	*	-	40	-	*	CMOS	1-259
256K x 16	FPM, DC	MT4C16258	70, 80, 100	3mW	350mW	-	*	-	40	-	*	CMOS	1-259
256K x 16	FPM, DC, WPB	MT4C16259	70, 80, 100	3mW	350mW	-	*	-	40	-	*	CMOS	1-259

PM = Page Mode, FPM = Fast Page Mode, SC = Static Column, LP = Low Power, QCP = Quad CAS Parity, WPB = Write Per Bit, DW = Dual WE, DC = Dual CAS

*Consult factory on availability of TSOP packages

DRAM

64K x 1 DRAM

PAGE MODE

DRAM

FEATURES

- Industry standard pinout, functions and timing
- Single +5V ±10% power supply
- Low power, 15mW standby; 75mW active, typical
- Common I/O using EARLY-WRITE
- Q held indefinitely by $\overline{\text{CAS}}$
- 256-cycle refresh in 4ms
- Fully compatible with MT1259 (256K)
- Optional PAGE MODE access cycle

OPTIONS

- Timing
 - 100ns access
 - 120ns access
 - 150ns access
 - 200ns access
- Packages
 - Plastic DIP
 - Ceramic DIP


MARKING

-10
-12
-15
-20

None
C

PIN ASSIGNMENT (Top View)

16-Pin DIP
(A-1, B-1)



GENERAL DESCRIPTION


The MT4264 is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits, which are entered 8 bits (A0-A7) at a time. $\overline{\text{RAS}}$ is used to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

PAGE MODE operations allow faster data operations

(READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY or HIDDEN REFRESH) so that all 256 combinations of $\overline{\text{RAS}}$ addresses (A0-A7) are executed at least every 4ms, regardless of sequence.

**FUNCTIONAL BLOCK DIAGRAM
PAGE MODE**



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				t _R	t _C	
Standby	H	X	X	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 4, 6) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}); I all other pins not under test = 0V	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled; 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) Voltage (I _{OUT} = -5mA) Output Low (Logic 0) Voltage (I _{OUT} = 5mA)	V _{OH} V _{OL}	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
STANDBY CURRENT ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles)	I _{CC1}		4	mA	
OPERATING CURRENT (\overline{RAS} and \overline{CAS} Cycling)	I _{CC2}		30	mA	2
\overline{RAS}-ONLY REFRESH CURRENT ($\overline{CAS} = V_{IH}$)	I _{CC3}		20	mA	2
PAGE MODE CURRENT ($\overline{RAS} = V_{IL}$; $\overline{CAS} = \text{Cycling}$)	I _{CC4}		30	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7, D	C _{I1}		5	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}		8	pF	18
Output Capacitance: Q	C _O		8	pF	18

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS		-10		-12		-15		-20		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	195		230		260		330		ns	6, 7
READ-MODIFY-WRITE cycle time	^t RWC	220		255		295		370		ns	
PAGE-MODE cycle time	^t PC	90		100		120		170		ns	6, 7
Access time from $\overline{\text{RAS}}$	^t RAC		100		120		150		200	ns	7, 8
Access time from $\overline{\text{CAS}}$	^t CAC		50		60		75		120	ns	7, 9
$\overline{\text{RAS}}$ pulse width	^t RAS	100	10,000	120	10,000	150	10,000	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	50		60		75		100		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	80	20,000	90	20,000	100	20,000	120	20,000	ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	50	10,000	60	10,000	75	10,000	120	10,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	100		120		150		200		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	25		25		30		35		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	^t CP	30		30		35		40		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	25	50	25	60	25	75	30	80	ns	13
Row address setup time	^t ASR	0		0		0		0		ns	
Row address hold time	^t RAH	15		15		20		25		ns	
Column address setup time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	20		20		25		50		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	^t AR	70		80		100		130		ns	
READ command setup time	^t RCS	0		0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	^t RCH	0		0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	^t RRH	0		0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	30	0	30	0	35	0	40	ns	12
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		0		ns	16
WRITE command hold time	^t WCH	35		40		45		60		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	^t WCR	85		100		120		140		ns	
WRITE command pulse width	^t WP	35		40		45		50		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	^t RWL	35		40		45		55		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	^t CWL	35		40		45		55		ns	
Data-in setup time	^t DS	0		0		0		0		ns	15
Data-in hold time	^t DH	35		40		45		55		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	^t DHR	85		100		120		135		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	^t CWD	40		50		60		100		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	^t RWD	90		110		135		180		ns	16
Transition time (rise or fall)	^t T	3	100	3	100	3	100	3	100	ns	5, 17
Refresh period (256 cycles)	^t REF		4		4		4		4	ms	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	^t CRP	10		15		20		20		ns	


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
16. t_{WCS} , t_{RWD} and t_{CWD} are restrictive operating parameters in late READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD} (MIN)$ and $t_{RWD} \geq t_{RWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of Q (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE






DON'T CARE
 UNDEFINED

PAGE-MODE EARLY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇)



 DON'T CARE
 UNDEFINED

DRAM

256K x 1 DRAM

PAGE MODE

DRAM

FEATURES

- Industry standard pinout, timing and functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256-cycle refresh in 4ms
- Optional PAGE MODE access cycle

OPTIONS

- Timing
 - 100ns access
 - 120ns access
 - 150ns access

MARKING

-10
-12
-15

- Packages

Plastic DIP
Ceramic DIP
Plastic ZIP
PLCC

None
C
Z
EJ


GENERAL DESCRIPTION

The MT1259 is a randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using $\overline{\text{RAS}}$ to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-MODIFY-WRITE cycle. Data-in (D) is latched when $\overline{\text{WE}}$ strobes LOW.


By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ, WRITE, LATE-WRITE or READ-MODIFY-WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH terminates the memory

PIN ASSIGNMENT (Top View)


16-Pin DIP (A-1, B-1)



16-Pin ZIP (C-1)




18-Pin PLCC (D-1)



*Address not used for $\overline{\text{RAS}}$ -ONLY refresh

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

**FUNCTIONAL BLOCK DIAGRAM
PAGE MODE**



TRUTH TABLE

Function	RAS	CAS	WE	Addresses		
				t _R	t _C	
Standby	H	X	X	X	X	High Impedance
READ	L	L	H	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 4, 6) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) Voltage (I _{OUT} = -5mA) Output Low (Logic 0) Voltage (I _{OUT} = 5mA)	V _{OH} V _{OL}	2.4	0.4	V V	1

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	5	5	5	mA	
OPERATING CURRENT: Random READ/WRITE (\overline{RAS} and \overline{CAS} = Cycling; t _{RC} = t _{RC} (MIN))	I _{CC2}	55	55	45	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} ; \overline{CAS} = Cycling; t _{PC} = t _{PC} (MIN))	I _{CC3}	55	55	45	mA	2
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling; \overline{CAS} = V _{IH} ; t _{RC} = t _{RC} (MIN))	I _{CC4}	40	40	35	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling; t _{RC} = t _{RC} (MIN))	I _{CC5}	55	55	45	mA	2, 20

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8, D	C _{I1}		5	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}		8	pF	18
Output Capacitance: Q	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t^1_{RWC}	220		255		295		ns	
PAGE-MODE cycle time	t^1_{PC}	90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		50		60		75	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t^1_{CP}	30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t^1_{CRP}	15		20		20		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	15		15		15		ns	
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t^1_{AR}	70		80		100		ns	
READ command setup time	t^1_{RCS}	0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t^1_{RCH}	0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t^1_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	30	0	30	0	35	ns	12
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	1
WRITE command hold time	t^1_{WCH}	35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t^1_{WCR}	85		100		120		ns	
WRITE command pulse width	t^1_{WP}	35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	35		40		45		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	15
Data-in hold time	t^1_{DH}	35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t^1_{DHR}	85		100		120		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t^1_{CWD}	40		50		60		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t^1_{RWD}	90		110		135		ns	16
Transition time (rise or fall)	t^1_{T}	3	100	3	100	3	100	ns	5, 17
Refresh period (256 cycles)	t^1_{REF}		4		4		4	ms	21
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS refresh)	t^1_{CHR}	20		25		30		ns	20
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS) refresh	t^1_{CSR}	15		20		20		ns	20
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		0		ns	20


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{MIN})$ and $t_{RWD} \geq t_{RWD}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of Q (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3$ V and $V_{CC} = 5$ V.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. On-chip refresh and address counters are enabled.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.


READ CYCLE




EARLY-WRITE CYCLE




READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




PAGE-MODE EARLY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²¹



DRAM

1 MEG x 1 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

Packages

- Plastic DIP (300mil)
- Ceramic DIP (300mil)
- Plastic ZIP (350mil)
- Plastic SOJ (300mil)
- Plastic TSOP (***)

- Operating Temperature, T_A
 - Commercial (0°C to +70°C)
 - Industrial (-40°C to +85°C)

MARKING


- None
- C
- Z
- DJ
- VG
- None
- IT

GENERAL DESCRIPTION


The MT4C1024 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin, data out (Q), remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

PIN ASSIGNMENT (Top View)


18-Pin DIP (A-3, B-2)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)



*Address not used for $\overline{\text{RAS}}$ -ONLY refresh


**TF = Test Function, V_{IN} must not exceed V_{cc}+1V for normal operation

***Consult factory on availability of TSOP packages

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		DATA	
					tR	tC	D (Data In)	Q (Data Out)
Standby		H	X	X	X	X	Don't Care	High-Z
READ		L	L	H	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Don't Care	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Don't Care	Valid Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In	High-Z
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Valid Data In	Valid Data Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	Don't Care	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Don't Care	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In	High-Z
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	Don't Care	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Storage Temperature (Ceramic)-55°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation600mW
 Soldering Temperature (soldering 10 sec) 260°C
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 25
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} (MIN)$)	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$; \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} (MIN)$)	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling; $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} (MIN)$)	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} (MIN)$)	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	155		175		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	65		70		85		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{cc} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	22
Data-in hold time	t^1_{DH}	15		15		20		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	70		80		100		ns	21
Column address to \overline{WE} delay time	t^1_{AWD}	35		40		50		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	20		20		25		ns	21
Transition time (rise or fall)	t^1_{τ}	3	50	3	50	3	50	ns	9, 10
Refresh period (512-cycles)	t^1_{REF}		8		8		8	ms	
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CHR}	15		15		15		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of Q is indeterminate. (at access time and until \overline{CAS} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.
25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and \overline{WE} = DON'T CARE)




HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²³



 DON'T CARE
 UNDEFINED

**HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)**



DRAM

1 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional STATIC COLUMN access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

MARKING


- Packages
 - Plastic DIP (300mil) None
 - Ceramic DIP (300mil) C
 - Plastic ZIP (350mil) Z
 - Plastic SOJ (300mil) DJ
 - Plastic TSOP (***) VG
- Operating Temperature, T_A
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT

GENERAL DESCRIPTION


The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin, data out (Q) remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

PIN ASSIGNMENT (Top View)


18-Pin DIP (A-3, B-2)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)



*Address not used for $\overline{\text{RAS}}$ -ONLY refresh


**TF = Test Function, V_{IN} must not exceed V_{cc}+1V for normal operation

***Consult factory on availability of TSOP packages

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the STATIC COLUMN operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HIDDEN REFRESH) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CAS-BEFORE-RAS refresh will increment the refresh counter for automatic RAS addressing.

**FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		DATA	
					t _R	t _C	D (Data In)	Q (Data Out)
Standby		H	X	X	X	X	Don't Care	High-Z
READ		L	L	H	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
STATIC COLUMN READ	1st Cycle	L	L	H	ROW	COL	Don't Care	Valid Data Out
	2nd Cycle	L	L	H	n/a	COL	Don't Care	Valid Data Out
STATIC COLUMN EARLY-WRITE	1st Cycle	L	L	L	ROW	COL	Valid Data In	High-Z
	2nd Cycle	L	L	H→L	n/a	COL	Valid Data In	High-Z
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
	2nd Cycle	L	L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	Don't Care	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Don't Care	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In	High-Z
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	Don't Care	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Storage Temperature (Ceramic)-55°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation600mW
 Soldering Temperature (soldering 10 sec)260°C
 Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-2.0	0.8	V	1, 25
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V)	Ii	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ 5.5V)	Ioz	-10	10	µA	
OUTPUT LEVELS					
Output High Voltage (Iout = -5mA)	VOH	2.4		V	
Output Low Voltage (Iout = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{cc} - 0.2V$)	Icc2	1	1	1	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} (MIN)$)	Icc3	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current ($\overline{RAS} = V_{IL}$; \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} (MIN)$)	Icc4	60	50	40	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling; $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} (MIN)$)	Icc5	80	70	60	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} (MIN)$)	Icc6	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	130		150		180		ns	
READ-WRITE cycle time	t _{RWC}	155		175		205		ns	
STATIC-COLUMN READ or WRITE cycle time	t _{SC}	40		45		55		ns	
STATIC-COLUMN READ-WRITE cycle time	t _{SRMC}	70		80		100		ns	
Access time from RAS	t _{RAC}		70		80		100	ns	14
Access time from CAS	t _{CAC}		20		20		25	ns	15
Access time from column address	t _{AA}		35		40		50	ns	
Access time from CAS precharge	t _{CPA}		40		45		50	ns	
RAS pulse width	t _{RAS}	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (STATIC COLUMN)	t _{RASC}	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	t _{RSH}	20		20		25		ns	
RAS precharge time	t _{RP}	50		60		70		ns	
CAS pulse width	t _{CAS}	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	t _{CSH}	70		80		100		ns	
CAS precharge time	t _{CPN}	10		10		15		ns	16
CAS precharge time (STATIC COLUMN)	t _{CP}	10		10		10		ns	
RAS to CAS delay time	t _{RCD}	20	50	20	60	25	75	ns	17
CAS to RAS precharge time	t _{CRP}	5		5		5		ns	
Row address setup time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		15		ns	
RAS to column address delay time	t _{RAD}	15	35	15	40	20	50	ns	18
Column address setup time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold time (referenced to RAS)	t _{AR}	55		60		70		ns	
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Read command setup time	t _{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t _{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t _{RRH}	0		0		0		ns	19
CAS to output in Low-Z	t _{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t _{OFF}	0	20	0	20	0	20	ns	20
WE command setup time	t _{WCS}	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	22
Data-in hold time	t^1_{DH}	15		15		20		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	70		80		100		ns	21
Column address to \overline{WE} delay time	t^1_{AWD}	35		40		50		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	20		20		25		ns	21
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^1_{REF}		8		8		8	ms	
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CHR}	15		15		15		ns	5
Write inactive time	t^1_{WI}	10		10		10		ns	
Last WRITE to column address delay time	t^1_{LWAD}	20	30	20	35	25	45	ns	
Last WRITE to column address hold time	t^1_{AHLW}	65		75		95		ns	
\overline{RAS} hold time referenced to \overline{OE}	t^1_{ROH}	10		10		10		ns	
Output data hold time from column address	t^1_{AOH}	5		5		5		ns	
Output data enable from WRITE	t^1_{OW}	t^1_{AA}		t^1_{AA}		t^1_{AA}		ns	
Access time from last WRITE	t^1_{ALW}	65		75		95		ns	
Column address hold time referenced to \overline{RAS} HIGH	t^1_{AH}	5		5		10		ns	
\overline{CAS} pulse width in STATIC-COLUMN mode	t^1_{CSC}	t^1_{CAS}		t^1_{CAS}		t^1_{CAS}		ns	
Output data hold from WRITE	t^1_{WOH}	0		0		0		ns	


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of Q is indeterminate. (at access time and until \overline{CAS} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.
25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE




 DON'T CARE
 UNDEFINED

**STATIC-COLUMN EARLY-WRITE CYCLE
(CAS Controlled)**




**STATIC-COLUMN EARLY-WRITE CYCLE
(WE Controlled)**




▨ DON'T CARE
▩ UNDEFINED


**STATIC-COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**



**RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and WE = DON'T CARE)**




**CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and WE = DON'T CARE)**




▨ DON'T CARE
▩ UNDEFINED

HIDDEN REFRESH CYCLE
($\overline{WE} = \text{HIGH}$)²³



HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)



DRAM

1 MEG x 1 DRAM

LOW POWER, FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 1.0mW standby; 150mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 64ms
- Refresh modes: \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- Optional FAST PAGE MODE access cycle
- Low CMOS STANDBY CURRENT, 200µA maximum

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- Packages

Plastic DIP (300mil)	None
Ceramic DIP (300mil)	C
Plastic ZIP (350mil)	Z
Plastic SOJ (300mil)	DJ
Plastic TSOP (***)	VG
- Operating Temperature, T_a


Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT

GENERAL DESCRIPTION


The MT4C1027 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin, data out (Q), remains open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

PIN ASSIGNMENT (Top View)


18-Pin DIP (A-3, B-2)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)




*Address not used for \overline{RAS} -ONLY refresh
 **TF = Test Function, V_{in} must not exceed V_{cc}+1V for normal operation
 ***Consult factory on availability of TSOP packages

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 64ms, regardless of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh will increment the refresh counter for automatic \overline{RAS} addressing.

**FUNCTIONAL BLOCK DIAGRAM
LOW POWER, FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		DATA	
					t'R	t'C	D (Data In)	Q (Data Out)
Standby		H	X	X	X	X	Don't Care	High-Z
READ		L	L	H	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Don't Care	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Don't Care	Valid Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In	High-Z
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Valid Data In	Valid Data Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	Don't Care	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Don't Care	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In	High-Z
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	Don't Care	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Storage Temperature (Ceramic)-55°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation600mW
 Soldering Temperature (soldering 10 sec) 260°C
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 25
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{CC} -0.2V)	I _{CC2}	1	1	1	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Single Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC3}	75	65	60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} ; CAS, Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	55	45	40	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling; CAS=V _{IH} : t _{RC} = t _{RC} (MIN))	I _{CC5}	200	200	200	μA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	75	65	60	mA	3, 5
BATTERY BACKUP REFRESH CURRENT Average power supply current during battery backup refresh: CAS = 0.2V or CAS-BEFORE-RAS cycling; RAS = t _{RAS} (MIN) of 1μs; WE, A0-A9 and D in = V _{CC} -0.2V or 0.2V (D in may be left OPEN), t _{RC} = 125μs (512 rows at 125μs = 64ms)	I _{CC7}	200	200	200	μA	5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	155		175		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	65		70		85		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	22
Data-in hold time	t^1_{DH}	15		15		20		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	70		80		100		ns	21
Column address to \overline{WE} delay time	t^1_{AWD}	35		40		50		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	20		20		25		ns	21
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512-cycles)	t^1_{REF}		64		64		64	ms	
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t^1_{CHR}	15		15		15		ns	5


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the $64ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of Q is indeterminate. (at access time and until \overline{CAS} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
24. All other inputs equal $V_{CC} - 0.2V$.
25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than $-1.5V$ for a period of less than $20ns$ and the signal's total duration is $25ns$ or less; or a $-0.3V$ signal of any duration is presented (DC).


READ CYCLE




EARLY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²³



HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)



DRAM

4 MEG x 1 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ (CBR), and HIDDEN
- FAST PAGE MODE access cycle
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with $\overline{\text{WE}}$ a don't care (1 Meg compatible) and CBR with $\overline{\text{WE}}$ a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8

Packages

- Ceramic DIP (300mil) CN
- Ceramic DIP (400mil) C
- Plastic ZIP (350mil) Z
- Plastic SOJ (300mil) DJ
- Plastic SOJ (350mil) DJW
- Plastic TSOP (**) TG

$\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ refresh


- CBR with $\overline{\text{WE}}$ a don't care None
- CBR with $\overline{\text{WE}}$ a HIGH J

GENERAL DESCRIPTION


The MT4C1004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after

PIN ASSIGNMENT (Top View)


18-Pin CDIP (B-2, B-3)



20-Pin ZIP (C-3)



20-Pin SOJ (E-1, E-2)




*Address not used for $\overline{\text{RAS}}\text{-ONLY}$ refresh
**Consult factory on availability of TSOP packages

data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		DATA	
					'R	'C	D (Data In)	Q (Data Out)
Standby		H	X	X	X	X	Don't Care	High Impedance
READ		L	L	H	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High Impedance
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Don't Care	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Don't Care	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In	High Impedance
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In	High Impedance
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Valid Data In	Valid Data Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	Don't Care	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Don't Care	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In	High Impedance
CAS-BEFORE-RAS REFRESH	Standard	H→L	L	X	X	X	Don't Care	High Impedance
	"J" Option	H→L	L	H	X	X	Don't Care	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V)	Ii	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ VOUT ≤ 5.5V)	Ioz	-10	10	μA	
OUTPUT LEVELS	VOH	2.4		V	
Output High Voltage (Iout = -5mA)					
Output Low Voltage (Iout = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	1	1	1	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC (MIN))	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: tRC = tRC (MIN))	Icc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	110	100	90	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	135		155		175		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	60		65		70		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		40		45	ns	25
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,00	70	100,00	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,00	70	100,00	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CPD	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	15	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{cc} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^{WCH}	10		15		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	45		55		60		ns	
Write command pulse width	t^{WP}	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	15		20		20		ns	
Data-in setup time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	10		15		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	45		55		60		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	60		70		80		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	30		35		40		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	15		15		20		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	t^{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{CHR}	15		15		15		ns	5
$\overline{\text{WE}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{WRH}	10		10		10		ns	24
$\overline{\text{WE}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t^{WRP}	10		10		10		ns	24
$\overline{\text{WE}}$ hold time (WCBR test cycle)	t^{WTH}	10		10		10		ns	24
$\overline{\text{WE}}$ setup time (WCBR test cycle)	t^{WTS}	10		10		10		ns	24


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight \overline{RAS} refresh cycles (RAS-ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of data out is indeterminate. (at access time and until \overline{CAS} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
24. t_{WTS} and t_{WTH} are set up and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


**READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




FAST-PAGE-MODE READ CYCLE




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; A₁₀ and WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₁₀ = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²³



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a \overline{WCBR} , which is CBR with the \overline{WE} pin held at a logical HIGH level.

The reason for \overline{WCBR} instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC specified test mode (\overline{WCBR}). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" (V in $\geq 7.5V$) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg \overline{WCBR} constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that 8 \overline{RAS} -ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The


restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY or a \overline{WCBR} REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg .
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with \overline{WE} LOW.
3. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH (\overline{WCBR}).
4. The 8 \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} -ONLY or \overline{WCBR} REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with \overline{WE} as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some applications will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC \overline{WCBR} test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND \overline{WCBR} TO 1 MEG CBR

DRAM

4 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- STATIC COLUMN access cycle
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with $\overline{\text{WE}}$ a don't care (1 Meg compatible) and CBR with $\overline{\text{WE}}$ a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING


- Packages
 - Ceramic DIP (300mil) C
 - Ceramic DIP (400mil) CN
 - Plastic ZIP (350mil) Z
 - Plastic SOJ (300mil) DJ
 - Plastic SOJ (350mil) DJW
 - Plastic TSOP (**)
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh
 - CBR with $\overline{\text{WE}}$ a don't care None
 - CBR with $\overline{\text{WE}}$ a HIGH J

GENERAL DESCRIPTION


The MT4C1006 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after

PIN ASSIGNMENT (Top View)


18-Pin CDIP (B-2, B-3)



20-Pin ZIP (C-3)



20-Pin SOJ (E-1, E-2)




*Address not used for $\overline{\text{RAS}}$ -ONLY refresh
**Consult factory on availability of TSOP packages

data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A10) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		DATA	
					t'R	t'C	D (Data In)	Q (Data Out)
Standby		H	X	X	X	X	Don't Care	High Impedance
READ		L	L	H	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High Impedance
READ-WRITE		L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
STATIC COLUMN READ	1st Cycle	L	L	H	ROW	COL	Don't Care	Valid Data Out
	2nd Cycle	L	L	H	n/a	COL	Don't Care	Valid Data Out
STATIC COLUMN WRITE	1st Cycle	L	L	L	ROW	COL	Valid Data In	High Impedance
	2nd Cycle	L	L	H→L	n/a	COL	Valid Data In	High Impedance
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	Valid Data In	Valid Data Out
	2nd Cycle	L	L	H→L	n/a	COL	Valid Data In	Valid Data Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	Don't Care	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Don't Care	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In	High Impedance
CAS-BEFORE-RAS REFRESH	Standard	H→L	L	X	X	X	Don't Care	High Impedance
	"J" Option	H→L	L	H	X	X	Don't Care	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC3}	110	100	90	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=V _{IH} : t _{RC} = t _{RC} (MIN))	I _{CC5}	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	110	100	90	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	135		155		175		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		40		45		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRMC	65		70		75		ns	
Access time from RAS	^t RAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		40		40		45	ns	25
RAS pulse width	^t RAS	60	100,00	70	100,00	80	100,000	ns	
RAS pulse width (STATIC COLUMN)	^t RASC	60	100,00	70	100,00	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	45		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	16
CAS precharge time (STATIC COLUMN)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
RAS to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	^t AR	50		55		60		ns	
Column address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
WE command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	^t RWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	10		15		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	^t DHR	45		55		60		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	^t RWD	60		70		80		ns	21
Column address to $\overline{\text{WE}}$ delay time	^t AWD	30		35		40		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	^t CWD	15		15		20		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	^t REF		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^t RPC	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	^t CSR	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	^t CHR	15		15		15		ns	5
$\overline{\text{WE}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	^t WRH	10		10		10		ns	24
$\overline{\text{WE}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	^t WRP	10		10		10		ns	24
$\overline{\text{WE}}$ hold time (WCBR test cycle)	^t WTH	10		10		10		ns	24
$\overline{\text{WE}}$ setup time (WCBR test cycle)	^t WTS	10		10		10		ns	24
Write inactive time	^t WI	10		10		10		ns	
Last WRITE to column address delay time	^t LWAD	15	25	20	30	20	35	ns	
Last WRITE to column address hold time	^t AHLW	55		65		75		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	^t ROH	10		10		10		ns	
Output data hold time from column address	^t AOH	5		5		5		ns	
Output data enable from WRITE	^t OW	20		20		20		ns	
Access time from last WRITE	^t ALW	55		65		75		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ HIGH	^t AH	5		5		10		ns	
$\overline{\text{CAS}}$ pulse width in STATIC-COLUMN mode	^t CSC	^t CAS		^t CAS		^t CAS		ns	
Output data hold from WRITE	^t WOH	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the $16ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the cycle is a LATE-WRITE and the state of data out is indeterminate. (at access time and until \overline{CAS} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
24. t_{WTS} and t_{WTH} are set up and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of t_{WRP} and t_{WRH} in the CBR refresh cycle.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE




STATIC-COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; A₁₀ and WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₁₀ = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²³



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{\text{WE}}$ pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a $\overline{\text{WCBR}}$, which is CBR with the $\overline{\text{WE}}$ pin held at a logical HIGH level.

The reason for $\overline{\text{WCBR}}$ instead of CBR on the 4 Meg is that a CBR cycle with $\overline{\text{WE}}$ LOW will put the 4 Meg into the JEDEC specified test mode ($\overline{\text{WCBR}}$). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" ($V_{in} \geq 7.5V$) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg $\overline{\text{WCBR}}$ constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 $\overline{\text{RAS}}$ cycles. The 4 Meg POWER-UP is more restrictive in that 8 $\overline{\text{RAS}}$ -ONLY or $\overline{\text{WCBR}}$ REFRESH ($\overline{\text{WE}}$ held HIGH) cycles must be used. The restriction is needed


since the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a $\overline{\text{RAS}}$ -ONLY or a $\overline{\text{WCBR}}$ REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg .
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with $\overline{\text{WE}}$ LOW.
3. The 1 Meg CBR REFRESH allows the $\overline{\text{WE}}$ pin to be "don't care" while the 4 Meg CBR requires $\overline{\text{WE}}$ to be HIGH ($\overline{\text{WCBR}}$).
4. The 8 $\overline{\text{RAS}}$ wake-up cycles on the 1 Meg may be any valid $\overline{\text{RAS}}$ cycle while the 4 Meg may only use $\overline{\text{RAS}}$ -ONLY or $\overline{\text{WCBR}}$ REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with $\overline{\text{WE}}$ as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC $\overline{\text{WCBR}}$ test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND $\overline{\text{WCBR}}$ TO 1 MEG CBR

DRAM

16 MEG x 1 DRAM

FAST PAGE MODE: MT4C10016
 STATIC COLUMN: MT4C10017

DRAM

FEATURES

- Industry standard x1 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single power supply: +5V±10% or +3.3V±10%
- Low power, 3mW standby; 250mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- 4096-cycle refresh distributed across 64ms

OPTIONS

- Timing

50ns access	-5
60ns access	-6
70ns access	-7
80ns access	-8
- Packages

Plastic ZIP (475mil)	Z
Plastic SOJ (400mil)	DJ
Plastic TSOP (*)	TG
- Refresh Period

4096 cycles @ 64ms	None
--------------------	------
- Operating Temperature, T_A

Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
- Power Supply

+5V±10%	None
+3.3V±10%	V


MARKING

GENERAL DESCRIPTION


The MT4C10016/7 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 24 address bits, which are entered 12 bits (A0-A11) at a time. $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 12 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin

PIN ASSIGNMENT (Top View)

24-Pin SOJ (E-7)



24-Pin ZIP



*Consult factory on availability of TSOP packages

remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A11) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), or HIDDEN REFRESH) so that all 2048/4096 combinations of $\overline{\text{RAS}}$ addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR refresh cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

The MT4C10016/7 are available with either 2048 cycles or 4096 cycles of refreshing. If CBR refresh is used, the 2048-cycle version will work in either a 2048 or a 4096 cycle application.

DRAM

64K x 4 DRAM

PAGE MODE

DRAM

FEATURES

- Industry standard pinout, timing and functions
- All inputs, outputs, and clocks are fully TTL compatible
- Single +5V±10% power supply
- Low power, 15mW standby; 150mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256-cycle refresh in 4ms
- Optional PAGE MODE access cycle

OPTIONS

- Timing
 - 100ns access
 - 120ns access
 - 150ns access

MARKING

- | | |
|-------------|------|
| • Packages | |
| Plastic DIP | None |
| Ceramic DIP | C |
| Plastic ZIP | Z |
| PLCC | EJ |


GENERAL DESCRIPTION

The MT4067 is a randomly accessed solid-state memory containing 262,144 bits organized in a x4 configuration. The 16 address bits are entered 8 bits at a time using $\overline{\text{RAS}}$ to latch the first 8 bits and $\overline{\text{CAS}}$ the latter 8 bits. If the $\overline{\text{WE}}$ pin goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-MODIFY-WRITE cycle. Data-in (D) is latched when $\overline{\text{WE}}$ strobes LOW.


By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-

PIN ASSIGNMENT (Top View)


18-Pin DIP (A-2, B-2)



20-Pin ZIP (C-2)




18-Pin PLCC (D-1)



MODIFY-WRITE cycles within the $\overline{\text{RAS}}$ address defined page boundary. Returning $\overline{\text{RAS}}$ HIGH terminates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing a $\overline{\text{RAS}}$ (refresh) cycle so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity.

**FUNCTIONAL BLOCK DIAGRAM
PAGE MODE**



TRUTH TABLE

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Addresses		
					iR	iC	
Standby	H	X	X	X	X	X	High Impedance
READ	L	L	H	L	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	H	L	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	H	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	L→H	ROW	COL	Valid Data Out, Valid Data In
$\overline{\text{RAS}}$ -ONLY REFRESH	L	H	X	H	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	X	H	ROW	COL	Valid Data Out
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH	H→L	L	X	H	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 4, 6) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V	I _I	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-10	-12	-15		
STANDBY CURRENT: TTL input levels (\overline{RAS} = \overline{CAS} = V _{IH} after 8 \overline{RAS} cycles)	I _{CC1}	5	5	5	mA	
OPERATING CURRENT: Random READ/WRITE (\overline{RAS} and \overline{CAS} = Cycling: t_{RC} = t_{RC} (MIN))	I _{CC2}	55	55	45	mA	2
OPERATING CURRENT: PAGE MODE (\overline{RAS} = V _{IL} ; \overline{CAS} = Cycling: t_{PC} = t_{PC} (MIN))	I _{CC3}	55	55	45	mA	2
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling; \overline{CAS} = V _{IH} : t_{RC} = t_{RC} (MIN))	I _{CC4}	40	40	35	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling: t_{RC} = t_{RC} (MIN))	I _{CC5}	55	55	45	mA	2, 22

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	18
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{I2}		8	pF	18
Input/Output Capacitance: DQ	C _{IO}		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 10, 11, 17, 18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


DRAM

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	190		220		260		ns	6, 7
READ-MODIFY-WRITE cycle time	t_{RWC}	250		295		345		ns	
PAGE-MODE cycle time	t_{PC}	90		100		120		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		100		120		150	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		50		60		75	ns	7, 9
Output Enable	t_{OE}		25		30		40	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	100	10,000	120	10,000	150	10,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	50		60		75		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	80		90		100		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	50	10,000	60	10,000	75	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	100		120		150		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	25		25		30		ns	19
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t_{CP}	30		30		35		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	25	50	25	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t_{CRP}	15		20		20		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	15		15		15		ns	
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	70		80		100		ns	
READ command setup time	t_{RCS}	0		0		0		ns	
READ command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		ns	14
READ command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	30	0	30	0	35	ns	12
Output Disable	t_{OD}		30		30		35	ns	
$\overline{\text{WE}}$ command setup time	t_{WCS}	0		0		0		ns	16
WRITE command hold time	t_{WCH}	35		40		45		ns	
WRITE command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	85		100		120		ns	
WRITE command pulse width	t_{WP}	35		40		45		ns	
WRITE command to $\overline{\text{RAS}}$ lead time	t_{RWL}	35		40		45		ns	
WRITE command to $\overline{\text{CAS}}$ lead time	t_{CWL}	35		40		45		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	35		40		45		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	60		65		70		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	70		90		110		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay	t_{RWD}	120		150		185		ns	16
Transition time (rise or fall)	t_T	3	100	3	100	3	100	ns	5, 17
Refresh period (256 cycles)	t_{REF}		4		4		4	ms	22
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CHR}	20		25		30		ns	21
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CSR}	15		20		20		ns	21
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	21


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 4ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and to the \overline{WE} leading edge in late WRITE or READ-MODIFY-WRITE cycles.
16. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle. (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH})
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
19. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
20. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, (V_{IH}) Q goes open. If \overline{OE} is tied permanently LOW, a READ-MODIFY-WRITE operation is not possible.
21. On-chip refresh and address counters are enabled.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




PAGE-MODE READ CYCLE




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₇, WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²²



DRAM

256K x 4 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

MARKING

- Packages

Plastic DIP (300mil)	None
Ceramic DIP (300mil)	C
Plastic ZIP (350mil)	Z
Plastic SOJ (300mil)	DJ
Plastic TSOP (*)	VG
- Operating Temperature, T_A


Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT

GENERAL DESCRIPTION


The MT4C4256 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed

PIN ASSIGNMENT (Top View)


20-Pin DIP (A-5, B-4)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)




*Consult factory on availability of TSOP packages

through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function	RAS	CAS	WE	Address		OE	DATA IN / OUT
				t _R	t _C		DQ1-4 (IO)
Standby	H	X	X	X	X	X	High-Z
READ	L	L	H	ROW	COL	L	Valid Data Out
EARLY-WRITE	L	L	L	ROW	COL	X	Valid Data In
READ-WRITE	L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
FAST-PAGE-MODE READ	L	H→L	H	ROW	COL	L	Valid Data Out
	L	H→L	H	n/a	COL	L	Valid Data Out
FAST-PAGE-MODE EARLY-WRITE	L	H→L	L	ROW	COL	X	Valid Data In
	L	H→L	L	n/a	COL	X	Valid Data In
FAST-PAGE-MODE READ-WRITE	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In
	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	X	High-Z
HIDDEN REFRESH	L→H→L	L	H	ROW	COL	L	Valid Data Out
	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-2.0	0.8	V	1, 28
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V)	II	-2	2	µA	
OUTPUT LEAKAGE CURRENT: (Q is disabled; 0V ≤ VOUT ≤ 5.5V)	IOZ	-10	10	µA	
OUTPUT LEVELS					
Output High Voltage (IOU = -5mA)	VOH	2.4		V	
Output Low Voltage (IOU = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	80	70	60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC (MIN))	Icc4	60	50	40	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: tRC = tRC (MIN))	Icc5	80	70	60	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
- Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	185		205		245		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		115		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Output Enable	^t OE		20		20		25	ns	
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{cc} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 27
Output Disable	t_{OD}		20		20		20	ns	27
WE command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time (referenced to RAS)	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to RAS lead time	t_{RWL}	20		20		25		ns	
Write command to CAS lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		75		ns	
RAS to WE delay time	t_{RWD}	100		110		130		ns	21
Column address to WE delay time	t_{AWD}	65		70		80		ns	21
CAS to WE delay time	t_{CWD}	50		55		60		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	15		15		15		ns	5
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	20		20		20		ns	26
OE setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	24


NOTES

1. All voltages referenced to V_{ss}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{di}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{cc} is dependent on cycle rates.
4. I_{cc} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at V_{cc} -0.2V.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).
28. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

FAST-PAGE-MODE EARLY-WRITE CYCLE




**FAST-PAGE-MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; $\overline{\text{WE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈, $\overline{\text{WE}}$ and $\overline{\text{OE}}$ = DON'T CARE)




HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH, $\overline{\text{OE}}$ = LOW) ²⁴



▨ DON'T CARE
▩ UNDEFINED

HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)



DRAM

DRAM

256K x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$, and HIDDEN
- Optional STATIC COLUMN access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

Packages

- Plastic DIP (300mil)
- Ceramic DIP (300mil)
- Plastic ZIP (350mil)
- Plastic SOJ (300mil)
- Plastic TSOP (*)

MARKING

- None
- C
- Z
- DJ
- VG

Operating Temperature, T_A


- Commercial (0°C to +70°C) None
- Industrial (-40°C to +85°C) IT

GENERAL DESCRIPTION


The MT4C4258 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed

PIN ASSIGNMENT (Top View)


20-Pin DIP (A-5, B-4)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)




*Consult factory on availability of TSOP packages

through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$, or HIDDEN refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ refresh will increment the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function	RAS	CAS	WE	Address		OE	DATA IN / OUT	
				'R	'C		DQ1-4 (IO)	
Standby	H	X	X	X	X	X	High-Z	
READ	L	L	H	ROW	COL	L	Valid Data Out	
EARLY-WRITE	L	L	L	ROW	COL	X	Valid Data In	
READ-WRITE	L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In	
STATIC COLUMN READ	1st Cycle	L	L	H	ROW	COL	L	Valid Data Out
	2nd Cycle	L	L	H	n/a	COL	L	Valid Data Out
STATIC COLUMN EARLY-WRITE	1st Cycle	L	L	L	ROW	COL	X	Valid Data In
	2nd Cycle	L	L	H→L	n/a	COL	X	Valid Data In
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
	2nd Cycle	L	L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	X	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	X	High-Z	

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 28
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = Vcc - 0.2V)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: R _{AS} -ONLY Average power supply current (R _{AS} Cycling, C _{AS} =V _{IH} : t _{RC} = t _{RC} (MIN))	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: C _{AS} -BEFORE-R _{AS} Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	185		205		245		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		45		55		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRMC	100		110		135		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Output Enable	^t OE		20		20		25	ns	
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20, 27
Output Disable	^t OD		20		20		20	ns	27
\overline{WE} command setup time	^t WCS	0		0		0		ns	21
Write command hold time	^t WCH	15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	^t WCR	55		60		75		ns	
Write command pulse width	^t WP	15		15		20		ns	
Write command to \overline{RAS} lead time	^t RWL	20		20		25		ns	
Write command to \overline{CAS} lead time	^t CWL	20		20		25		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	15		15		20		ns	22
Data-in hold time (referenced to \overline{RAS})	^t DHR	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	^t RWD	100		110		130		ns	21
Column address to \overline{WE} delay time	^t AWD	65		70		80		ns	21
\overline{CAS} to \overline{WE} delay time	^t CWD	50		55		60		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	^t REF		8		8		8	ms	
\overline{RAS} to \overline{CAS} precharge time	^t RPC	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	^t CSR	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	^t CHR	15		15		15		ns	5
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	^t OEH	20		20		20		ns	26
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	24
Write inactive time	^t WI	10		10		10		ns	
Last WRITE to column address delay time	^t LWAD	20	30	20	35	25	45	ns	
Last WRITE to column address hold time	^t AHLW	65		75		95		ns	
\overline{RAS} hold time referenced to \overline{OE}	^t ROH	10		10		10		ns	
Output data hold time from column address	^t AOH	5		5		5		ns	
Output data enable from WRITE	^t OW	^t AA		^t AA		^t AA		ns	
Access time from last WRITE	^t ALW	65		75		95		ns	
Column address hold time referenced to \overline{RAS} HIGH	^t AH	5		5		10		ns	
\overline{CAS} pulse width in STATIC-COLUMN mode	^t CSC	^t CAS		^t CAS		^t CAS		ns	


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at $V_{CC} - 0.2V$.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).
28. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE



**STATIC-COLUMN EARLY-WRITE CYCLE
(CAS controlled)**




**STATIC-COLUMN EARLY-WRITE CYCLE
(WE controlled)**




▨ DON'T CARE
▩ UNDEFINED


**STATIC-COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




**RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; WE = DON'T CARE)**




**CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, WE and OE = DON'T CARE)**



HIDDEN REFRESH CYCLE
($\overline{WE} = \text{HIGH}, \overline{OE} = \text{LOW}$)²⁴



HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)



DRAM

DRAM

256K x 4 DRAM

QUAD CAS PARITY, FAST PAGE MODE

DRAM

FEATURES

- Four independent $\overline{\text{CAS}}$ controls offer individual manipulation to each of the four data Input/Output ports (DQ1 through DQ4).
- Offers a single-chip solution to byte-level parity for 36-bit words when using 256K x 4 DRAMs for memory.
- Emulates write-per-bit, at design-in level, with simplified timing constraints.
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10
- Packages
 - Plastic SOJ (300mil) DJ
- Operating Temperature, T_A
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT

MARKING

GENERAL DESCRIPTION

The MT4C4259 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. This 256K x 4 DRAM is unique in that each $\overline{\text{CAS}}$ ($\overline{\text{CAS1}}$ through $\overline{\text{CAS4}}$) controls its corresponding data I/O port in conjunction with $\overline{\text{OE}}$ (eg. $\overline{\text{CAS1}}$ controls DQ1 I/O port, $\overline{\text{CAS2}}$ controls DQ2, $\overline{\text{CAS3}}$ controls DQ3 and $\overline{\text{CAS4}}$ controls DQ4).

The best way to view the Quad $\overline{\text{CAS}}$ function is to imagine the $\overline{\text{CAS}}$ inputs going into an AND gate to obtain an internally generated $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on a standard 256K x 4 DRAM device. The key difference is each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$) on the Quad $\overline{\text{CAS}}$ DRAM.

During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and

PIN ASSIGNMENT (Top View)

24-Pin SOJ (E-5)

DQ1	1	26	V _{SS}
DQ2	2	25	DQ4
$\overline{\text{WE}}$	3	24	DQ3
$\overline{\text{RAS}}$	4	23	$\overline{\text{CAS4}}$
$\overline{\text{CAS1}}$	5	22	$\overline{\text{OE}}$
$\overline{\text{CAS2}}$	6	21	$\overline{\text{CAS3}}$
NC	8	19	NC
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
V _{CC}	13	14	A4

NC = Pin is a 'no connect'.


the first $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode.

During a WRITE cycle, data in (Dx) is latched by the falling edge of $\overline{\text{WE}}$ or the first $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to the first $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output buffer, data out (Q) is activated and retains the selected cell data until the trailing edge of its corresponding $\overline{\text{CAS}}$ occurs (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle ($\overline{\text{OE}}$ switching the device from a READ to a WRITE function). The four data inputs and four data outputs are routed through four pins using common I/O, with pin direction controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by the first $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation features.

Returning $\overline{\text{RAS}}$ and all four $\overline{\text{CAS}}$ controls HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycle will invoke the refresh counter for automatic and sequential row addressing.

**FUNCTIONAL BLOCK DIAGRAM
QUAD CAS**



*NOTE: \overline{WE} LOW prior to first \overline{CAS} LOW, EW detection CKT output is a 1.
First \overline{CAS} LOW while \overline{WE} HIGH, EW detection CKT output is a 0,
(\overline{OE} will now determine I/O).

TRUTH TABLE

Function		RAS	CASx	CASy	WE	OE	Addresses		DQx (DQy always High-Z)
							tR	tC	
Standby		H	X	X	X	X	X	X	High-Z
READ		L	L	H	H	L	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	H	L	X	ROW	COL	Valid Data In
READ-WRITE		L	L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out
PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	H	L	X	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H	L	X	n/a	COL	Valid Data In
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In
	2nd Cycle	L	H→L	H	H→L	L→H	n/a	COL	Valid Data Out, Data In
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	H	L	X	ROW	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z
CAS-BEFORE- RAS REFRESH		H→L	L	H	X	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 39
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	26
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}, \overline{\text{CAS}},$ Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}, \overline{\text{CAS}},$ Address Cycling: $t^1PC = t^1PC$ (MIN))	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: $t^1RC = t^1RC$ (MIN))	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ Average power supply current ($\overline{\text{RAS}}, \overline{\text{CAS}},$ Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, CAS1-4, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	185		205		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	31
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		115		ns	31
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from CAS	^t CAC		20		20		25	ns	15, 29
Output Enable	^t OE		20		20		25	ns	33
Access time from column address	^t AA		35		40		50	ns	
Access time from CAS precharge	^t CPA		40		45		50	ns	29
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	27
$\overline{\text{RAS}}$ precharge time	^t RP	55		60		70		ns	
CAS pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	34
CAS hold time	^t CSH	70		80		100		ns	28
CAS precharge time	^t CPN	10		10		15		ns	16, 32
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	32
$\overline{\text{RAS}}$ to CAS delay time	^t RCD	20	50	20	60	25	75	ns	17, 27
CAS to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	28
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	27
Column address hold time	^t CAH	15		15		20		ns	27
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	27
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 28
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	29

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 29, 38
Output disable	t_{OD}		20		20		20	ns	34, 38
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21, 27
Write command hold time	t_{WCH}	15		15		20		ns	36
Write command hold time (referenced to \overline{RAS})	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t_{CWL}	20		20		25		ns	28
Data-in setup time	t_{DS}	0		0		0		ns	22, 29
Data-in hold time	t_{DH}	15		15		20		ns	22, 29
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	100		110		130		ns	21
Column address to \overline{WE} delay time	t_{AWD}	65		70		80		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	50		55		60		ns	21, 27
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CAS-BEFORE- \overline{RAS} refresh)	t_{CSR}	10		10		10		ns	5, 27
\overline{CAS} hold time (CAS-BEFORE- \overline{RAS} refresh)	t_{CHR}	15		15		15		ns	5, 28
Last \overline{CAS} going LOW to first \overline{CAS} to return HIGH	t_{CLCH}	10		10		10		ns	30
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEHL}	20		20		20		ns	37
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	

NOTES


- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = I_{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- An initial 100 μ s pause is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS}x = V_{IH}$, data output (x) is high impedance.

DRAW


NOTES

12. If $\overline{CASx} = V_{IL}$, data output (x) may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If at least one \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, all four \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in EARLY-WRITE and READ-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE CYCLE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CASx} leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, READ-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. One to three \overline{CAS} controls may be HIGH throughout any given \overline{CAS} cycle, even though the timing waveforms show all \overline{CAS} going LOW. If any one does go LOW, it must meet all the timing requirements listed or the data for that I/O buffer may be invalid. At least one of the four \overline{CAS} controls must be LOW for a valid \overline{CAS} cycle to occur.
26. All other inputs at $V_{cc} - 0.2V$.
27. The first \overline{CASx} edge to transition LOW.
28. The last \overline{CASx} edge to transition HIGH.
29. Output parameter (DQx) is referenced to corresponding \overline{CASx} input; DQ1 by $\overline{CAS1}$, DQ2 by $\overline{CAS2}$ etc.
30. Last falling \overline{CASx} edge to first rising \overline{CASx} edge.
31. Last rising \overline{CASx} edge to next cycle's last rising \overline{CASx} edge.
32. Last rising \overline{CASx} edge to first falling \overline{CASx} edge.
33. First DQx controlled by the first \overline{CASx} to go LOW.
34. Last DQx controlled by the last \overline{CASx} to go HIGH.
35. Each \overline{CASx} must meet minimum pulse width.
36. Last \overline{CASx} to go LOW.
37. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If the last \overline{CASx} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
38. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If the last \overline{CASx} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CASx} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CASx} remains LOW).
39. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).




READ CYCLE



EARLY-WRITE CYCLE




OE = DON'T CARE


-  DON'T CARE
-  UNDEFINED
-  FIRST TO LAST $\overline{\text{CAS}}$ TO TRANSITION
(minimum of 1, maximum of 4)




**READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**

DRAM




FAST-PAGE-MODE READ CYCLE




-  DON'T CARE
-  UNDEFINED
-  FIRST TO LAST $\overline{\text{CAS}}$ TO TRANSITION
(minimum of 1 to maximum of 4)


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; \overline{WE} and \overline{OE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, \overline{WE} and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH, \overline{OE} = LOW) ²⁴



- DON'T CARE
- UNDEFINED
- FIRST TO LAST \overline{CAS} TO TRANSITION
(minimum of 1, maximum of 4)


QUAD CAS MODULE UPGRADE

The MT4C4259 (QUAD CAS DRAM) was developed to eliminate the 256K DRAMs used in the current 256K and 512K x 36 DRAM modules and to add total CMOS performance (FAST-PAGE-MODE and faster access speeds: 70ns and 80ns). The MT4C4259 is a 256K x 4 CMOS FAST-PAGE-MODE DRAM with four CAS input controls. The four individual CAS inputs allow each I/O buffer (DQ) to be separately controlled, just as if there were four separate 256K x 1 DRAMs. Most 256K x 1 DRAMs use older NMOS technology and do not have the access speeds of the newer CMOS 1 Meg (256K x 4), nor FAST-PAGE-MODE capability.

The MT4C4259 will reduce chip count on a x36 module,

improving reliability, reducing power consumption and lowering cost. The 256K x 36 will have four 256K x 1 DRAMs replaced by either one or two QUAD CAS DRAMs, depending on whether $\overline{RAS0}$ and $\overline{RAS1}$ must be separate or can be connected together. The 512K x 36 will have eight 256K x 1 DRAMs replaced by either two or four QUAD CAS DRAMs, depending on whether $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, and $\overline{RAS3}$ must be split or can be connected together.

The current 256K x 36 DRAM Module is shown with 256K x 1 DRAMs in Figure 1 below. Figures 2 and 3 show how the same module will be realized with the QUAD CAS DRAM for both the split \overline{RAS} (Figure 2) and the common \overline{RAS} (Figure 3) modules.




U1, U2, U4, U5, U7, U8, U10, U11 = MT4C4256DJ
U3, U6, U9, U12 = MT1259EJ

Figure 1
256K x 36 WITH 256K x 1 FOR PARITY BIT

QUAD CAS ENHANCED x36 MODULES

DRAM




U1, U2, U4, U5, U6, U7, U9, U10 = MT4C4256DJ
U3, U8 = MT4C4259EJ

Figure 2
256K x 36 WITH QUAD CAS FOR PARITY BIT AND SPLIT RAS CONTROL

QUAD CAS ENHANCED x36 MODULES

DRAM



U1, U2, U4, U5, U6, U7, U8, U9 = MT4C4256DJ
U3 = MT4C4259EJ

Figure 3
256K x 36 WITH QUAD $\overline{\text{CAS}}$ FOR PARITY BIT AND COMMON $\overline{\text{RAS}}$ CONTROL

DRAM

256K x 4 DRAM

LOW POWER, FAST PAGE MODE

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 1mW standby; 150mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512-cycle refresh in 64ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- Optional FAST PAGE MODE access cycle
- Low CMOS STANDBY CURRENT, 200µA Maximum

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

Packages

- Plastic DIP (300mil)
- Ceramic DIP (300mil)
- Plastic ZIP (350mil)
- Plastic SOJ (300mil)
- Plastic TSOP (*)

MARKING


	- 7
	- 8
	-10
Plastic DIP (300mil)	None
Ceramic DIP (300mil)	C
Plastic ZIP (350mil)	Z
Plastic SOJ (300mil)	DJ
Plastic TSOP (*)	VG
Operating Temperature, TA	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT

GENERAL DESCRIPTION


The MT4C4260 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed

PIN ASSIGNMENT (Top View)


20-Pin DIP (A-5, B-4)



20-Pin ZIP (C-2)



20-Pin SOJ (E-1)




*Consult factory on availability of TSOP packages

through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 64ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh will increment the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		OE	DATA IN / OUT
					'R	'C		DQ1-4 (IO)
Standby		H	X	X	X	X	X	High-Z
READ		L	L	H	ROW	COL	L	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	X	Valid Data In
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	L	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	L	Valid Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	X	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	X	Valid Data In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In
	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	X	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 28
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT: (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	200	200	200	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Single Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC3}	75	65	55	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1PC = t^1PC$ (MIN))	I _{CC4}	55	45	40	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t^1RC = t^1RC$ (MIN))	I _{CC5}	75	65	55	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC6}	75	65	60	mA	3, 5
BATTERY BACKUP REFRESH CURRENT: Average power supply current during battery backup refresh: $\overline{CAS} = 0.2V$ or \overline{CAS} -BEFORE- \overline{RAS} cycling; $\overline{RAS} = t^1RAS$ (MIN) of 1μs; \overline{WE} , A0-A9 and D in = Vcc - 0.2V or 0.2V (D in may be left OPEN), $t^1RC = 125\mu s$ (512 rows at 125us = 64ms)	I _{CC7}	200	200	200	μA	3, 5, 7

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	185		205		245		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		115		ns	
Access time from RAS	^t RAC		70		80		100	ns	14
Access time from CAS	^t CAC		20		20		25	ns	15
Output Enable	^t OE		20		20		25	ns	
Access time from column address	^t AA		35		40		50	ns	
Access time from CAS precharge	^t CPA		40		45		50	ns	
RAS pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	^t RSH	20		20		25		ns	
RAS precharge time	^t RP	50		60		70		ns	
CAS pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	^t CSH	70		80		100		ns	
CAS precharge time	^t CPN	10		10		15		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	50	20	60	25	75	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
RAS to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to RAS)	^t AR	55		60		70		ns	
Column address to RAS lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{cc} = 5.0V \pm 10\%$)


A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 27
Output Disable	t_{OD}		20		20		20	ns	27
WE command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time (referenced to RAS)	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to RAS lead time	t_{RWL}	20		20		25		ns	
Write command to CAS lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		75		ns	
RAS to WE delay time	t_{RWD}	100		110		130		ns	21
Column address to WE delay time	t_{AWD}	65		70		80		ns	21
CAS to WE delay time	t_{CWD}	50		55		60		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		64		64		64	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	15		15		15		ns	5
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	20		20		20		ns	26
OE setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	24

DRAM


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the $64ms$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at $V_{CC} - 0.2V$.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).
28. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than $-1.5V$ for a period of less than $20ns$ and the signal's total duration is $25ns$ or less; or a $-0.3V$ signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; WE = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈, $\overline{\text{WE}}$ and $\overline{\text{OE}}$ = DON'T CARE)




HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH, $\overline{\text{OE}}$ = LOW)²⁴



DON'T CARE
 UNDEFINED

HIDDEN REFRESH CYCLE
($\overline{WE} = \text{LOW}$)



DRAM

DRAM

1 MEG x 4 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- FAST PAGE MODE access cycle
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with $\overline{\text{WE}}$ a don't care (1 Meg compatible) and CBR with $\overline{\text{WE}}$ a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Ceramic DIP (300mil) CN
 - Ceramic DIP (400mil) C
 - Plastic ZIP (350mil) Z
 - Plastic SOJ (300mil) DJ
 - Plastic SOJ (350mil) DJW
 - Plastic TSOP (*) TG
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh
 - CBR with $\overline{\text{WE}}$ a don't care None
 - CBR with $\overline{\text{WE}}$ a HIGH J
- Operating Temperature, Ta
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT


MARKING

GENERAL DESCRIPTION


The MT4C4001 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode.

PIN ASSIGNMENT (Top View)


20-Pin CDIP (B-4, B-5)



20-Pin ZIP (C-3)



20-Pin SOJ (E-1, E-2)




*Consult factory on availability of TSOP packages

During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), the Qs are activated and retain the selected cell data as long as $\overline{\text{CAS}}$ remains low (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function	RAS	CAS	WE	Address		OE	DATA IN / OUT	
				tR	tC		DQ1-4	
Standby	H	X	X	X	X	X	High-Z	
READ	L	L	H	ROW	COL	L	Valid Data Out	
EARLY-WRITE	L	L	L	ROW	COL	X	Valid Data In	
READ-WRITE	L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	L	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	L	Valid Data Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	X	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	X	Valid Data In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In
	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRESH	H	X	X	ROW	n/a	X	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE- RAS REFRESH	Standard	H→L	L	X	X	X	X	High-Z
	"J" Option	H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	I _{CC3}	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}, \text{Address Cycling: } t_{PC} = t_{PC}(\text{MIN})$)	I _{CC4}	80	70	60	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}; t_{RC} = t_{RC}(\text{MIN})$)	I _{CC5}	110	100	90	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	I _{CC6}	110	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	90		95		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	15	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21, 27

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t ¹ WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	t ¹ WCR	45		55		60		ns	
Write command pulse width	t ¹ WP	10		15		15		ns	
Write command to RAS lead time	t ¹ RWL	15		20		20		ns	
Write command to CAS lead time	t ¹ CWL	15		20		20		ns	
Data-in setup time	t ¹ DS	0		0		0		ns	22
Data-in hold time	t ¹ DH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	t ¹ DHR	45		55		60		ns	
RAS to WE delay time	t ¹ RWD	90		100		110		ns	21
Column address to WE delay time	t ¹ AWD	60		65		70		ns	21
CAS to WE delay time	t ¹ CWD	45		50		50		ns	21
Transition time (rise or fall)	t ¹ T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	t ¹ REF		16		16		16	ms	
RAS to CAS precharge time	t ¹ RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	t ¹ CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t ¹ CHR	15		15		15		ns	5
WE hold time (CAS-BEFORE-RAS refresh)	t ¹ WRH	10		10		10		ns	25
WE setup time (CAS-BEFORE-RAS refresh)	t ¹ WRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	t ¹ WTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	t ¹ WTS	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	t ¹ ORD	0		0		0		ns	
Output disable	t ¹ OD	15		20		20		ns	27
Output enable	t ¹ OE	15		20		20		ns	23
OE hold time from WE during READ-MODIFY-WRITE cycle	t ¹ OEH	15		20		20		ns	26


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEHL} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEHL} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).


READ CYCLE




EARLY-WRITE CYCLE



READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉, and OE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH; OE = LOW)²⁴



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a \overline{WCBR} , which is CBR with the \overline{WE} pin held at a logical HIGH level.

The reason for \overline{WCBR} instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC specified test mode (\overline{WCBR}). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" ($V \geq 7.5V$) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg \overline{WCBR} constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 RAS cycles. The 4 Meg POWER-UP is more restrictive in that 8 \overline{RAS} -ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since


the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY or a CBR REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg .
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with \overline{WE} LOW.
3. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be don't care while the 4 Meg CBR requires \overline{WE} to be HIGH (\overline{WCBR}).
4. The 8 \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} -ONLY or CBR REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with \overline{WE} as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC \overline{WCBR} test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND \overline{WCBR} TO 1 MEG CBR

DRAM

1 MEG x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- STATIC COLUMN access cycle
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with $\overline{\text{WE}}$ a don't care (1 Meg compatible) and CBR with $\overline{\text{WE}}$ a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Ceramic DIP (300mil) CN
 - Ceramic DIP (400mil) C
 - Plastic ZIP (350mil) Z
 - Plastic SOJ (300mil) DJ
 - Plastic SOJ (350mil) DJW
 - Plastic TSOP (*) TG
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh
 - CBR with $\overline{\text{WE}}$ a don't care None
 - CBR with $\overline{\text{WE}}$ a HIGH J
- Operating Temperature, T_A
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT


MARKING

GENERAL DESCRIPTION


The MT4C4003 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode.

PIN ASSIGNMENT (Top View)


20-Pin CDIP (B-4, B-5)



20-Pin ZIP (C-3)



20-Pin SOJ (E-1, E-2)




*Consult factory on availability of TSOP packages

During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains low (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

**FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Address		OE	DATA IN / OUT
					tR	tC		DQ1-4
Standby		H	X	X	X	X	X	High-Z
READ		L	L	H	ROW	COL	L	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	X	Valid Data In
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
STATIC COLUMN READ	1st Cycle	L	L	H	ROW	COL	L	Valid Data Out
	2nd Cycle	L	L	H	n/a	COL	L	Valid Data Out
STATIC COLUMN EARLY-WRITE	1st Cycle	L	L	L	ROW	COL	X	Valid Data In
	2nd Cycle	L	L	H→L	n/a	COL	X	Valid Data In
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
	2nd Cycle	L	L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRESH		H	X	X	ROW	n/a	X	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE-RAS REFRESH	Standard	H→L	L	X	X	X	X	High-Z
	"J" Option	H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{cc1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2V$)	I _{cc2}	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	I _{cc3}	110	100	90	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	I _{cc4}	80	70	60	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: $t_{RC} = t_{RC}(\text{MIN})$)	I _{cc5}	110	100	90	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ Average power supply current (RAS, $\overline{\text{CAS}}$, Address Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	I _{cc6}	110	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t_{RC}	110		130		150		ns	
READ-WRITE cycle time	t_{RWC}	165		185		205		ns	
STATIC-COLUMN READ or WRITE cycle time	t_{SC}	40		40		45		ns	
STATIC-COLUMN READ-WRITE cycle time	t_{SRMC}	95		100		110		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	14
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	15
Access time from column address	t_{AA}		30		35		40	ns	
Access time from \overline{CAS} precharge	t_{CPA}		40		40		45	ns	
\overline{RAS} pulse width	t_{RAS}	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (STATIC COLUMN)	t_{RASC}	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{RAS} precharge time	t_{RP}	45		50		60		ns	
\overline{CAS} pulse width	t_{CAS}	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} precharge time	t_{CPN}	10		10		10		ns	16
\overline{CAS} precharge time (STATIC COLUMN)	t_{CP}	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	15	45	20	50	20	60	ns	17
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		10		10		ns	
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	18
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	10		15		15		ns	
Column address hold time (referenced to \overline{RAS})	t_{AR}	50		55		60		ns	
Column address to \overline{RAS} lead time	t_{RAL}	30		35		40		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	t_{RCH}	0		0		0		ns	19
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	19
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21, 27
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	90		100		110		ns	21
Column address to \overline{WE} delay time	t_{AWD}	60		65		70		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	45		50		50		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CHR}	15		15		15		ns	5
\overline{WE} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{WRH}	10		10		10		ns	25
\overline{WE} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{WRP}	10		10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}	15		20		20		ns	27
Output enable	t_{OE}	15		20		20		ns	23
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEHL}	15		20		20		ns	26
Write inactive time	t_{WI}	10		10		10		ns	
Last WRITE to column address delay time	t_{LWAD}	15	25	20	30	20	35	ns	
Last WRITE to column address hold time	t_{AHLW}	55		65		75		ns	
\overline{RAS} hold time referenced to \overline{OE}	t_{ROH}	10		10		10		ns	
Output data hold time from column address	t_{AOH}	5		5		5		ns	
Output data enable from WRITE	t_{OW}	20		20		20		ns	
Access time from last WRITE	t_{ALW}	55		65		75		ns	
Column address hold time referenced to \overline{RAS} HIGH	t_{AH}	5		5		10		ns	
\overline{CAS} pulse width in STATIC-COLUMN mode	t_{CSC}	t_{CAS}		t_{CAS}		t_{CAS}		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE



**STATIC-COLUMN EARLY-WRITE CYCLE
(CAS Controlled)**




**STATIC-COLUMN EARLY-WRITE CYCLE
(WE Controlled)**






▨ DON'T CARE
▩ UNDEFINED

STATIC-COLUMN READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)




 DON'T CARE
 UNDEFINED

CAS-BEFORE-RAS REFRESH CYCLE
($A_0 - A_9$, and $\overline{OE} = \text{DON'T CARE}$)



HIDDEN REFRESH CYCLE
($\overline{WE} = \text{HIGH}$; $\overline{OE} = \text{LOW}$)²⁴



 DON'T CARE
 UNDEFINED

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{\text{WE}}$ pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a $\overline{\text{WCBR}}$, which is CBR with the $\overline{\text{WE}}$ pin held at a logical HIGH level.

The reason for $\overline{\text{WCBR}}$ instead of CBR on the 4 Meg is that a CBR cycle with $\overline{\text{WE}}$ LOW will put the 4 Meg into the JEDEC specified test mode ($\overline{\text{WCBR}}$). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" ($V_{in} \geq 7.5V$) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg $\overline{\text{WCBR}}$ constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any 8 $\overline{\text{RAS}}$ cycles. The 4 Meg POWER-UP is more restrictive in that 8 $\overline{\text{RAS}}$ -ONLY or CBR REFRESH ($\overline{\text{WE}}$ held HIGH) cycles must be used. The restriction is needed since


the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a $\overline{\text{RAS}}$ -ONLY or a $\overline{\text{WCBR}}$ REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg .
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with $\overline{\text{WE}}$ LOW.
3. The 1 Meg CBR REFRESH allows the $\overline{\text{WE}}$ pin to be don't care while the 4 Meg CBR requires $\overline{\text{WE}}$ to be HIGH ($\overline{\text{WCBR}}$).
4. The 8 $\overline{\text{RAS}}$ wake-up cycles on the 1 Meg may be any valid $\overline{\text{RAS}}$ cycle while the 4 Meg may only use $\overline{\text{RAS}}$ -ONLY or $\overline{\text{WCBR}}$ REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with $\overline{\text{WE}}$ as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC $\overline{\text{WCBR}}$ test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND $\overline{\text{WCBR}}$ TO 1 MEG CBR

DRAM

1 MEG x 4 DRAM

QUAD CAS PARITY, FAST PAGE MODE

DRAM

FEATURES

- Four independent $\overline{\text{CAS}}$ controls, allowing individual manipulation to each of the four data Input/Output ports (DQ1 through DQ4).
- Offers a single chip solution to byte level parity for 36-bit words when using 1 Meg x 4 DRAMs for memory
- Emulates write-per-bit, at design-in level, with simplified timing constraints
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh in 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles with $\overline{\text{WE}}$ as a don't care

OPTIONS

- Timing

70ns access	- 7
80ns access	- 8
100ns access	-10
- Packages

Plastic SOJ (300mil)	DJ
Plastic SOJ (350mil)	DJW
- Operating Temperature, T_A

Commercial (0°C to +70°C)	None
---------------------------	------

MARKING

GENERAL DESCRIPTION

The MT4C4004 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. This 1 Meg x 4 DRAM is unique in that each $\overline{\text{CAS}}$ ($\overline{\text{CAS1}}$ through $\overline{\text{CAS4}}$) controls its corresponding data I/O port in conjunction with $\overline{\text{OE}}$ (eg. $\overline{\text{CAS1}}$ controls DQ1 I/O port, $\overline{\text{CAS2}}$ controls DQ2, $\overline{\text{CAS3}}$ controls DQ3 and $\overline{\text{CAS4}}$ controls DQ4).

The best way to view the Quad $\overline{\text{CAS}}$ function is to imagine the $\overline{\text{CAS}}$ inputs going into an AND gate to obtain an internally generated $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on a standard 1 Meg x 4 DRAM device. The key difference is each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$) on the Quad CAS DRAM.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits,

PIN ASSIGNMENT (Top View) 24-Pin SOJ (E-5, E-6)

DQ1	1	26	V _{SS}
DQ2	2	25	DQ4
$\overline{\text{WE}}$	3	24	DQ3
$\overline{\text{RAS}}$	4	23	$\overline{\text{CAS4}}$
$\overline{\text{CAS1}}$	5	22	$\overline{\text{OE}}$
$\overline{\text{CAS2}}$	6	21	$\overline{\text{CAS3}}$
A9	8	19	NC
A0	9	18	A8
A1	10	17	A7
A2	11	16	A6
A3	12	15	A5
V _{CC}	13	14	A4

NC = Pin is a 'no connect'


and the first $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode.

During a WRITE cycle, data-in (D_x) is latched by the falling edge of $\overline{\text{WE}}$ or the first $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to the first $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output buffer, data out (Q) is activated and retains the selected cell data until the trailing edge of its corresponding $\overline{\text{CAS}}$ occurs (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle ($\overline{\text{OE}}$ switching the device from a READ to a WRITE function). The four data inputs and four data outputs are routed through four pins using common I/O, with pin direction controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by the first $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and all four $\overline{\text{CAS}}$ controls HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ or HIDDEN refresh) so that all 1024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycle will invoke the refresh counter for automatic and sequential row addressing.

**FUNCTIONAL BLOCK DIAGRAM
QUAD CAS**



*NOTE: \overline{WE} LOW prior to first \overline{CAS} LOW, EW detection CKT output is a 1.
First \overline{CAS} LOW while \overline{WE} HIGH, EW detection CKT output is a 0,
(OE will now determine I/O).

TRUTH TABLE

Function	RAS	CASx	CASy	WE	OE	Addresses		DQx (DQy always High-Z)	
						t _R	t _C		
Standby	H	X	X	X	X	X	X	High-Z	
READ	L	L	H	H	L	ROW	COL	Valid Data Out	
EARLY-WRITE	L	L	H	L	X	ROW	COL	Valid Data In	
READ-WRITE	L	L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In	
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out
PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	H	L	X	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H	L	X	n/a	COL	Valid Data In
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H	H→L	L→H	ROW	COL	Valid Data Out, Data In
	2nd Cycle	L	H→L	H	H→L	L→H	n/a	COL	Valid Data Out, Data In
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	H	L	X	ROW	COL	Valid Data In
RAS-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z	
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	X	X	High-Z	

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ 6.5V, all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	26
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}, \overline{\text{CAS}}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	I _{CC3}	100	90	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}; \overline{\text{CAS}}, \text{Address Cycling: } t_{PC} = t_{PC}(\text{MIN})$)	I _{CC4}	70	60	50	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}; t_{RC} = t_{RC}(\text{MIN})$)	I _{CC5}	100	90	80	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ Average power supply current ($\overline{\text{RAS}}, \overline{\text{CAS}}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	I _{CC6}	100	90	80	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ 1-4, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS	PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
	Random READ or WRITE cycle time	^t RC	130		150		180		ns	
	READ-WRITE cycle time	^t RWC	185		205		220		ns	
	FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	31
	FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		115		ns	31
	Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
	Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15, 29
	Output Enable	^t OE		20		20		25	ns	33
	Access time from column address	^t AA		35		40		50	ns	
	Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	29
	$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
	$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
	$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	27
	$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
	$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	34
	$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	28
	$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16, 32
	$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	32
	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17, 27
	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	28
	Row address setup time	^t ASR	0		0		0		ns	
	Row address hold time	^t RAH	10		10		15		ns	
	$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
	Column address setup time	^t ASC	0		0		0		ns	27
	Column address hold time	^t CAH	15		15		20		ns	27
	Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
	Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
	Read command setup time	^t RCS	0		0		0		ns	27
	Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 28
	Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
	$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	29

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 29, 38
Output disable	t_{OD}		20		20		20	ns	34, 38
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21, 27
Write command hold time	t_{WCH}	15		15		20		ns	36
Write command hold time (referenced to \overline{RAS})	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t_{CWL}	20		20		25		ns	28
Data-in setup time	t_{DS}	0		0		0		ns	22, 29
Data-in hold time	t_{DH}	15		15		20		ns	22, 29
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	100		110		130		ns	21
Column address to \overline{WE} delay time	t_{AWD}	65		70		80		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	50		55		60		ns	21, 27
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CSR}	10		10		10		ns	5, 27
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CHR}	15		15		15		ns	5, 28
Last \overline{CAS} going LOW to first \overline{CAS} to return HIGH	t_{CLCH}	10		10		10		ns	30
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	20		20		20		ns	37
\overline{OE} setup prior to \overline{RAS} during HIDDEN refresh cycle	t_{ORD}	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial 100 μ s pause is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS}_x = V_{IH}$, data output (Q_x) is high impedance.
12. If $\overline{CAS}_x = V_{IL}$, Q_x may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If at least one \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, all four \overline{CAS} controls must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (max)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in EARLY-WRITE and READ-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE cycle, and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle. (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH})
22. These parameters are referenced to \overline{CAS}_x leading edge in early WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, READ-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. One to three \overline{CAS} controls may be HIGH throughout any given \overline{CAS} cycle, even though the timing waveforms show all \overline{CAS} controls going LOW. If any one does go LOW, it must meet all the timing requirements listed or the data for that I/O buffer may be invalid. At least one of the four \overline{CAS} controls must be LOW for a valid \overline{CAS} cycle to occur.
26. All other inputs at V_{CC} -0.2V.
27. The first \overline{CAS}_x edge to transition LOW.
28. The last \overline{CAS}_x edge to transition HIGH.
29. Output parameter (DQ_x) is referenced to corresponding \overline{CAS}_x input; DQ₁ by \overline{CAS}_1 , DQ₂ by \overline{CAS}_2 , etc.
30. Last falling \overline{CAS}_x edge to first rising \overline{CAS}_x edge.
31. Last rising \overline{CAS}_x edge to next cycle's last rising \overline{CAS}_x edge.
32. Last rising \overline{CAS}_x edge to first falling \overline{CAS}_x edge.
33. First DQ_x controlled by the first \overline{CAS}_x to go LOW.
34. Last DQ_x controlled by the last \overline{CAS}_x to go HIGH.
35. Each \overline{CAS}_x must meet minimum pulse width.
36. Last \overline{CAS}_x to go LOW.
37. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If the last \overline{CAS}_x goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
38. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If the last \overline{CAS}_x goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS}_x stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS}_x remains LOW).

READ CYCLE



EARLY-WRITE CYCLE




OE = DON'T CARE

DON'T CARE


UNDEFINED

FIRST TO LAST CAS TO TRANSITION
(minimum of 1, maximum of 4)

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




- DON'T CARE
- UNDEFINED
- FIRST TO LAST CAS TO TRANSITION
(minimum of 1, maximum of 4)


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; $\overline{\text{WE}}$ and $\overline{\text{OE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈, $\overline{\text{WE}}$ and $\overline{\text{OE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH, $\overline{\text{OE}}$ = LOW)²⁴



QUAD CAS MODULE UPGRADE


The MT4C4004 (Quad CAS DRAM) was developed to supersede the 1 Meg DRAMs used in the current 1 Meg and 2 Meg x 36 DRAM modules and to add leading-edge CMOS performance. The MT4C4004 is a 1 Meg x 4 CMOS FAST-PAGE-MODE DRAM with four $\overline{\text{CAS}}$ input controls. The four individual $\overline{\text{CAS}}$ inputs allow each I/O buffer (DQ) to be separately controlled, just as if there were four separate 1 Meg x 1 DRAMs. Most 1 Meg x 1 DRAMs use older CMOS technology and do not have the access speeds of the newer CMOS 4 Meg (1 Meg x 4).

The MT4C4004 will reduce chip count on a x36 module; improving reliability, reducing power consumption and

lowering cost. The 1 Meg x 36 will have four 1 Meg x 1 DRAMs replaced by either one or two Quad CAS DRAMs, depending on whether $\overline{\text{RAS0}}$ and $\overline{\text{RAS1}}$ must be separate or can be connected together. The 2 Meg x 36 will have eight 1 Meg x 1 DRAMs replaced by either two or four Quad CAS DRAMs, depending on whether $\overline{\text{RAS0}}$, $\overline{\text{RAS1}}$, $\overline{\text{RAS2}}$, and $\overline{\text{RAS3}}$ must be split or can be connected together.

The current 1 Meg x 36 DRAM Module is shown with 256K x 1 DRAMs in Figure 1 below. Figures 2 and 3 show how the same module will be realized with the Quad CAS DRAM for both the split $\overline{\text{RAS}}$ (Figure 2) and the common $\overline{\text{RAS}}$ (Figure 3) modules.


DRAM



U1, U2, U4, U5, U7, U8, U10, U11 = MT4C4256DJ
U3, U6, U9, U12 = MT1259EJ

Figure 1
1 MEG x 36 WITH 1 MEG x 1 FOR PARITY BIT

QUAD CAS ENHANCED x36 MODULES




U1, U2, U4, U5, U6, U7, U8, U9 = MT4C4256DJ
U3 = MT4C4259EJ

Figure 2
1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND SPLIT RAS CONTROL

QUAD CAS ENHANCED x36 MODULES

DRAM



U1, U2, U4-U9 = MT4C4256DJ
U3 = MT4C4259EJ

Figure 3
1 MEG x 36 WITH QUAD CAS FOR PARITY BIT AND COMMON RAS CONTROL

DRAM

1 MEG x 4 DRAM

FAST PAGE MODE, WRITE-PER-BIT

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR), and HIDDEN
- WRITE-PER-BIT access cycle (nonpersistent)
- 300 and 350 mil wide SOJ packages
- Two CBR options: CBR with \overline{WE} a don't care (1 Meg compatible) and CBR with \overline{WE} a HIGH (JEDEC test mode capable via WCBR)

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Ceramic DIP (400mil) C
 - Plastic ZIP (350mil) Z
 - Plastic SOJ (300mil) DJ
 - Plastic SOJ (350mil) DJW
 - Plastic TSOP (*) TG
- \overline{CAS} -BEFORE- \overline{RAS} refresh
 - CBR with \overline{WE} a don't care None
 - CBR with \overline{WE} a HIGH J
- Operating Temperature, T_A
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT

MARKING

GENERAL DESCRIPTION

The MT4C4005 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling

PIN ASSIGNMENT (Top View)

20-Pin CDIP (B-5)	20-Pin ZIP (C-3)	20-Pin SOJ (E-1, E-2)
DQ1 [1] 1 Vss	OE [1] 1 2 \overline{CAS}	DQ1 [1] 26 Vss
DQ2 [2] 19 DQ4	DQ3 [3] 2 4 DQ4	DQ2 [2] 25 DQ4
\overline{WE} [3] 18 DQ3	Vss [5] 3 6 DQ1	\overline{WE} [3] 24 DQ3
\overline{RAS} [4] 17 \overline{CAS}	DQ2 [7] 4 8 \overline{WE}	\overline{RAS} [4] 23 D \overline{CAS}
A9 [5] 16 \overline{OE}	\overline{RAS} [9] 7 10 A9	A9 [5] 22 \overline{OE}
A0 [6] 15 A8	A0 [11] 12 A1	A0 [9] 18 A8
A1 [7] 14 A7	A2 [13] 14 A3	A1 [10] 17 A7
A2 [8] 13 A6	Vcc [15] 16 A4	A2 [11] 16 A6
A3 [9] 12 A5	A5 [17] 18 A6	A3 [12] 15 A5
Vcc [10] 11 A4	A7 [19] 20 A8	Vcc [13] 14 A4


*Consult factory on availability of TSOP packages

edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as \overline{CAS} remains low (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} . The WRITE-PER-BIT feature allows the user to define WRITE MASK during a WRITE cycle when \overline{RAS} goes LOW, depending on the state of \overline{WE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 1024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

**FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE**



*NOTE: \overline{WE} LOW prior to \overline{CAS} LOW, EW detection CKT output is a HIGH (EARLY WRITE)
 \overline{CAS} LOW prior to \overline{WE} LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		OE	DATA IN / OUT		NOTES
					t _R	t _C		DQ1-4		
Standby		H	X	X	X	X	X	High-Z		
READ		L	L	H	ROW	COL	L	Valid Data Out		
EARLY-WRITE		L	L	L	ROW	COL	X	Valid Data In	1	
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	L	Valid Data Out		
	2nd Cycle	L	H→L	H	n/a	COL	L	Valid Data Out		
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	X	Valid Data In	1	
	2nd Cycle	L	H→L	L	n/a	COL	X	Valid Data In	1	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In	1	
	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In	1	
RAS-ONLY REFRESH		H	X	X	ROW	n/a	X	High-Z		
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	L	Valid Data Out		
	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In	1	
CAS-BEFORE- RAS REFRESH	Standard	H→L	L	X	X	X	X	High-Z		
	"J" Option	H→L	L	H	X	X	X	High-Z		

NOTE: 1. Data-in will be dependent on the mask provided. Refer to Figure 1.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ 6.5V, all other pins not under test = 0V)	Ii	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ VOUT ≤ 5.5V)	Ioz	-10	10	µA	
OUTPUT LEVELS	VOH	2.4		V	
Output High Voltage (Iout = -5mA) Output Low Voltage (Iout = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{cc} - 0.2V$)	Icc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	Icc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}, \text{Address Cycling: } t_{PC} = t_{PC}(\text{MIN})$)	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}; t_{RC} = t_{RC}(\text{MIN})$)	Icc5	110	100	90	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC}(\text{MIN})$)	Icc6	110	100	90	mA	3, 5

MASKED WRITE ACCESS CYCLE

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ4 inputs at \overline{RAS} time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic

"1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

For nonpersistent MASK WRITES, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C4005 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C4005 MASKED WRITE EXAMPLE

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	90		95		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	15	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21, 27

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	90		100		110		ns	21
Column address to \overline{WE} delay time	t_{AWD}	60		65		70		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	45		50		50		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{CHR}	15		15		15		ns	5
\overline{WE} hold time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{WRH}	10		10		10		ns	25
\overline{WE} setup time (\overline{CAS} -BEFORE- \overline{RAS} refresh)	t_{WRP}	10		10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}	15		20		20		ns	27
Output enable	t_{OE}	15		20		20		ns	23
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	26
WRITE-PER-BIT setup time	t_{WBS}	0		0		0		ns	
WRITE-PER-BIT hold time	t_{WBH}	10		10		10		ns	
WRITE-PER-BIT mask setup time	t_{WDS}	0		0		0		ns	
WRITE-PER-BIT mask hold time	t_{WDH}	10		10		10		ns	


NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE EARLY-WRITE CYCLE




**FAST-PAGE-MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




▨ DON'T CARE
▣ UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and OE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH; OE = LOW)²⁴



▨ DON'T CARE
▩ UNDEFINED

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the WE pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a WCBR, which is CBR with the WE pin held at a logical HIGH level.

The reason for WCBR instead of CBR on the 4 Meg is that a CBR cycle with WE LOW will put the 4 Meg into the JEDEC specified test mode (WCBR). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" (V in ≥ 7.5V) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg WCBR constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any 8 RAS cycles. The 4 Meg POWER-UP is more restrictive in that 8 RAS-ONLY or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC specified test mode


and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY or a WCBR REFRESH cycle.

SUMMARY

1. The optional 1 Meg test pin is the A10 pin on the 4 Meg (x1 only).
2. For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with WE LOW.
3. The 1 Meg CBR REFRESH allows the WE pin to be don't care while the 4 Meg CBR requires WE to be HIGH (WCBR).
4. The 8 RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or WCBR REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with WE as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC WCBR test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

DRAM

4 MEG x 4 DRAM

FAST PAGE MODE: MT4C40004
STATIC COLUMN: MT4C40005

DRAM

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single power supply : +5V±10% or +3.3V±10%
- Low power, 5mW standby; 250mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- 2048-cycle refresh distributed across 32ms or 4096-cycle refresh distributed across 64ms

OPTIONS

- Timing
- 50ns access
- 60ns access
- 70ns access
- 80ns access

MARKING


- Packages
 - Plastic ZIP (475mil) Z
 - Plastic SOJ (400mil) DJ
 - Plastic TSOP (*) TG
- Refresh Period
 - 2048 cycles @ 32ms R
 - 4096 cycles @ 64ms None
- Operating Temperature, T_A
 - Commercial (0°C to +70°C) None
 - Industrial (-40°C to +85°C) IT
- Power Supply
 - +5V±10% None
 - +3.3V±10% V

GENERAL DESCRIPTION


The MT4C40004/5 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 10-12 bits (A0-A11) at a time. $\overline{\text{RAS}}$ is used to latch the first 11/12 bits and $\overline{\text{CAS}}$ the latter 10/11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output

PIN ASSIGNMENT (Top View)

24-Pin SOJ (E-7)



24-Pin ZIP



*Consult factory on availability of TSOP packages

pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, data out (Q), is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0 -A10/11) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), or HIDDEN refresh) so that all 2048/4096 combinations of $\overline{\text{RAS}}$ addresses (A0 -A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR refresh cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

The MT4C40004/5 are available with either 2048 cycles or 4096 cycles of refreshing. If CBR refresh is used, the number of cycles is a "don't care."

DRAM

512K x 8 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x8 pinouts, timing, functions and packages
- Address entry: 10 row addresses, nine column addresses
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 350mW active, typical
- All device pins are fully TTL and CMOS compatible
- 1024-cycle refresh in 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ and HIDDEN
- Optional FAST PAGE MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4C8513 only)

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access
- Masked Write
 - Not available
 - Available
- Packages
 - Plastic SOJ (400mil)
 - Plastic TSOP (*)

MARKING

- 7	
- 8	
-10	
MT4C8512	
MT4C8513	

DJ
TG


GENERAL DESCRIPTION

The MT4C8512/3 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x8 configuration. Each byte is uniquely addressed through the 19 address bits during READ or WRITE cycles. The address is entered by $\overline{\text{RAS}}$ latching the first 10 bits (A0-A9) and $\overline{\text{CAS}}$ latching the latter 9 bits (A0-A8).

The MT4C8513 has NONPERSISTENT MASKED WRITE allowing it to perform WRITE-PER-BIT accesses.

PIN ASSIGNMENT (Top View)

28-Pin SOJ (E-9)




NC = No Connect

*Consult factory for availability of TSOP packages

FUNCTIONAL BLOCK DIAGRAM

DRAM



PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8	\overline{RAS}	Input	Row Address Strobe: \overline{RAS} is used to clock-in the 10 row-address bits and as a strobe for the \overline{WE} and DQs in the MASKED WRITE mode (MT4C8513 only).
23	\overline{CAS}	Input	Column Address Strobe: \overline{CAS} is used to clock in the 9-column address bits, enable the DRAM output buffers, and as a strobe for the data inputs on WRITE cycles.
7	\overline{WE}	Input	Write Enable: \overline{WE} is used to select a READ (\overline{WE} = HIGH) or WRITE (\overline{WE} = LOW) cycle. \overline{WE} also serves as a Mask Enable (\overline{WE} = LOW) at the falling edge of \overline{RAS} in a MASKED-WRITE cycle (MT4C8513).
22	\overline{OE}	Input	Output Enable: \overline{OE} enables the output buffers when taken LOW during a READ access cycle. \overline{RAS} and \overline{CAS} must be LOW and \overline{WE} must be HIGH before \overline{OE} will control the output buffers. Otherwise the output buffers are in a high-impedance state.
10-13, 16-20, 9	A0 to A9	Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select one byte out of the 512K available words.
2-5, 24-27	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or high-impedance and/or Output masked data input (for MASKED WRITE cycle only).
6	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	Vcc	Supply	Power Supply: +5V \pm 10%
15, 28	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. \overline{RAS} is used to latch the first ten bits (A0-A9) and \overline{CAS} the latter nine bits (A0-A8).

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once \overline{RAS} goes LOW.

READ or WRITE cycles are selected by \overline{WE} . A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O, and pin direction is controlled by \overline{OE} and \overline{WE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the

\overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 1024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh cycle will also invoke the refresh counter and controller for row address control.

MASKED WRITE ACCESS CYCLE (MT4C8513 ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at \overline{RAS} time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In nonpersistent MASKED WRITES, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C8513 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C8513 MASKED WRITE EXAMPLE

TRUTH TABLE

Function	RAS	CAS	WE	OE	Addresses		DQs	NOTES	
					t _R	t _C			
Standby	H	X	X	X	X	X	High-Z		
READ	L	L	H	L	ROW	COL	Valid Data Out		
EARLY-WRITE	L	L	L	X	ROW	COL	Valid Data In	1	
READ-WRITE	L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Valid Data Out	
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	H→L	L	X	n/a	COL	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH	L	H	X	X	ROW	n/a	High-Z		
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	X	High-Z		

NOTE: 1. Data In will be dependent on the mask provided (MT4C8513 only). Refer to Figure 1.
 2. EARLY WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-1.0V to +7.0V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ V _{CC} , all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: TTL (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: CMOS (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC3}	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} (MIN))	I _{CC4}	80	70	60	mA	3, 4
REFRESH CURRENT: R _{AS} -ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : t _{RC} = t _{RC} (MIN))	I _{CC5}	110	100	90	mA	3
REFRESH CURRENT: C _{AS} -BEFORE-R _{AS} Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} (MIN))	I _{CC6}	110	100	90	mA	3

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	130		145		170		ns	
READ-WRITE cycle time	t _{RWC}	175		185		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	95		100		110		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	t _{CAC}		20		20		25	ns	15
Output Enable time	t _{OE}		20		20		25	ns	
Access time from column address	t _{AA}		35		40		45	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	50		55		60		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	t _{CPN}	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t _{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	45	20	50	25	65	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	5		5		5		ns	
Row address setup time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	35	15	40	15	50	ns	18
Column address setup time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t _{AR}	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	t _{RAL}	35		40		50		ns	
Read command setup time	t _{RCS}	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	t _{RCH}	0		0		0		ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	t _{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t _{CLZ}	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	15	0	15	0	20	ns	20, 29
Output disable time	t_{OD}		10		12		20	ns	29
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	15		15		15		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	50		55		65		ns	26
Write command pulse width	t_{WP}	10		10		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	60		65		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	45		45		60		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CHR}	10		10		10		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t_{WRH}	10		10		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26, 27
Mask data to $\overline{\text{RAS}}$ hold time	t_{MH}	10		10		15		ns	26, 27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	10		10		20		ns	28
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$; $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 50pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition, not a reference to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, Q goes open. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at $V_{CC} - 0.2V$.
26. Write command is defined as \overline{WE} going LOW.
27. MT4C8513 only.
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED



NOTE: 1. Applies to MT4C8513 only; \overline{WE} and DQ inputs on MT4C8512 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




 DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C8513 only; \overline{WE} and DQ inputs on MT4C8512 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


RAS-ONLY REFRESH CYCLE
(\overline{OE} and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
($A_0 - A_8$; \overline{WE} and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH; \overline{OE} = LOW) ²⁴



DRAM

64K x 16 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All device pins are fully TTL and CMOS compatible
- 256-cycle refresh in 4ms
- Refresh modes: $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ and HIDDEN
- Optional FAST PAGE MODE access cycle
- 2 TTL Load output drive capability
- BYTE WRITE access cycle (MT4C1664 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1665 only)

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- Write Enable
 - Byte or Word
 - Word only

MT4C1664
MT4C1665
- Mask Enable
 - Not Available
 - Always Available

MT4C1664
MT4C1665
- Packages
 - Plastic SOJ (400mil)
 - Plastic ZIP (450mil)

DJ
Z

GENERAL DESCRIPTION


The MT4C1664/5 are randomly accessed solid-state memories containing 1,048,576 bits organized in a x16 configuration. The MT4C1664 has both BYTE and WORD WRITE access cycles while the MT4C1665 has only WORD WRITE access cycles.

The MT4C1664 functions in a similar manner to the MT4C1665 except that replacing $\overline{\text{WE}}$ with $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ allows for BYTE WRITE access cycles. $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ function in an identical manner to $\overline{\text{WE}}$: either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ will generate an internal $\overline{\text{WE}}$ through an AND gate (Inverted NOR gate).

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)

40-Pin Zip (C-6)




* MT4C1665/MT4C1664
** NC = No Connect

The MT4C1664 " $\overline{\text{WE}}$ " function and timing are determined by the first BYTE WRITE ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$) to transition LOW and the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle: $\overline{\text{WEL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) or $\overline{\text{WEH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C1665 has NONPERSISTENT MASKED WRITE cycles.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
14	24	\overline{RAS}	Input	ROW Address Strobe: \overline{RAS} is used to clock in the 8 row address bits and as a strobe for the \overline{WEL} , \overline{WEH} and DQ inputs for the MASKED WRITE function.
29	39	\overline{CAS}	Input	Column Address Strobe: \overline{CAS} is used to clock in the 8 column address bits, enable the DRAM output buffers, and as a strobe for the data inputs on WRITE cycles.
28	38	\overline{OE}	Input	Output Enable: \overline{OE} enables the output buffers when taken LOW during a READ access cycle. \overline{RAS} and \overline{CAS} must be LOW and \overline{WEL} and \overline{WEH} must be HIGH before \overline{OE} will control the output buffers. Otherwise the output buffers are in a high impedance state.
13	23	$\overline{WE}/\overline{WEL}^*$	Input	WRITE Enable Lower Byte: \overline{WEL} on MT4C1664 is \overline{WE} control for the DQ1 through DQ8 inputs. \overline{WE} on MT4C1665 controls DQ1 through DQ16 inputs. If (\overline{WEL} or \overline{WEH})/ \overline{WE} is LOW, the access is a WRITE cycle. The DQ outputs for the byte not being written will remain in a high impedance state (byte WRITE cycle only).
12	22	$\overline{NC}/\overline{WEH}^*$	Input	Write Enable Upper Byte: \overline{WEH} on MT4C1664 is \overline{WE} control for the DQ9 through DQ16 inputs. If (\overline{WEL} or \overline{WEH})/ \overline{WE} is LOW, the access is a WRITE cycle. This pin is a no connect on the MT4C1665 as it has only WORD WRITE access cycles.
15, 16, 17 18, 19, 22 23, 24	25, 26, 27 28, 29, 34 35, 36	A0 to A7	Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select one 16-bit word out of the 64K available words.
2, 3, 4, 5, 6 7, 8, 9, 32, 33 34, 35, 36 37, 38, 39	11, 12, 14 15, 16, 17 2, 18, 19, 3 4, 5, 6, 7, 8 9	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using \overline{WEL} or \overline{WEH} to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All sixteen I/Os are active for READ cycles (there is no BYTE READ cycle).
10, 25, 26 27, 31	1, 20, 31 32, 37	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 11, 20	13, 21, 30	Vcc	Supply	Power Supply: +5V \pm 10%
21, 30, 40	10, 33, 40	Vss	Supply	Ground

NOTE: *MT4C1665/MT4C1664

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 16 address bits during READ or WRITE cycles. These are entered 8 bits (A0-A7) at a time. \overline{RAS} is used to latch the first 8 bits and \overline{CAS} the latter 8 bits.

READ or WRITE cycles on the MT4C1665 are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the “ \overline{WE} ” on the MT4C1664. The MT4C1664 “ \overline{WE} ” function is determined by the first byte WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WEL} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} (MT4C1664) or \overline{WE} (MT4C1665).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN refresh) so that all 256 combinations of \overline{RAS} addresses (A0-A7) are executed at least every 4ms, regardless of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh cycle will also

invoke the refresh counter and controller for row address control.

BYTE WRITE DESCRIPTION (MT4C1664 ONLY)

The byte WRITE mode is determined by the use of \overline{WEL} and \overline{WEH} . Enabling \overline{WEL} will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling \overline{WEH} will select an upper BYTE WRITE (DQ9-DQ16). Enabling both \overline{WEL} and \overline{WEH} selects a WORD WRITE cycle.

The MT4C1664 can be viewed as two 64K x 8 DRAMs which have common input controls, with the exception of the \overline{WE} input. Figure 1 illustrates the MT4C1664 BYTE and WORD WRITE cycles.

MASKED WRITE DESCRIPTION (MT4C1665 ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and \overline{WE} is LOW at \overline{RAS} time. The MT4C1665 is only word selectable when \overline{WE} is LOW at \overline{RAS} time (the MT4C1664 does not have MASKED WRITE cycle function).

The data (mask data) present on the DQ1-DQ16 inputs at \overline{RAS} time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic “0”) is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic “1”) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated, even if the previous cycle’s mask was the same mask.

Figure 2 illustrates the MT4C1665* MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C1664 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C1665 MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C1664

Function		RAS	CAS	WEL	WEH	OE	Addresses		DQs	NOTES
							'R	'C		
Standby		H	X	X	X	X	X	X	High-Z	
READ		L	L	H	H	L	ROW	COL	Valid Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	L	X	ROW	COL	Valid Data In	
WRITE: LOWER BYTE (EARLY)		L	L	L	H	X	ROW	COL	Lower Byte, Valid Data In Upper Byte, High-Z	
WRITE: UPPER BYTE (EARLY)		L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data In	
READ-WRITE		L	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH		L	H	X	X	X	ROW	n/a	High-Z	
CAS-BEFORE- RAS REFRESH		H→L	L	X	X	X	X	X	High-Z	

NOTE: 1. These cycles may also be byte WRITE cycles (either \overline{WEL} or \overline{WEH} active).
 2. EARLY-WRITE only.

TRUTH TABLE: MT4C1665
DRAM

Function		RAS	CAS	WE	OE	Addresses		DQs	NOTES
						R	C		
Standby		H	X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Valid Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	X	ROW	COL	Valid Data In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Valid Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	H→L	L	X	n/a	COL	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CAS-BEFORE- RAS REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. Data In will be dependent on the mask provided. Refer to Figure 2.
 2. EARLY-WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V _{IN} ≤ V _{CC} , all other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC3}	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1PC = t^1PC$ (MIN))	I _{CC4}	80	70	60	mA	3, 4
REFRESH CURRENT: \overline{RAS} -ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t^1RC = t^1RC$ (MIN))	I _{CC5}	110	100	90	mA	3
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ (MIN))	I _{CC6}	110	100	90	mA	3, 5

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, ($\overline{\text{WEL}}$, $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		145		170		ns	
READ-WRITE cycle time	^t RWC	175		185		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	45		50		60		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		120		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		25		30	ns	15
Output Enable time	^t OE		20		25		30	ns	
Access time from column address	^t AA		40		45		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		50		55	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		55		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	25	100,000	30	100,000	30	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	25	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	15	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 30
Output disable time	t_{OD}		10		12		20	ns	30
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	15		15		15		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	50		55		65		ns	26
Write command pulse width	t_{WP}	15		15		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	65		70		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (256 cycles)	t_{REF}		4		4		4	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS refresh)	t_{CHR}	15		15		15		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t_{WRH}	15		15		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26
Mask data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	10		10		20		ns	29
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I_{dt}/dv$ with $dv = 3V$; $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 50pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a LATE-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at V_{CC} -0.2V.
26. Write command is defined as either \overline{WEL} or \overline{WEH} or both going LOW on the MT4C1664. Write command is defined as \overline{WE} going LOW on the MT4C1665.
27. Must be held LOW to ensure MASKED WRITE is enabled and must be held HIGH to ensure MASKED WRITE is disabled.
28. The refresh period may be extended to 8ms without experiencing problems.
29. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
30. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C1665 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1664 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Applies to MT4C1665 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1664 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


RAS-ONLY REFRESH CYCLE

(ADDR = A₀ - A₇; \overline{OE} ; \overline{WEL} , \overline{WEH} or \overline{WE} = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE

(A₀ - A₇; \overline{WEL} , \overline{WEH} or \overline{WE} , and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WEL} , \overline{WEH} or \overline{WE} = HIGH; \overline{OE} = LOW)²⁴



 DON'T CARE
 UNDEFINED

DRAM

64K x 16 DRAM

LOW POWER, FAST PAGE MODE

DRAM

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 2mW standby; 200mW active, typical
- All device pins are fully TTL and CMOS compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS and HIDDEN
- Optional FAST PAGE MODE access cycle
- 2 TTL load output drive capability
- BYTE WRITE access cycle (MT4C1668 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1669 only)
- Reduced CMOS STANDBY CURRENT
- Reduced operating and refresh currents
- Extended refresh: 256 cycles over 32ms (125µs cycles)

OPTIONS

- Timing
- 70ns access
- 80ns access
- 100ns access

MARKING

- | | |
|----------------------|----------|
| • Write Enable | |
| Byte or Word | MT4C1668 |
| Word only | MT4C1669 |
| • Mask Enable | |
| Not available | MT4C1668 |
| Always available | MT4C1669 |
| • Packages | |
| Plastic SOJ (400mil) | DJ |
| Plastic ZIP (450mil) | Z |


GENERAL DESCRIPTION

The MT4C1668/9 are randomly accessed solid-state memories containing 1,048,576 bits organized in a x16 configuration. The MT4C1668 has both BYTE and WORD WRITE access cycles while the MT4C1669 has only WORD WRITE access cycles.


The MT4C1668 functions in a similar manner to the MT4C1669 except that replacing WE with WEL and WEH allows for BYTE WRITE access cycles. WEL and WEH function in an identical manner to WE: either WEL or

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)



40-Pin Zip (C-6)



* MT4C1669/MT4C1668
 ** NC = No Connect


WEH will generate an internal WE through an AND gate (inverted NOR gate).

The MT4C1668 "WE" function and timing are determined by the first BYTE WRITE (WEL or WEH) to transition LOW and the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle: WEL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) or WEH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C1669 has NONPERSISTENT MASKED WRITE capability.

The extended refresh of the MT4C1668/9 provides a factor-of-eight reduction of refresh intervals required, as compared to a standard 64K x 16 DRAM (MT4C1664/5). The MT4C1668/9 offers lower operating power as well as the reduced refresh current and standby current. The MT4C1668/9 are the same devices as the MT4C1664/5, but with the low power capabilities.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
14	24	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 8 row-address bits and as a strobe for the $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ and DQ inputs for the MASKED WRITE function.
29	39	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 8 column-address bits, enable the DRAM output buffers, and as a strobe for the data inputs on WRITE cycles.
28	38	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ must be LOW and $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise the output buffers are in a high-impedance state.
13	23	$\overline{\text{WE/WEL}}^*$	Input	Write Enable Lower Byte: $\overline{\text{WEL}}$ on MT4C1668 is $\overline{\text{WE}}$ control for the DQ1 through DQ8 inputs. $\overline{\text{WE}}$ on MT4C1669 controls DQ1 through DQ16 inputs. If ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. The DQ outputs for the byte not being written will remain in a high impedance state (BYTE WRITE cycle only).
12	22	$\overline{\text{NC/WEH}}^*$	Input	Write Enable Upper Byte: $\overline{\text{WEH}}$ on MT4C1668 is $\overline{\text{WE}}$ control for the DQ9 through DQ16 inputs. If ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. This pin is a no connect on the MT4C1669 as it has only WORD WRITE access cycles.
15, 16, 17 18, 19, 22 23, 24	25, 26, 27 28, 29, 34 35, 36	A0 to A7	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 16-bit word out of the 64K available words.
2, 3, 4, 5, 6 7, 8, 9, 32, 33 34, 35, 36 37, 38, 39	11, 12, 14 15, 16, 17 2, 18, 19, 3 4, 5, 6, 7, 8 9	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All 16 I/Os are active for READ cycles (there is no Byte READ cycle).
10, 25, 26 27, 31	1, 20, 31 32, 37	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 11, 20	13, 21, 30	Vcc	Supply	Power Supply: +5V \pm 10%
21, 30, 40	10, 33, 40	Vss	Supply	Ground

NOTE: *MT4C1669/MT4C1668

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 16 address-bits during READ or WRITE cycles. These are entered 8 bits (A0-A7) at a time. \overline{RAS} is used to latch the first 8 bits and \overline{CAS} the latter 8 bits.

READ or WRITE cycles on the MT4C1669 are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the "WE" on the MT4C1668. The MT4C1668 "WE" function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WEL} will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} (MT4C1668) or \overline{WE} (MT4C1669).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 256 combinations of \overline{RAS} addresses (A0-A7) are executed at least every 32ms, regardless of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh cycle will

also invoke the refresh counter and controller for row address control.

BYTE WRITE DESCRIPTION (MT4C1668 ONLY)

The BYTE WRITE mode is determined by the use of \overline{WEL} and \overline{WEH} . Enabling \overline{WEL} will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling \overline{WEH} will select an upper BYTE WRITE (DQ9-DQ16). Enabling both \overline{WEL} and \overline{WEH} selects a WORD WRITE cycle.

The MT4C1668 may be viewed as two 64K x 8 DRAMs which have common input controls, with the exception of the \overline{WE} input. Figure 1 illustrates the MT4C1668 BYTE and WORD WRITE cycles.

MASKED WRITE DESCRIPTION (MT4C1669 ONLY)

Every WRITE access cycle may be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and \overline{WE} is LOW at \overline{RAS} time. The MT4C1669 is only word selectable when \overline{WE} is LOW at \overline{RAS} time (the MT4C1668 does not have a MASKED WRITE cycle function).

The data (mask data) present on the DQ1-DQ16 inputs at \overline{RAS} time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ16 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same mask.

Figure 2 illustrates the MT4C1669 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C1668 WORD AND BYTE WRITE EXAMPLE




Figure 2 MT4C1669 MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C1668

Function	RAS	CAS	WEL	WEH	OE	Addresses		DQs	NOTES	
						'R	'C			
Standby	H	X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Valid Data Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Valid Data In		
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Valid Data In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data In		
READ-WRITE	L	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CAS-BEFORE- RAS REFRESH	H→L	L	X	X	X	X	X	High-Z		

NOTE: 1. These cycles may also be BYTE WRITE cycles (either \overline{WEL} or \overline{WEH} active).
2. EARLY-WRITE only.

TRUTH TABLE: MT4C1669

DRAM

Function		RAS	CAS	WE	OE	Addresses		DQs	NOTES
						t _R	t _C		
Standby		H	X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Valid Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	X	ROW	COL	Valid Data In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Valid Data Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	H→L	L	X	n/a	COL	Valid Data In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CAS-BEFORE- RAS REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. Data-In will be dependent on the mask provided. Refer to Figure 2.
2. EARLY-WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Operating Temperature, TA(Ambient)0°C to +70°C
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	UIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ Vcc, all other pins not under test = 0V)	II	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V)	IOZ	-10	10	µA	
OUTPUT LEVELS	VOH	2.4		V	
Output High Voltage (IOUT = -5mA)					
Output Low Voltage (IOUT = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc - 0.2V)	Icc2	650	650	650	µA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	100	90	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = UIL; CAS, Address Cycling: tPC = tPC (MIN))	Icc4	75	65	65	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH; tRC = tRC (MIN))	Icc5	100	90	80	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	100	90	80	mA	3, 5
REFRESH CURRENT: BATTERY BACK-UP (extended refresh cycles). Average power supply current with CAS= 0.2V or CBR; RAS has minimum tRAS of 1µs; A0-A7,WE,OE and DQs = Vcc - 0.2V or 0.2V (DQs may float); tRC = 125µs	Icc7	800	800	800	µA	3

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, ($\overline{\text{WEL}}$, $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		145		170		ns	
READ-WRITE cycle time	^t RWC	175		185		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	45		50		60		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	95		100		120		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		25		30	ns	15
Output Enable time	^t OE		20		25		30	ns	
Access time from column address	^t AA		40		45		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		50		55	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		55		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	25	100,000	30	100,000	30	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	25	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	15	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{cc} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20, 30
Output disable time	t_{OD}		10		12		20	ns	30
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	15		15		15		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	50		55		65		ns	26
Write command pulse width	t_{WP}	15		15		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	65		70		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (256 cycles)	t_{REF}		32		32		32	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CHR}	15		15		15		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t_{WRH}	15		15		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26
Mask data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	10		10		20		ns	29
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 32ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $50pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a LATE-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at $V_{CC} - 0.2V$.
26. WRITE command is defined as either \overline{WEL} or \overline{WEH} or both going LOW on the MT4C1668. WRITE command is defined as \overline{WE} going LOW on the MT4C1669.
27. Must be held LOW to ensure MASKED WRITE is enabled and must be held HIGH to ensure MASKED WRITE is disabled.
28. The refresh period may be extended to 8ms without experiencing problems.
29. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
30. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C1669 only; \overline{WEL} , \overline{WEH} and \overline{DQ} inputs on MT4C1668 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The \overline{DQ} inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The \overline{DQ} inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



FAST-PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C1669 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1668 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE

(ADDR = A₀ - A₇, $\overline{\text{OE}}$; $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ or $\overline{\text{WE}}$ = DON'T CARE)




$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE

(A₀ - A₇; $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ or $\overline{\text{WE}}$, and $\overline{\text{OE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE

($\overline{\text{WEL}}$, $\overline{\text{WEH}}$ or $\overline{\text{WE}}$ = HIGH; $\overline{\text{OE}}$ = LOW) ²⁴



DRAM

64K x 16 DRAM

STATIC COLUMN MODE

DRAM

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All device pins are fully TTL and CMOS compatible
- 256 cycle refresh in 4ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ and HIDDEN
- Optional STATIC COLUMN MODE access cycle
- 2 TTL Load output drive capability
- BYTE WRITE access cycle (MT4C1670 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C1671 only)

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access
- Write Enable
 - Byte or Word
 - Word only
- Mask Enable
 - Not Available
 - Always Available
- Packages
 - Plastic SOJ (400mil)
 - Plastic ZIP (450mil)


MARKING

- 7	
- 8	
-10	
	MT4C1670
	MT4C1671
	MT4C1670
	MT4C1671
	DJ
	Z

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)

40-Pin Zip (C-6)



* MT4C1671/MT4C1670
 ** NC = No Connect

GENERAL DESCRIPTION


The MT4C1670/1 are randomly accessed solid-state memories containing 1,048,576 bits organized in a x16 configuration. The MT4C1670 has both BYTE and WORD WRITE access cycles while the MT4C1671 has only WORD WRITE access cycles.

The MT4C1670 functions in a similar manner to the MT4C1671 except that replacing $\overline{\text{WE}}$ with $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ allows for BYTE WRITE access cycles. $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ function in an identical manner to $\overline{\text{WE}}$: either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ will generate an internal $\overline{\text{WE}}$ through an AND gate (Inverted NOR gate).

The MT4C1670 " $\overline{\text{WE}}$ " function and timing are determined by the first BYTE WRITE ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$) to transition LOW and the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle: $\overline{\text{WEL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) or $\overline{\text{WEH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C1671 has NONPERSISTENT MASKED WRITE capability.

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
14	24	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 8 row-address bits and as a strobe for the $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ and DQ inputs for the MASKED WRITE function.
29	39	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 8 column-address bits, enable the DRAM output buffers, and as a strobe for the data inputs on WRITE cycles.
28	38	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ must be LOW and $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise the output buffers are in a high-impedance state.
13	23	$\overline{\text{WE}}/\overline{\text{WEL}}^*$	Input	Write Enable Lower Byte: $\overline{\text{WEL}}$ on MT4C1670 is the $\overline{\text{WE}}$ control for the DQ1 through DQ8 inputs. $\overline{\text{WE}}$ on MT4C1671 controls DQ1 through DQ16 inputs. If ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. The DQ outputs for the byte not being written will remain in a high-impedance state (BYTE WRITE cycle only).
12	22	NC/ $\overline{\text{WEH}}^*$	Input	Write Enable Upper Byte: $\overline{\text{WEH}}$ on MT4C1670 is $\overline{\text{WE}}$ control for the DQ9 through DQ16 inputs. If ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$)/ $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. This pin is a no connect on the MT4C1671 as it has only WORD WRITE access cycles.
15, 16, 17 18, 19, 22 23, 24	25, 26, 27 28, 29, 34 35, 36	A0 to A7	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 16-bit word out of the 64K available words.
2, 3, 4, 5, 6 7, 8, 9, 32, 33 34, 35, 36 37, 38, 39	11, 12, 14 15, 16, 17 2, 18, 19, 3 4, 5, 6, 7, 8	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM location. All 16 I/Os are active for READ cycles (there is no BYTE READ cycle).
10, 25, 26 27, 31	1, 20, 31 32, 37	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 11, 20	13, 21, 30	Vcc	Supply	Power Supply: +5V \pm 10%
21, 30, 40	10, 33, 40	Vss	Supply	Ground

NOTE: *MT4C1671/MT4C1670

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 16 address-bits during READ or WRITE cycles. These are entered 8 bits (A0-A7) at a time. \overline{RAS} is used to latch the first 8 bits and \overline{CAS} the latter 8 bits.

READ or WRITE cycles on the MT4C1671 are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the “ \overline{WE} ” on the MT4C1670. The MT4C1670 “ \overline{WE} ” function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} (MT4C1670) or \overline{WE} (MT4C1671).

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The STATIC COLUMN cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . By holding \overline{RAS} and \overline{CAS} LOW, different column addresses may be given for executing faster STATIC COLUMN READ cycles. Faster STATIC COLUMN WRITE cycles must have \overline{CAS} or \overline{WE} toggled strobing-in the different column addresses. Returning \overline{RAS} HIGH terminates the STATIC COLUMN operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 256 combinations of \overline{RAS} addresses (A0-A7) are executed at least every 4ms, regardless

of sequence. The \overline{CAS} -BEFORE- \overline{RAS} refresh cycle will also invoke the refresh counter and controller for row address control.

BYTE WRITE ACCESS CYCLE (MT4C1670 ONLY)

The BYTE WRITE mode is determined by the use of \overline{WEL} and \overline{WEH} . Enabling \overline{WEL} will select a lower BYTE WRITE cycle (DQ1-DQ8) while Enabling \overline{WEH} will select an upper BYTE WRITE (DQ9-DQ16). Enabling both \overline{WEL} and \overline{WEH} selects a WORD WRITE cycle.

The MT4C1670 may be viewed as two 64K x 8 DRAMS, which have common input controls, with the exception of the \overline{WE} input. Figure 1 illustrates the MT4C1670 BYTE and WORD WRITE cycles.

MASKED WRITE DESCRIPTION (MT4C1671 ONLY)

Every WRITE access cycle may be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and \overline{WE} is LOW at \overline{RAS} time. The MT4C1671 is only word selectable when \overline{WE} is LOW at \overline{RAS} time (the MT4C1670 does not have a MASKED WRITE cycle function).

The data (mask data) present on the DQ1-DQ16 inputs at \overline{RAS} time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic “0”) is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic “1”) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ16 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated, even if the previous cycle’s mask was the same mask.

Figure 2 illustrates the MT4C1671 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C1670 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C1671 MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C1670

Function		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WEL}}$	$\overline{\text{WEH}}$	$\overline{\text{OE}}$	Addresses		DQs	NOTES
							^tR	^tC		
Standby		H	X	X	X	X	X	X	High-Z	
READ		L	L	H	H	L	ROW	COL	Valid Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	L	X	ROW	COL	Valid Data In	
WRITE: LOWER BYTE (EARLY)		L	L	L	H	X	ROW	COL	Lower Byte, Valid Data In Upper Byte, High-Z	
WRITE: UPPER BYTE (EARLY)		L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data In	
READ-WRITE		L	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
STATIC COLUMN READ	1st Cycle	L	L	H	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	L	H	H	L	n/a	COL	Valid Data Out	
STATIC COLUMN EARLY-WRITE	1st Cycle	L	L	L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	*L	*L	*L	X	n/a	COL	Valid Data In	1, 3
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Valid Data In	1, 2
$\overline{\text{RAS}}$ -ONLY REFRESH		L	H	X	X	X	ROW	n/a	High-Z	
$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH		H→L	L	X	X	X	X	X	High-Z	

- NOTE:**
1. These cycles may also be BYTE WRITE cycles (either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ active).
 2. EARLY-WRITE only.
 3. Either $\overline{\text{CAS}}$ or $\overline{\text{WEL}}$ / $\overline{\text{WEH}}$ must latch in each additional column address and input data.

TRUTH TABLE: MT4C1671

DRAM

Function		RAS	CAS	WE	OE	Addresses		DQs	NOTES
						tR	tC		
Standby		H	X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Valid Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	X	ROW	COL	Valid Data In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
STATIC COLUMN READ	1st Cycle	L	L	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	L	H	L	n/a	COL	Valid Data Out	
STATIC COLUMN EARLY-WRITE	1st Cycle	L	L	L	X	ROW	COL	Valid Data In	1
	2nd Cycle	L	*L	*L	X	n/a	COL	Valid Data In	1, 3
STATIC COLUMN READ-WRITE	1st Cycle	L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1
	2nd Cycle	L	L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Valid Data In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CAS-BEFORE- RAS REFRESH		H→L	L	X	X	X	X	High-Z	

- NOTE:**
1. Data-in will be dependent on the mask provided. Refer to Figure 2.
 2. EARLY-WRITE only.
 3. Either CAS or WEL / WEH must latch in each additional column address and input data.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ Vcc, all other pins not under test = 0V)	II	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ VOUT ≤ 5.5V)	IOZ	-10	10	µA	
OUTPUT LEVELS	VOH	2.4		V	
Output High Voltage (IOUT = -5mA)					
Output Low Voltage (IOUT = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc - 0.2V)	Icc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	110	100	90	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (RAS = VIL; CAS, Address Cycling: tPC = tPC (MIN))	Icc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: tRC = tRC (MIN))	Icc5	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	110	100	90	mA	3, 5

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, (WEL, WEH)/ WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		145		170		ns	
READ-WRITE cycle time	^t RWC	175		185		220		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	45		50		60		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRMC	95		100		120		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		25		30		35	ns	15
Output Enable time	^t OE		20		25		30	ns	
Access time from column address	^t AA		40		45		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		45		50		55	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH		20		25		25	ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		55		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	25	100,000	30	100,000	30	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH		70		80		100	ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	25	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		12		12		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	15	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20, 30

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output Disable time	t_{OD}		10		12		20	ns	30
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	15		15		15		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	50		55		65		ns	26
Write command pulse width	t_{WP}	15		15		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	65		70		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (256 cycles)	t_{REF}		4		4		4	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ refresh)	t_{CHR}	15		15		15		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t_{WRH}	15		15		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26
Mask data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	10		10		20		ns	29
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last WRITE to column address delay	t_{LWAD}	20	30	20	35	25	45	ns	
Last WRITE to column address hold time	t_{AHLW}	65		75		95		ns	
Access time from last WRITE	t_{ALW}	65		75		95		ns	
Output data enable from WRITE	t_{OW}	t_{AA}		t_{AA}		t_{AA}		ns	
Output data hold time from column address	t_{AOH}	5		5		5		ns	
$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	t_{ROH}	10		10		10		ns	
Column address hold time referenced to $\overline{\text{RAS}}$ HIGH	t_{AH}	5		5		10		ns	
$\overline{\text{CAS}}$ pulse width in STATIC-COLUMN mode	t_{CSC}	t_{CAS}		t_{CAS}		t_{CAS}		ns	
Write command in active time	t_{WI}	10		10		10		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I_{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the $4ms$ refresh requirement is exceeded.
8. AC characteristics assume $T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and $50pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a LATE-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE-WRITE (\overline{OE} controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and \overline{WE} leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. All other inputs at $V_{CC} - 0.2V$.
26. WRITE command is defined as either \overline{WEL} or \overline{WEH} or both going LOW on the MT4C1670. WRITE command is defined as \overline{WE} going LOW on the MT4C1671.
27. Must be held LOW to ensure MASKED WRITE is enabled and must be held HIGH to ensure MASKED WRITE is disabled.
28. The refresh period may be extended to $8ms$ without experiencing problems.
29. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
30. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH first, \overline{OE} becomes a don't care. If \overline{OE} goes HIGH and \overline{CAS} stays LOW, \overline{OE} is not a don't care; and the DQs will provide the previously read data if \overline{OE} is taken back LOW (while \overline{CAS} remains LOW).

READ CYCLE




EARLY-WRITE CYCLE




NOTE: 1. Applies to MT4C1671 only; \overline{WEL} , \overline{WEH} and \overline{DQ} inputs on MT4C1670 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The \overline{DQ} inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The \overline{DQ} inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE




DON'T CARE
 UNDEFINED

NOTE: 1. Applies to MT4C1671 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1670 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

**STATIC-COLUMN EARLY-WRITE CYCLE
(WE CONTROLLED)**




**STATIC-COLUMN EARLY-WRITE CYCLE
(CAS CONTROLLED)**



NOTE: 1. Applies to MT4C1671 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1670 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


STATIC COLUMN READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



NOTE: 1. Applies to MT4C1671 only; \overline{WEL} , \overline{WEH} and DQ inputs on MT4C1670 are don't care at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are don't care for a normal WRITE, \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.


RAS-ONLY REFRESH CYCLE

(ADDR = A₀ - A₇, \overline{OE} ; \overline{WEL} , \overline{WEH} or \overline{WE} = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE

(A₀ - A₇; \overline{WEL} , \overline{WEH} or \overline{WE} , and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE

(\overline{WEL} , \overline{WEH} or \overline{WE} = HIGH; \overline{OE} = LOW)²⁴



DRAM

DRAM

64K x 16 DRAM

FAST PAGE MODE, DUAL CAS

DRAM

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 350mW active, typical
- All device pins are fully TTL and CMOS compatible
- 256-cycle refresh in 4ms
- Refresh modes: $\overline{\text{RAS}}\text{-ONLY}$, $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ and HIDDEN
- Optional FAST PAGE MODE access cycle
- 2 TTL Load output drive capability
- BYTE WRITE access cycle via two $\overline{\text{CAS}}$ control pins

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- 7
- 8
- 10

Packages

- Plastic SOJ (400mil) DJ
- Plastic ZIP (475mil) Z

GENERAL DESCRIPTION

The MT4C1672 is a randomly accessed solid-state memories containing 1,048,576 bits organized in a x16 configuration. The MT4C1672 has both byte and word write access cycles.


The MT4C1672 functions in a similar manner to the MT4C1664 except that the BYTE WRITE cycles are determined by two $\overline{\text{CAS}}$ controls rather than two $\overline{\text{WE}}$ controls.

The MT4C1672 has the same pinout as the MT4C1664 except $\overline{\text{WEL}}$ is replaced by $\overline{\text{WE}}$, $\overline{\text{WEH}}$ is replaced by $\overline{\text{CASH}}$ and $\overline{\text{CAS}}$ is replaced by $\overline{\text{CASL}}$. These changes allow for the $\overline{\text{CAS}}$ controlled byte WRITE access cycles.


The MT4C1672 $\overline{\text{CAS}}$ function and timing are determined by the first BYTE WRITE ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle: $\overline{\text{CASL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)



40-Pin ZIP (C-6)



NC = No Connect

The MT4C1672 does not have BYTE READ cycles. All 16 DQs are active regardless whether $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ is active. $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ function in an identical manner to $\overline{\text{CAS}}$: either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$. The first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last to transition back HIGH determines the $\overline{\text{CAS}}$ timing for all 16 DQs during READ cycles.

The MT4C1672 specifications are exactly the same as the MT4C1664 specifications. Reference to the MT4C1664 data sheet will provide all the specifications needed for the MT4C1672.

DRAM

256K x 16 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry standard x16 pinouts, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 350mW active, typical
- All device pins are fully TTL and CMOS compatible
- 512 cycle refresh in 8ms (9 rows and 9 columns)
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS and HIDDEN
- Optional FAST PAGE MODE access cycle, 512 locations wide
- BYTE WRITE access cycle
- BYTE READ access cycle (MT4C16257/9 only)
- NONPERSISTENT MASKED WRITE access cycle (MT4C16258/9 only)

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access - 10
- Write Cycle Access
 - Byte or Word via WE MT4C16256, MT4C16258
 - Byte or Word via CAS MT4C16257, MT4C16259
- Masked Write
 - Not Available MT4C16256, MT4C16257
 - Available MT4C16258, MT4C16259
- Packages
 - Plastic SOJ DJ
 - Plastic TSOP (*) TG

MARKING


GENERAL DESCRIPTION

The MT4C16256/7/8/9 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x16 configuration. The MT4C16256 and MT4C16258 have both byte and word write access cycles via two write enable pins. The MT4C16257 and MT4C16259 have both byte and word write access cycles via two CAS pins. The MT4C16258 and MT4C16259 are also able to perform WRITE-PER-BIT accesses.

The MT4C16256 and MT4C16257 function in the same manner except that WEL and WEH on MT4C16256 and CASL and CASH on MT4C16257 control the selection of byte WRITE access cycles. WEL and WEH function in an

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)



NC = No Connect
*Consult factory for availability of TSOP packages

identical manner to WE in that either WEL or WEH will generate an internal WE. CASL and CASH function in an identical manner to CAS in that either CASL or CASH will generate an internal CAS.


The MT4C16256 "WE" function and timing are determined by the first WE (WEL or WEH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. WEL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and WEH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C16257 "CAS" function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner during READ cycles for the MT4C16257.

The MT4C16258 and MT4C16259 function in the same manner as MT4C16256 and MT4C16257, respectively; and they have NONPERSISTENT, MASKED WRITE cycles capabilities. This option allows the MT4C16258 and MT4C16259 to operate with either normal WRITE cycles or with NONPERSISTENT, MASKED WRITE cycles.

FUNCTIONAL BLOCK DIAGRAM

DRAM



PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
14	$\overline{\text{RAS}}$	Input	ROW Address Strobe: $\overline{\text{RAS}}$ is used to latch in the 9 row address bits and as a strobe for the $\overline{\text{WE}}$ and DQ's on the MASKED WRITE option (MT4C16258 and MT4C16259 only).
28	$\overline{\text{CAS}}$ / $\overline{\text{CASH}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ (MT4C16256/8) is used to latch in the 9 column address bits, enable the DRAM output buffers, and as a strobe for the data inputs on WRITE cycles. $\overline{\text{CAS}}$ controls DQ1 through DQ16. Column Address Strobe Upper Byte: $\overline{\text{CASH}}$ (MT4C16257/9) is the $\overline{\text{CAS}}$ control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during either a READ or a WRITE access cycle.
27	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ (MT4C16256/8) or $\overline{\text{CASL}}$ / $\overline{\text{CASH}}$ (MT4C16257/9) must be LOW and $\overline{\text{WEL}}$ / $\overline{\text{WEH}}$ (MT4C16256/8) or $\overline{\text{WE}}$ (MT4C16257/9) must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise the output buffers are in a high impedance state.
13	$\overline{\text{WEH}}$ / $\overline{\text{WE}}$	Input	Write Enable Upper Byte: $\overline{\text{WEH}}$ (MT4C16256/8) is $\overline{\text{WE}}$ control for the DQ9 through DQ16 inputs. If $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ is LOW, the access is a WRITE cycle. The DQs for the byte not being written will remain in a high impedance state (byte WRITE cycle only). Write Enable: $\overline{\text{WE}}$ (MT4C16257/9) controls DQ1 through DQ16 inputs. If $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. The MT4C16258/9 also use $\overline{\text{WE}}$ to enable the MASK register during $\overline{\text{RAS}}$ time.
12	$\overline{\text{WEL}}$ / NC	Input	Write Enable Lower Byte: $\overline{\text{WEL}}$ (MT4C16256/8) is the $\overline{\text{WE}}$ control for DQ1 through DQ8 inputs. If $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ is LOW, the access is a WRITE cycle. The DQs for the byte not being written will remain in a high impedance state (byte WRITE cycle only).
29	NC / $\overline{\text{CASL}}$	Input	Column Address Strobe Low Byte: $\overline{\text{CASL}}$ (MT4C16257/9) is the $\overline{\text{CAS}}$ control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a high impedance state during either a READ or a WRITE access cycle.
16-19 22-26	A0 to A8	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ (or $\overline{\text{CASL}}$ / $\overline{\text{CASH}}$) to select one 16-bit word (or 8-bit byte) out of the 256K available words.
2-5, 7-10 31-34, 36-39	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. Byte writes can be performed by using $\overline{\text{WEL}}$ / $\overline{\text{WEH}}$ (MT4C16256/8) or $\overline{\text{CASL}}$ / $\overline{\text{CASH}}$ (MT4C16257/8) to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM Location. All sixteen I/O's are active for READ cycles (MT4C16256/8). The MT4C16257/9 allow for Byte READ cycles.
11, 15, 30	NC		No Connect: These pins should be either left unconnected or tied to ground.
1, 6, 20	Vcc	Supply	Power Supply: +5V \pm 10%
21, 35, 40	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered nine bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first nine bits and $\overline{\text{CAS}}$ the latter nine bits.

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle (RAS-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes low. The MT4C16256 and MT4C16258 each have one $\overline{\text{CAS}}$ control while the MT4C16257 and MT4C16259 have two: $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 256K x 16 DRAMs. The key difference is each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$). $\overline{\text{CASL}}$ controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16.

The MT4C16257 and MT4C16259 "CAS" function is determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last one to transition back HIGH. The two $\overline{\text{CAS}}$ controls give the MT4C16257 and MT4C16259 both byte READ and byte WRITE cycle capabilities.

A READ or WRITE cycle on the MT4C16257 or MT4C16259 is selected with the $\overline{\text{WE}}$ input while either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ perform the "WE" on the MT4C16256 or MT4C16258. The MT4C16256 and MT4C16258 "WE" function is determined by the first byte WRITE ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$) to transition LOW and the last one to transition back HIGH.

A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Taking $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ will initiate a WRITE cycle, selecting DQ1 through DQ16. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ remain LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by $\overline{\text{OE}}$, $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ (MT4C16256 and MT4C16258) or $\overline{\text{WE}}$ (MT4C16257 and MT4C16259).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed in by $\overline{\text{RAS}}$ followed by a column address strobed in by $\overline{\text{CAS}}$. By holding $\overline{\text{RAS}}$ LOW, $\overline{\text{CAS}}$ may be toggled strobing in different column addresses and executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

The chip is also preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or $\overline{\text{HIDDEN}}$ refresh) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh cycle will also invoke the refresh counter and controller for ROW address control.

BYTE ACCESS CYCLE

The byte WRITE mode is determined by the use of $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ or $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{WEL}}$ / $\overline{\text{CASL}}$ will select a lower byte WRITE cycle (DQ1-DQ8) while Enabling $\overline{\text{WEH}}$ or $\overline{\text{CASH}}$ will select an upper byte WRITE cycle (DQ9-DQ16). Enabling both $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ or $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a word WRITE cycle.

The MT4C16256, MT4C16257, MT4C16258 and MT4C16259 can be viewed as two 256K x 8 DRAMs which have common input controls, with the exception of the $\overline{\text{WE}}$ or the $\overline{\text{CAS}}$ inputs. Figure 1 illustrates the MT4C16256 byte and word WRITE cycles and Figure 2 illustrates the MT4C16257 byte and word WRITE cycles.

The MT4C16257 also has byte and word READ cycles since it uses two $\overline{\text{CAS}}$ inputs to control its byte accesses. Figure 3 illustrates the MT4C16257 byte and word READ cycles.

MASKED WRITE ACCESS CYCLE (MT4C16258/9 Only)

The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending on the state of $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and $\overline{\text{WE}}$ is LOW at $\overline{\text{RAS}}$ time. The MT4C16256 and MT4C16257 do not have the MASKED WRITE cycle function).

The data (mask data) present on the DQ1-DQ16 inputs at $\overline{\text{RAS}}$ time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At $\overline{\text{CAS}}$ time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a MASKED WRITE cycle is initiated (non-persistent), even if the previous cycle's mask was the same mask.

Figure 4 illustrates the MT4C16258 and MT4C16259 MASKED WRITE operation (Note: $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ time refers to the time at which $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ transition from HIGH to LOW).




Figure 1
MT4C16256/8 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C16257/9 WORD AND BYTE WRITE EXAMPLE




Figure 3
MT4C16257/9 WORD AND BYTE READ EXAMPLE




Figure 4
MT4C16258/9 MASKED WRITE EXAMPLE

TRUTH TABLE: MT4C16256/8

Function	RAS	CAS	WEL	WEH	OE	Addresses		DQs	NOTES	
						t'R	t'C			
Standby	H	X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Valid Data Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Valid Data In	3	
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Valid Data In Upper Byte, High-Z	3	
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data In	3	
READ-WRITE	L	L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1, 3	
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Valid Data Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Valid Data Out	
PAGE-MODE WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Valid Data In	1, 3
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Valid Data In	1, 3
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1, 3
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1, 3
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Valid Data Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Valid Data In	1, 2, 3
RAS-ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CAS-BEFORE- RAS REFRESH	H→L	L	X	X	X	X	X	High-Z		

- NOTE:**
1. These cycles may also be byte WRITE cycles (either \overline{WEL} or \overline{WEH} active).
 2. EARLY-WRITE only.
 3. Data in will be dependent on the mask provided (MT4C16258 only). Refer to Figure 4.

DRAM TRUTH TABLE: MT4C16257/9

Function	RAS	CASL	CASH	WE	OE	Addresses		DQs	NOTES	
						'R	'C			
Standby	H	X	X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Valid Data Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Valid Data Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Valid Data In	5	
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Valid Data In Upper Byte, High-Z	5	
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Valid Data In	5	
READ-WRITE	L	L	L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1, 2, 5	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Valid Data Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Valid Data Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Valid Data In	1, 5
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Valid Data In	1, 5
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Valid Data Out, Data In	1, 2, 5
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Valid Data Out, Data In	1, 2, 5
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Valid Data Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Valid Data In	1, 3, 5
RAS-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CAS-BEFORE- RAS REFRESH	H→L	L	L	X	X	X	X	High-Z	4	

- NOTE:**
1. These WRITE cycles may also be byte WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be byte READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY-WRITE only.
 4. Only one of the two CAS must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).
 3. Data in will be dependent on the mask provided (MT4C16259 only). Refer to Figure 4.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Operating Temperature, Ta (Ambient) 0°C to +70°C
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ VIN ≤ Vcc, all other pins not under test = 0V)	Ii	-2	2	µA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ VOUT ≤ 5.5V)	Ioz	-10	10	µA	
OUTPUT LEVELS	VOH	2.4		V	
Output High Voltage (Iout = -5mA)					
Output Low Voltage (Iout = 4.2mA)	VoL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc - 0.2V)	Icc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	120	110	100	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC (MIN))	Icc4	90	80	70	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: tRC = tRC (MIN))	Icc5	120	110	100	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	120	110	100	mA	3

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ / $\overline{\text{CASL}}$, $\overline{\text{CASH}}$, $\overline{\text{WEL}}$, $\overline{\text{WEH}}$ / $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	130		145		170		ns	
READ-WRITE cycle time	t^1_{RWC}	175		185		220		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	40		45		55		ns	35
FAST-PAGE-MODE READ-WRITE cycle time	t^1_{PRWC}	95		100		120		ns	35
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		20		30	ns	15, 33
Output enable time	t^1_{OE}		20		20		30	ns	33
Access time from column address	t^1_{AA}		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^1_{CPA}		40		45		50	ns	33
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	t^1_{RASP}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	20		20		25		ns	40
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	50		55		60		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	20	100,000	20	100,000	30	100,000	ns	39
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	70		80		100		ns	32
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		10		ns	16, 36
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	t^1_{CP}	10		10		10		ns	36
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	45	20	50	25	60	ns	17, 31
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^1_{CRP}	5		5		5		ns	32
Row address set-up time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	t^1_{RAD}	15	35	15	40	15	50	ns	18
Column address set-up time	t^1_{ASC}	0		0		0		ns	31
Column address hold time	t^1_{CAH}	15		15		15		ns	31
Column address hold time (referenced to $\overline{\text{RAS}}$)	t^1_{AR}	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	t^1_{RAL}	35		40		50		ns	
Read command set-up time	t^1_{RCS}	0		0		0		ns	26, 31
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^1_{RCH}	0		0		0		ns	19, 26, 32
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	t^1_{CLZ}	0		0		0		ns	33

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	15	0	15	0	20	ns	20, 29, 33
Output disable time	t_{OD}		10		12		20	ns	29, 41
Write command setup time	t_{WCS}	0		0		0		ns	21, 26, 31
Write command hold time	t_{WCH}	15		15		15		ns	26, 40
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	50		55		65		ns	26
Write command pulse width	t_{WP}	10		10		15		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		20		ns	26, 32
Data-in setup time	t_{DS}	0		0		0		ns	22, 33
Data-in hold time	t_{DH}	15		15		20		ns	22, 33
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	50		55		65		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	90		100		125		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	60		65		80		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	45		45		60		ns	21, 31
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	28
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CSR}	10		10		10		ns	5, 31
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t_{CHR}	10		10		10		ns	5, 32
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26, 27
MASKED WRITE command to $\overline{\text{RAS}}$ hold time	t_{WRH}	15		15		15		ns	26, 27
Mask data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26, 27
Mask data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26, 27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	10		10		20		ns	28
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during hidden refresh cycle	t_{ORD}	0		0		0		ns	
Last $\overline{\text{CAS}}$ going low to first $\overline{\text{CAS}}$ to return high	t_{CLCH}	10		10		10		ns	34

NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates.

5. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is assured.


NOTES

- DRAM**
7. An initial pause of 100 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
 8. AC characteristics assume $t_T = 5\text{ns}$.
 9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
 10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
 11. If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
 12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
 13. Measured with a load equivalent to 2 TTL gates and 50pF.
 14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
 15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
 16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
 17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
 18. Operation within the t_{RAD} limit ensures that $t_{\text{RCD}}(\text{MAX})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
 19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
 20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition, not a reference to V_{OH} or V_{OL} .
 21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE-WRITE ($\overline{\text{OE}}$ Controlled) cycle.
 22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
 23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE-WRITE or READ-MODIFY-WRITE operation is not possible.
 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
 25. All other inputs at $V_{cc} - 0.2V$.
 26. Write command is defined as either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ or both going LOW on the MT4C16256/8. Write command is defined as $\overline{\text{WE}}$ going LOW on the MT4C16257/9.
 27. MT4C16258/9 only.
 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{HIGH})$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after $t_{\text{OE}}(\text{HIGH})$ is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
 29. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH first, $\overline{\text{OE}}$ becomes a don't care. If $\overline{\text{OE}}$ goes HIGH and $\overline{\text{CAS}}$ stays LOW, $\overline{\text{OE}}$ is not a don't care; and the DQs will provide the previously read data if $\overline{\text{OE}}$ is taken back LOW (while $\overline{\text{CAS}}$ remains LOW).
 30. Notes 31 through 41 apply to MT4C16257/9 only (*):
 31. *The first $\overline{\text{CAS}}_x$ edge to transition low.
 32. *The last $\overline{\text{CAS}}_x$ edge to transition high.
 33. *Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input; DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ1-DQ8 by $\overline{\text{CAS}}_H$.
 34. *Last falling $\overline{\text{CAS}}_x$ edge to first rising $\overline{\text{CAS}}_x$ edge.
 35. *Last rising $\overline{\text{CAS}}_x$ edge to next cycle's last rising $\overline{\text{CAS}}_x$ edge.
 36. *Last rising $\overline{\text{CAS}}_x$ edge to first falling $\overline{\text{CAS}}_x$ edge.
 37. *First DQs controlled by the first $\overline{\text{CAS}}_x$ to go LOW.
 38. *Last DQs controlled by the last $\overline{\text{CAS}}_x$ to go HIGH.
 39. *Each $\overline{\text{CAS}}_x$ must meet minimum pulse width.
 40. *Last $\overline{\text{CAS}}_x$ to go LOW.
 41. *All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CAS}}_H$

READ CYCLE




EARLY-WRITE CYCLE




NOTE: 1. Applies to MT4C16258 and MT4C16259 only. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE: \overline{WE} HIGH at \overline{RAS} time. The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE: \overline{WE} LOW at \overline{RAS} time. \overline{WEL} , \overline{WEH} and DQ inputs on MT4C16256 and MT4C16257 are "don't care" at \overline{RAS} time.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



FAST PAGE-MODE READ CYCLE




 DONT CARE
 UNDEFINED

NOTE: 1. Applies to MT4C16258 and MT4C16259 only. \overline{WE} selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE: WE HIGH at RAS time. The DQ inputs provide the mask data at RAS time for a MASKED WRITE: WE LOW at RAS time. WEL, WEH and DQ inputs on MT4C16256 and MT4C16257 are "don't care" at RAS time.


RAS ONLY REFRESH CYCLE

(ADDR = A₀ - A₇, \overline{OE} ; \overline{WEL} , \overline{WEH} or \overline{WE} = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE

(A₀ - A₇; \overline{WEL} , \overline{WEH} or \overline{WE} , and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE

(\overline{WEL} , \overline{WEH} or \overline{WE} = HIGH; \overline{OE} = LOW)²⁴



DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS.....	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION.....	9
MILITARY INFORMATION	10
PACKAGE INFORMATION.....	11
SALES INFORMATION.....	12

DRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package			Process	Page
				Standby	Active	SIP	SIMM	ZIP		
256K x 8	Fast Page Mode	MT2D2568	70, 80, 100, 120	6mW	350mW	30	30	-	CMOS	2-1
1 Meg x 8	Fast Page Mode	MT8D18	70, 80, 100	24mW	1,400mW	30	30	-	CMOS	2-11
1 Meg x 8	Fast Page Mode	MT2D18	60, 70, 80, 100	5mW	450mW	30	30	-	CMOS	2-21
4 Meg x 8	Fast Page Mode	MT8D48	60, 70, 80	24mW	1,800mW	30	30	-	CMOS	2-31
256K x 9	Fast Page/Page Mode	MT3D2569	70, 80, 100, 120	9mW	625mW	30	30	-	C/NMOS	2-41
1 Meg x 9	Fast Page Mode	MT9D19	70, 80, 100	27mW	1,575mW	30	30	-	CMOS	2-51
1 Meg x 9	Fast Page Mode	MT3D19	70, 80, 100	9mW	625mW	30	30	-	CMOS	2-61
4 Meg x 9	Fast Page Mode	MT9D49	60, 70, 80	27mW	2,025mW	30	30	-	CMOS	2-71
256K x 32	Fast Page Mode	MT8D25632	70, 80, 85, 100	24mW	1,400mW	-	72	72	CMOS	2-81
512K x 32	Fast Page Mode	MT16D51232	70, 80, 85, 100	48mW	2,800mW	-	72	72	CMOS	2-91
1 Meg x 32	Fast Page Mode	MT8D132	70, 80, 100	24mW	1,800mW	-	72	72	CMOS	2-101
2 Meg x 32	Fast Page Mode	MT16D232	70, 80, 100	48mW	3,600mW	-	72	72	CMOS	2-111
256K x 36	Fast Page Mode	MT9D25636	70, 80, 85, 100	27mW	1,515mW	-	72	72	CMOS	2-121
256K x 36	Fast Page Mode	MT10D25636	70, 80, 85, 100	30mW	1,750mW	-	72	72	CMOS	2-131
512K x 36	Fast Page Mode	MT18D51236	70, 80, 85, 100	54mW	3,150mW	-	72	72	CMOS	2-141
512K x 36	Fast Page Mode	MT20D51236	70, 80, 85, 100	60mW	1,780mW	-	72	72	CMOS	2-151
1 Meg x 36	Fast Page Mode	MT9D136	70, 80, 100	27mW	2,175mW	-	72	72	CMOS	2-161
2 Meg x 36	Fast Page Mode	MT18D236	70, 80, 100	54mW	4,500mW	-	72	72	CMOS	2-171

DRAM MODULE

256K x 8 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 30-pin single-in-line memory module
- High-performance, CMOS silicon gate process
- Single 5V ±10% power supply
- Low power, 6mW standby; 350mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Optional FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms

OPTIONS


- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10
 - 120ns access -12

MARKING

- Packages

Leadless 30-pin SIMM	M
Leaded 30-pin SIP	N

PIN ASSIGNMENT (Top View)



GENERAL DESCRIPTION

The MT2D2568 is a randomly accessed solid-state memory containing 262,144 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY-WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.


FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row address (A0-A8)

defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-8
					'R	'C	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	Vcc	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1	
Input Low (Logic 0) Voltage, All Inputs	VIL	-2.0	0.8	V	1, 22	
INPUT LEAKAGE Any Input 0V ≤ VIN ≤ Vcc (All other pins not under test = 0V)	AI-A8, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	II	-4	4	μA	
OUTPUT LEAKAGE (Q is disabled, 0V ≤ VOUT ≤ Vcc)	DQ1-8	Ioz	-12	12	μA	
OUTPUT LEVELS Output High (Logic 1) Voltage (IOUT = -5mA)	VOH	2.4		V	1	
Output Low (Logic 0) Voltage (IOUT = 5mA)	VOL		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-7	-8	-10	-12		
STANDBY CURRENT: TTL Input Levels (RAS = CAS = VIH)	Icc1	4	4	4	4	mA	
STANDBY CURRENT: CMOS Input Levels (RAS = CAS = Vcc - 0.2V)	Icc2	2	2	2	2	mA	
OPERATING CURRENT (RAS and CAS = Cycling; tRC = tRC (MIN))	Icc3	160	140	120	100	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE (RAS = VIL; CAS = Cycling; tPC = tPC (MIN))	Icc4	120	100	80	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY (RAS = Cycling; CAS = VIH; tRC = tRC (MIN))	Icc5	160	140	120	100	mA	3, 4
REFRESH CURRENT: CAS-BEFORE-RAS	Icc6	160	140	120	100	mA	3, 4

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: AI-A8	CI1		10	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	CI2		14	pF	18
Input/Output Capacitance: DQ	CIo		14	pF	18

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

A.C. CHARACTERISTICS		-7		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	135		150		180		220		ns	
READ-WRITE cycle time	t^1_{RWC}	n/a		n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	40		45		55		70		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t^1_{PRWC}	n/a		n/a		n/a		n/a		n/a	21
Access time from RAS	t^1_{RAC}		70		80		100		120	ns	14
Access time from CAS	t^1_{CAC}		20		20		25		30	ns	15
Output Enable	t^1_{OE}		20		20		25		30	ns	
Access time from column address	t^1_{AA}		35		40		50		60	ns	
Access time from CAS precharge	t^1_{CPA}		35		40		50		65	ns	
RAS pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	120	100,000	ns	
RAS pulse width (FAST PAGE MODE)	t^1_{RASP}	70	100,000	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	t^1_{RSH}	20		20		25		30		ns	
RAS precharge time	t^1_{RP}	50		60		70		90		ns	
CAS pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	30	100,000	ns	
CAS hold time	t^1_{CSH}	70		80		100		120		ns	
CAS precharge time	t^1_{CPN}	10		10		15		20		ns	16
CAS precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		15		ns	
RAS to CAS delay time	t^1_{RCD}	20	50	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	t^1_{CRP}	5		5		5		10		ns	
Row address setup time	t^1_{ASR}	0		0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		15		ns	
RAS to column address delay time	t^1_{RAD}	15	35	15	40	20	50	20	60	ns	18
Column address setup time	t^1_{ASC}	0		0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		25		ns	
Column address hold time (referenced to RAS)	t^1_{AR}	55		60		70		85		ns	
Column address to RAS lead time	t^1_{RAL}	35		40		50		60		ns	
Read command setup time	t^1_{RCS}	0		0		0		0		ns	
Read command hold time (referenced to CAS)	t^1_{RCH}	0		0		0		0		ns	19
Read command hold time (referenced to RAS)	t^1_{RRH}	0		0		0		0		ns	19
CAS to output in Low-Z	t^1_{CLZ}	0		0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	0	35	ns	20
Output Disable	t_{OD}		20		20		20		20	ns	
\overline{WE} command setup time	t_{WCS}	0		0		0		0		ns	
Write command hold time	t_{WCH}	15		15		20		25		ns	
Write command hold time (referenced to RAS)	t_{WCR}	55		60		75		85		ns	
Write command pulse width	t_{WP}	15		15		20		25		ns	
Write command to RAS lead time	t_{RWL}	20		20		25		30		ns	
Write command to \overline{CAS} lead time	t_{CWL}	20		20		25		30		ns	
Data-in setup time	t_{DS}	0		0		0		0		ns	
Data-in hold time	t_{DH}	15		15		20		25		ns	
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		75		90		ns	
RAS to \overline{WE} delay time	t_{RWD}	n/a		n/a		n/a		n/a		n/a	21
Column address to \overline{WE} delay time	t_{AWD}	n/a		n/a		n/a		n/a		n/a	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	n/a		n/a		na		n/a		n/a	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	3	50	ns	5, 16
Refresh period (512 cycles)	t_{REF}		8		8		8		8	ms	20
RAS to \overline{CAS} precharge time	t_{RPC}	0		0		0		0		ns	19
\overline{CAS} setup time (CAS-BEFORE-RAS REFRESH)	t_{CSR}	10		10		10		10		ns	19
\overline{CAS} hold time (CAS-BEFORE-RAS REFRESH)	t_{CHR}	15		15		15		15		ns	19
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	n/a		n/a		n/a		n/a		n/a	21


NOTES


1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I_{\text{dt}}/d_v$ with $d_v = 3\text{V}$ and $V_{\text{CC}} = 5\text{V}$.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1 and U2.
22. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈ ; and WE = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

1 MEG x 8 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 30-pin single-in-line package
- High-performance CMOS silicon gate process
- Single 5V ±10% power supply
- Low power, 24mW standby; 1400mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS


- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- Packages

Leadless 30-pin SIMM	M
Leaded 30-pin SIP	N

PIN ASSIGNMENT (Top View)



GENERAL DESCRIPTION


The MT8D18 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Early WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9)

defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycles (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1 - U8 = MT4C1024DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-8
					t _R	t _A	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V _{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1	
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 25	
INPUT LEAKAGE: Any Input 0V ≤ V _{IN} ≤ V _{CC} , (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}9$	I _I	-2	2	μA	
	A0-A9, $\overline{\text{RAS}}$, WE	I _I	-16	16	μA	
OUTPUT LEAKAGE: (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	Q9	I _{OZ}	-10	10	μA	
	DQ1-8	I _{OZ}	-12	12	μA	
OUTPUT LEVELS						
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1	
Output Low Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: TTL input levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	16	16	16	mA	
STANDBY CURRENT: CMOS Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	8	8	8	mA	
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$; t _{RC} = t _{RC} (MIN))	I _{CC3}	640	560	480	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{Cycling}$; t _{PC} = t _{PC} (MIN))	I _{CC4}	480	400	320	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$; t _{RC} = t _{RC} (MIN))	I _{CC5}	640	560	480	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$; t _{RC} = t _{RC} (MIN))	I _{CC6}	640	560	480	mA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		45	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE	C _{I2}		63	pF	2
Input/Output Capacitance: DQ	C _{IO}		12	pF	2

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	130		150		180		ns	
READ-WRITE cycle time	t^1_{RWC}	n/a		n/a		n/a		n/a	24
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	40		40		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t^1_{PRWC}	n/a		n/a		n/a		n/a	24
Access time from RAS	t^1_{RAC}		70		80		100	ns	14
Access time from CAS	t^1_{CAC}		20		20		25	ns	15
Access time from column address	t^1_{AA}		35		40		50	ns	
Access time from CAS precharge	t^1_{CPA}		35		40		50	ns	
RAS pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (FAST PAGE MODE)	t^1_{RASP}	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	t^1_{RSH}	20		20		25		ns	
RAS precharge time	t^1_{RP}	50		60		70		ns	
CAS pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	t^1_{CSH}	70		80		100		ns	
CAS precharge time	t^1_{CPN}	10		10		15		ns	16
CAS precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
RAS to CAS delay time	t^1_{RCD}	20	60	20	60	25	75	ns	17
CAS to RAS precharge time	t^1_{CRP}	5		5		5		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		ns	
RAS to column address delay time	t^1_{RAD}	15	40	15	40	20	50	ns	18
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		ns	
Column address hold time (referenced to RAS)	t^1_{AR}	55		60		70		ns	
Column address to RAS lead time	t^1_{RAL}	35		40		50		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time (referenced to CAS)	t^1_{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t^1_{RRH}	0		0		0		ns	19

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-7		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t^{OFF}	0	20	0	20	0	20	ns	20
WE command setup time	t^{WCS}	0		0		0		ns	
Write command hold time	t^{WCH}	15		15		20		ns	
Write command hold time (referenced to RAS)	t^{WCR}	55		60		75		ns	
Write command pulse width	t^{WP}	15		15		20		ns	
Write command to RAS lead time	t^{RWL}	20		20		25		ns	
Write command to CAS lead time	t^{CWL}	20		20		25		ns	
Data-in setup time	t^{DS}	0		0		0		ns	21
Data-in hold time	t^{DH}	15		15		20		ns	21
Data-in hold time (referenced to RAS)	t^{DHR}	55		60		75		ns	
RAS to WE delay time	t^{RWD}	n/a		n/a		n/a		n/a	25
Column address to WE delay time	t^{AWD}	n/a		n/a		n/a		n/a	25
CAS to WE delay time	t^{CWD}	n/a		n/a		n/a		n/a	25
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^{REF}		8		8		8	ms	
RAS to CAS precharge time	t^{RPC}	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	t^{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS REFRESH)	t^{CHR}	15		15		15		ns	5
OE hold time from WE during READ-MODIFY-WRITE cycle	t^{OEH}	n/a		n/a		n/a		n/a	25

NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
23. All other inputs equal $V_{CC} - 0.2V$.
24. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.
25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than $-1.5V$ for a period of less than $20ns$ and the signal's total duration is $25ns$ or less; or a $-0.3V$ signal of any duration is presented (DC).

DRAM MODULE

READ CYCLE




EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²²



DRAM MODULE

1 MEG x 8 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 30-pin, single-in-line memory module
- High-performance, CMOS silicon gate process
- Single 5V $\pm 10\%$ power supply
- Low power, 5mW standby; 450mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Optional FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms

OPTIONS


- Timing
 - 60ns access
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- Packages
 - Leadless 30-pin SIMM
 - Leaded 30-pin SIP

- 6
- 7
- 8
- 10

M
N



GENERAL DESCRIPTION

The MT2D18 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Early WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.


FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row address (A0-A9)

defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



U1, U2 = MT4C4001DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-8
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature-55°C to +150°C
 Power Dissipation 2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Any Input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	A0-A9, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	I _I	-4	4	μA
OUTPUT LEAKAGE (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	DQ1-DQ8	I _{OZ}	-12	12	μA
OUTPUT LEVELS Output High (Logic 1) Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low (Logic 0) Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-6	-7	-8	-10		
STANDBY CURRENT: TTL Input Levels ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{IH})	I _{CC1}	4	4	4	4	mA	
STANDBY CURRENT: CMOS Input Levels ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{CC} -0.2V)	I _{CC2}	2	2	2	2	mA	
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; ¹ RC = ¹ RC (MIN))	I _{CC3}	220	200	180	160	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}}$ = V _{IL} ; $\overline{\text{CAS}}$ = Cycling; ¹ PC = ¹ PC (MIN))	I _{CC4}	160	140	120	100	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}}$ = V _{IH} ; ¹ RC = ¹ RC (MIN))	I _{CC5}	220	200	180	160	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$	I _{CC6}	220	200	180	160	mA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		10	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		14	pF	18
Input/Output Capacitance: DQ	C _{IO}		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		180		ns	
READ-WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a		n/a	21
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20		25	ns	15
Access time from column address	^t AA		30		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	15	45	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		5		ns	
Row address setup time	^t ASR	0		0		0		0		ns	
Row address hold time	^t RAH	10		10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	30	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	10		15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		50		ns	
Read command setup time	^t RCS	0		0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	0	20	ns	20
\overline{WE} command setup time	t_{WCS}	0		0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		70		ns	
Write command pulse width	t_{WP}	10		15		15		20		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		25		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		0		ns	
Data-in hold time	t_{DH}	10		15		15		20		ns	
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		70		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	n/a		n/a		n/a		n/a		n/a	21
Column address to \overline{WE} delay time	t_{AWD}	n/a		n/a		n/a		n/a		n/a	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	n/a		n/a		n/a		n/a		n/a	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	3	50	ns	5, 16
Refresh period (512 cycles)	t_{REF}		16		16		16		16	ms	20
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		0		ns	19
\overline{CAS} setup time (\overline{CAS} -BEFORE- \overline{RAS} REFRESH)	t_{CSR}	10		10		10		10		ns	19
\overline{CAS} hold time (\overline{CAS} -BEFORE- \overline{RAS} REFRESH)	t_{CHR}	15		15		15		15		ns	19
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	n/a		n/a		n/a		n/a		n/a	21


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} REFRESH cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1 and U2.

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₉ ; $\overline{\text{WE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₉ and $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH) ²⁰



DRAM MODULE

4 MEG x 8 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 30-pin single-in-line package
- High-performance CMOS silicon gate process
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 24mW standby; 1,800mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

- Packages


Leadless 30-pin SIMM	M
Leaded 30-pin SIP	N

GENERAL DESCRIPTION

The MT8D48 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode, while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. EARLY-WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$


PIN ASSIGNMENT (Top View)



followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 16ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT4C1004DJ

TRUTH TABLE

Function		RAS	CAS	CAS9	WE	Addresses		DQ1-8
						t _R	t _A	
Standby		H	X	X	X	X	X	High Impedance
READ		L	L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	L	ROW	COL	Valid Data In
CAS-BEFORE- RAS REFRESH		Standard	H→L	L	L	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, TA(Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	8W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input: 0V ≤ VIN ≤ 6.5V (All other pins not under test = 0V)	A0-A10, WE, CAS, RAS II	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ VOUT ≤ 5.5V)	DQ1-DQ8 IOZ	-12	12	μA	
OUTPUT LEVELS Output High Voltage (IOUT = -5mA)	VOH	2.4		V	
Output Low Voltage (IOUT = 4.2mA)	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT (TTL) (RAS = CAS = VIH)	Icc1	16	16	16	mA	
STANDBY CURRENT (CMOS) (RAS = CAS = Vcc - 0.2V)	Icc2	8	8	8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc3	880	800	720	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: tPC = tPC (MIN))	Icc4	640	560	480	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: tRC = tRC (MIN))	Icc5	880	800	720	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: tRC = tRC (MIN))	Icc6	880	800	720	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		45	pF	2
Input Capacitance: RAS, WE	C _{I2}		63	pF	2
Output Capacitance: Q	C _O		7	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	24
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	24
Access time from RAS	^t RAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		40		40		45	ns	25
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	45		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
RAS to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	^t AR	50		55		60		ns	
Column address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
WE command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{cc} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^1WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	t^1WCR	45		55		60		ns	
Write command pulse width	t^1WP	10		15		15		ns	
Write command to RAS lead time	t^1RWL	15		20		20		ns	
Write command to CAS lead time	t^1CWL	20		20		20		ns	
Data-in setup time	t^1DS	0		0		0		ns	21
Data-in hold time	t^1DH	10		15		15		ns	21
Data-in hold time (referenced to RAS)	t^1DHR	45		55		60		ns	
RAS to WE delay time	t^1RWD	n/a		n/a		n/a		n/a	24
Column address to WE delay time	t^1AWD	n/a		n/a		n/a		n/a	24
CAS to WE delay time	t^1CWD	n/a		n/a		n/a		n/a	24
Transition time (rise or fall)	t^1T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t^1REF		16		16		16	ms	
RAS to CAS precharge time	t^1RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	t^1CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS REFRESH)	t^1CHR	15		15		15		ns	5


NOTES



1. All voltages referenced to Vss.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dl}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
23. All other inputs equal $V_{CC} - 0.2V$.
24. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; A₁₀ and WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₁₀ and WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²³



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

256K x 9 DRAM

FAST PAGE MODE/PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 30-pin single-in-line memory module
- High-performance, CMOS silicon gate process
- Single 5V ±10% power supply
- Low power, 9mW standby; 625mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Optional FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10
 - 120ns access -12

- Access Mode
 - FAST PAGE MODE P
 - PAGE MODE NONE


- Packages
 - Leadless 30-pin SIMM M
 - Leaded 30-pin SIP N

MARKING


P
NONE
M
N

PIN ASSIGNMENT (Top View)

30-Pin SIMM
(I-2)



30-Pin SIP
(H-2)



GENERAL DESCRIPTION


The MT3D2569 is a randomly accessed solid-state memory containing 262,144 words organized in a x9 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 18 address bits, which are entered nine bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first nine bits and $\overline{\text{CAS}}$ the latter nine bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY-WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row address (A0-A8)

defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) so executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	CAS9	WE	Addresses		DQ1-8, D9, Q9
						t'R	t'C	
Standby		H	X	X	X	X	X	High Impedance
READ		L	L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Valid Data In
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Valid Data Out
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 3W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V _{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1	
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE Any Input 0V ≤ V _{IN} ≤ V _{CC} , (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}_9$	I _I	-2	2	μA	
	A0-A8, $\overline{\text{RAS}}$, $\overline{\text{WE}}$	I _I	-6	6	μA	
OUTPUT LEAKAGE (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	Q9	I _{OZ}	-10	10	μA	
	DQ1-DQ8	I _{OZ}	-12	12	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	1	
Output High (Logic 1) Voltage (I _{OUT} = -5mA)						
Output Low (Logic 0) Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX				UNITS	NOTES
		-7	-8	-10	-12		
STANDBY CURRENT: TTL Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	6	6	6	6	mA	
STANDBY CURRENT: CMOS Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	3	3	3	3	mA	
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{RC} = t_{RC}(\text{MIN})$)	I _{CC3}	240	210	180	150	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ = Cycling; $t_{PC} = t_{PC}(\text{MIN})$)	I _{CC4}	180	150	120	90	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{IH}$; $t_{RC} = t_{RC}(\text{MIN})$)	I _{CC5}	240	210	180	150	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{RC} = t_{RC}(\text{MIN})$)	I _{CC6}	240	210	180	150	mA	3, 4

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		15	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		27	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Input/Output Capacitance: DQ	C _{I0}		12	pF	18
Output Capacitance: Q	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

A.C. CHARACTERISTICS		-7		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	135		150		180		220		ns	
READ-WRITE cycle time	t_{RWC}	n/a		n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	40		45		55		70		ns	
PAGE-MODE READ or WRITE cycle time	t_{PC}	n/a		n/a		90		100		ns	
Access time from \overline{RAS}	t_{RAC}		70		80		100		120	ns	14
Access time from \overline{CAS} (FAST PAGE MODE)	t_{CAC}		20		20		25		30	ns	15
Access time from \overline{CAS} (PAGE MODE)	t_{CAC}		n/a		n/a		50		60	ns	
Output Enable	t_{OE}		20		20		25		30	ns	
Access time from column address	t_{AA}		35		40		50		60	ns	
Access time from \overline{CAS} precharge	t_{CPA}		35		40		50		65	ns	
\overline{RAS} pulse width	t_{RAS}	70	100,000	80	100,000	100	100,000	120	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	t_{RASP}	70	100,000	80	100,000	100	100,000	120	100,000	ns	
\overline{RAS} hold time	t_{RSH}	20		20		25		30		ns	
\overline{RAS} precharge time	t_{RP}	50		60		70		90		ns	
\overline{CAS} pulse width	t_{CAS}	20	100,000	20	100,000	25	100,000	30	100,000	ns	
\overline{CAS} hold time	t_{CSH}	70		80		100		120		ns	
\overline{CAS} precharge time	t_{CPN}	10		10		15		20		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	t_{CP}	10		10		10		15		ns	
\overline{CAS} precharge time (PAGE MODE)	t_{CP}	n/a		n/a		30		30		ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	50	20	60	25	75	25	90	ns	17
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		10		ns	
Row address setup time	t_{ASR}	0		0		0		0		ns	
Row address hold time	t_{RAH}	10		10		15		15		ns	
\overline{RAS} to column address delay time	t_{RAD}	15	35	15	40	20	50	20	60	ns	18
Column address setup time	t_{ASC}	0		0		0		0		ns	
Column address hold time	t_{CAH}	15		15		20		25		ns	
Column address hold time (referenced to \overline{RAS})	t_{AR}	55		60		70		85		ns	
Column address to \overline{RAS} lead time	t_{RAL}	35		40		50		60		ns	
Read command setup time	t_{RCS}	0		0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	t_{RCH}	0		0		0		0		ns	19
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		0		ns	19
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	0	35	ns	20
Output Disable	t_{OD}		20		20		20		20	ns	
WE command setup time	t_{WCS}	0		0		0		0		ns	
Write command hold time	t_{WCH}	15		15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	55		60		75		85		ns	
Write command pulse width	t_{WP}	15		15		20		25		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		25		30		ns	
Write command to CAS lead time	t_{CWL}	20		20		25		30		ns	
Data-in setup time	t_{DS}	0		0		0		0		ns	
Data-in hold time	t_{DH}	15		15		20		25		ns	
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	55		60		75		90		ns	
RAS to WE delay time	t_{RWD}	n/a		n/a		n/a		n/a		n/a	21
Column address to WE delay time	t_{AWD}	n/a		n/a		n/a		n/a		n/a	21
CAS to WE delay time	t_{CWD}	n/a		n/a		n/a		n/a		n/a	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	3	50	ns	5, 16
Refresh period (512 cycles)	t_{REF}		8		8		8		8	ms	20
RAS to CAS precharge time	t_{RPC}	0		0		0		0		ns	19
CAS setup time (CAS-BEFORE-RAS REFRESH)	t_{CSR}	10		10		10		10		ns	19
CAS hold time (CAS-BEFORE-RAS REFRESH)	t_{CHR}	15		15		15		15		ns	19
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	n/a		n/a		n/a		n/a		n/a	21


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I_{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1 and U2.
22. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₈ ; $\overline{\text{WE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈ and $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH)²⁰



DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

1 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 30-pin single-in-line package
- High-performance, CMOS silicon gate process
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 27mW standby; 1,575mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access


MARKING

- | | |
|-----------------------------|---|
| • Packages | |
| Leadless 30-pin SIMM | M |
| Leadless 30-pin SIMM (Gold) | G |
| Leaded 30-pin SIP | N |

GENERAL DESCRIPTION

The MT9D19 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x9 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY-WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9)




defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 8ms, regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



U1-U9 = MT4C1024DJ

TRUTH TABLE

Function		RAS	CAS	CAS9	WE	Addresses		DQ1-8, D9, Q9
						t'R	t'A	
Standby		H	X	X	X	X	X	High Impedance
READ		L	L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-2.0	0.8	V	1, 25
INPUT LEAKAGE: Any Input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}9$	I _I	-2	2	μA
	A0-A9, $\overline{\text{RAS}}$, $\overline{\text{WE}}$	I _I	-18	18	μA
OUTPUT LEAKAGE: (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	Q9	I _{OZ}	-10	10	μA
	DQ1-8	I _{OZ}	-12	12	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	1
Output Low Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: TTL Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	18	18	18	mA	
STANDBY CURRENT: CMOS Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	9	9	9	mA	
OPERATING CURRENT: ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; t _{RC} = t _{RC} (MIN))	I _{CC3}	720	630	540	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ = Cycling; t _{PC} = t _{PC} (MIN))	I _{CC4}	540	450	360	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{IH}$; t _{RC} = t _{RC} (MIN))	I _{CC5}	720	630	540	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; t _{RC} = t _{RC} (MIN))	I _{CC6}	720	630	540	mA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		45	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		63	pF	2
Input Capacitance: D	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		12	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	25
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	25
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	60	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	40	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time (referenced to RAS)	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to RAS lead time	t_{RWL}	20		20		25		ns	
Write command to CAS lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	21
Data-in hold time	t_{DH}	15		15		20		ns	21
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		75		ns	
RAS to WE delay time	t_{RWD}	n/a		n/a		n/a		n/a	24
Column address to WE delay time	t_{AWD}	n/a		n/a		n/a		n/a	24
CAS to WE delay time	t_{CWD}	n/a		n/a		n/a		n/a	24
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	t_{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS REFRESH)	t_{CHR}	15		15		15		ns	5
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	n/a		n/a		n/a		n/a	24


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = I_{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and \overline{WE} leading edge in late WRITE or READ-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
23. All other inputs equal $V_{CC} - 0.2V$.
24. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.
25. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than $-1.5V$ for a period of less than $20ns$ and the signal's total duration is $25ns$ or less; or a $-0.3V$ signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₈; A₉ and \overline{WE} = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²²



 DON'T CARE
 UNDEFINED

DRAM MODULE

1 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 30-pin single-in-line memory module
- High-performance, CMOS silicon gate process
- Single 5V $\pm 10\%$ power supply
- Low power, 9mW standby; 625mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Optional FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

Packages

- Leadless 30-pin SIMM
- Leadless 30-pin SIMM (Gold)
- Leaded 30-pin SIP

MARKING


- 7
- 8
- 10

M
G
N

GENERAL DESCRIPTION

The MT3D19 is a randomly accessed solid-state memory containing 1,048,576 words organized in a 9×9 configuration. During READ or WRITE cycles, each word is uniquely addressed through 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next CAS cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9)




DRAM MODULE

defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	CAS9	WE	Addresses		DQ1-8, D9, Q9
						t _R	t _C	
Standby		H	X	X	X	X	X	High Impedance
READ		L	L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature -55°C to +150°C
 Power Dissipation 3W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE Any Input 0V ≤ V _{IN} ≤ V _{cc} (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}9$	I _I	-2	2	μA
	A0-A9, $\overline{\text{RAS}}$, $\overline{\text{WE}}$	I _I	-6	6	μA
OUTPUT LEAKAGE (Q is disabled, 0V ≤ V _{OUT} ≤ V _{cc})	Q9	I _{OZ}	-10	10	μA
	DQ1-DQ8	I _{OZ}	-12	12	μA
OUTPUT LEVELS	V _{OH}	2.4		V	1
Output High (Logic 1) Voltage (I _{OUT} = -5mA)					
Output Low (Logic 0) Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: TTL Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{cc1}	6	6	6	mA	
STANDBY CURRENT: CMOS Input Levels ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{cc} - 0.2V$)	I _{cc2}	3	3	3	mA	
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$; ${}^1\text{RC} = {}^1\text{RC (MIN)}$)	I _{cc3}	280	250	220	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{Cycling}$; ${}^1\text{PC} = {}^1\text{PC (MIN)}$)	I _{cc4}	200	170	140	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}} = \text{Cycling}$; $\overline{\text{CAS}} = V_{IH}$; ${}^1\text{RC} = {}^1\text{RC (MIN)}$)	I _{cc5}	280	250	220	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}} = \text{Cycling}$; ${}^1\text{RC} = {}^1\text{RC (MIN)}$)	I _{cc6}	280	250	220	mA	3, 4

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		15	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		21	pF	18
Input Capacitance: D	C _{I3}		7	pF	18
Input/Output Capacitance: DQ	C _{I/O}		7	pF	18
Output Capacitance: Q	C _O		7	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ-WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		45		55		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	21
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Access time from column address	^t AA		35		40		50	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	55		60		70		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
	Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	20
	WE command setup time	t_{WCS}	0		0		0		ns	
	Write command hold time	t_{WCH}	15		15		20		ns	
	Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	55		60		70		ns	
	Write command pulse width	t_{WP}	15		15		20		ns	
	Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		25		ns	
	Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		25		ns	
	Data-in setup time	t_{DS}	0		0		0		ns	
	Data-in hold time	t_{DH}	15		15		20		ns	
	Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	55		60		70		ns	
	$\overline{\text{RAS}}$ to WE delay time	t_{RWD}	n/a		n/a		n/a		n/a	21
	Column address to WE delay time	t_{AWD}	n/a		n/a		n/a		n/a	21
	$\overline{\text{CAS}}$ to WE delay time	t_{CWD}	n/a		n/a		n/a		n/a	21
	Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
	Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	20
	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	19
	$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS-BEFORE-RAS}}$ REFRESH)	t_{CSR}	10		10		10		ns	19
	$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ REFRESH)	t_{CHR}	15		15		15		ns	19
	OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	n/a		n/a		n/a		n/a	21


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} REFRESH cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1 and U2.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₉ ; $\overline{\text{WE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₉ and $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH)²⁰



DRAM MODULE

4 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 30-pin single-in-line package
- High-performance, CMOS silicon gate process
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 27mW standby; 2,025mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

- Packages


Leadless 30-pin SIMM	M
Leadless 30-pin SIMM (Gold)	G
Leaded 30-pin SIP	N

GENERAL DESCRIPTION

The MT9D49 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x9 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A10) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)




followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 16ms, regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



U1-U9 = MT4C1004DJ

TRUTH TABLE

Function		RAS	CAS	CAS9	WE	Addresses		DQ1-8, D9, Q9
						t'R	t'A	
Standby		H	X	X	X	X	X	High Impedance
READ		L	L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH	Standard	H→L	L	L	X	X	X	High Impedance

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ TA ≤ 70°C; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any Input: 0V ≤ VIN ≤ 6.5V (All other pins not under test = 0V)	A9, $\overline{\text{CAS}}9$	II	-2	2	μA
	A0-A10, $\overline{\text{WE}}$, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$	II	-18	18	μA
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ 5.5V)	Q9	Ioz	-10	10	μA
	DQ1-DQ8	Ioz	-12	12	μA
OUTPUT LEVELS Output High Voltage (Iout = -5mA) Output Low Voltage (Iout = 4.2mA)	VOH	2.4		V	
	VOL		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	Icc1	18	18	18	mA	
STANDBY CURRENT (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	Icc2	9	9	9	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ (MIN))	Icc3	990	900	810	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t^1PC = t^1PC$ (MIN))	Icc4	720	630	540	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: $t^1RC = t^1RC$ (MIN))	Icc5	990	900	810	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ (MIN))	Icc6	990	900	810	mA	3

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		45	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{WE}}$	C _{I2}		63	pF	2
Input Capacitance: D9	C _{I3}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		12	pF	2
Output Capacitance: Q9	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	24
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	40		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	24
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		40		40		45	ns	25
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	15	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	10		15		15		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	20
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 5.0V ± 10%)

A.C. CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	¹ WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	¹ WCR	45		55		60		ns	
Write command pulse width	¹ WP	10		15		15		ns	
Write command to RAS lead time	¹ RWL	15		20		20		ns	
Write command to CAS lead time	¹ CWL	15		20		20		ns	
Data-in setup time	¹ DS	0		0		0		ns	21
Data-in hold time	¹ DH	10		15		15		ns	21
Data-in hold time (referenced to RAS)	¹ DHR	45		55		60		ns	
RAS to WE delay time	¹ RWD	n/a		n/a		n/a		n/a	24
Column address to WE delay time	¹ AWD	n/a		n/a		n/a		n/a	24
CAS to WE delay time	¹ CWD	n/a		n/a		n/a		n/a	24
Transition time (rise or fall)	¹ T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	¹ REF		16		16		16	ms	
RAS to CAS precharge time	¹ RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	¹ CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS REFRESH)	¹ CHR	15		15		15		ns	5


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} refresh cycles (\overline{RAS} -ONLY or CBR with WE HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is high impedance.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
23. All other inputs equal V_{CC} -0.2V.
24. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.

READ CYCLE




EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; A₁₀ and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₁₀ and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²³



DRAM MODULE

256K x 32 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 24mW standby; 1,400mW active, typical
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 85ns access -85
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT8D25632 is a randomly accessed solid-state memory containing 262,144 words organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS}

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-5)



72-Pin ZIP (J-4)



PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	\overline{WE}	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	PRD1
14	A2	32	NC	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss


followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U8 = MT4C4256DJ

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		DQ1-32	
				tR	tC		
Standby	H	X	X	X	X	High Impedance	
READ	L	L	H	ROW	COL	Valid Data Out	
EARLY-WRITE	L	L	L	ROW	COL	Valid Data In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	High Impedance	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	High Impedance	

PRESENCE DETECT

SYMBOL	-7	-8	-85	-10
PRD1	NC	VSS	VSS	VSS
PRD2	NC	NC	NC	NC
PRD3	VSS	VSS	NC	VSS
PRD4	VSS	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any input: $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_I	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ32	I_{OZ}	-12	12	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling; $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}	640	560	480	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling; $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}	480	400	320	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	16	16	16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	8	8	8	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling; $\overline{CAS} = V_{IH}$)	I_{CC5}	640	560	480	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	640	560	480	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		40	pF	17
Input Capacitance: \overline{WE}	C_{I2}		56	pF	17
Input Capacitance: $\overline{RAS0}$	C_{I3}		28	pF	17
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS3}$	C_{I4}		14	pF	17
Input/Output Capacitance: DQ1-DQ32	C_{IO}		7	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8, -85		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	135		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	¹ PC	40		45		55		ns	6, 7
Access time from RAS	¹ RAC		70		80		100	ns	7, 8
Access time from CAS	¹ CAC		20		20		25	ns	7, 9
RAS pulse width	¹ RAS	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	¹ RSH	20		20		25		ns	
RAS precharge time	¹ RP	50		60		70		ns	
CAS pulse width	¹ CAS	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	¹ CSH	70		80		100		ns	
CAS precharge time	¹ CPN	10		10		15		ns	18
CAS precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	
RAS to CAS delay time	¹ RCD	20	40	20	60	25	75	ns	13
CAS to RAS setup time	¹ CRP	5		5		5		ns	
Row address setup time	¹ ASR	0		0		0		ns	
Row address hold time	¹ RAH	10		10		15		ns	
Column address setup time	¹ ASC	0		0		0		ns	
Column address hold time	¹ CAH	15		15		20		ns	
Column address hold time referenced to RAS	¹ AR	55		60		70		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time referenced to CAS	¹ RCH	0		0		0		ns	14
Read command hold time referenced to RAS	¹ RRH	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	0	20	0	20	0	20	ns	12
WE command setup time	¹ WCS	0		0		0		ns	
Write command hold time	¹ WCH	15		15		20		ns	
Write command hold time referenced to RAS	¹ WCR	55		60		75		ns	
Write command pulse width	¹ WP	15		15		20		ns	
Write command to RAS lead time	¹ RWL	20		20		25		ns	
Write command to CAS lead time	¹ CWL	20		20		25		ns	
Data-in setup time	¹ DS	0		0		0		ns	15
Data-in hold time	¹ DH	15		15		20		ns	15
Data-in hold time referenced to RAS	¹ DHR	55		60		75		ns	
Transition time (rise or fall)	¹ T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	¹ REF		8		8		8	ms	20
CAS hold time (CAS-before-RAS REFRESH)	¹ CHR	15		15		15		ns	19
CAS setup time (CAS-BEFORE-RAS REFRESH)	¹ CSR	10		10		10		ns	19
RAS to CAS precharge time	¹ RPC	0		0		0		ns	19


NOTES


1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I_{\text{dt}}/dv$ with $dv = 3\text{V}$ and $V_{\text{CC}} = 5\text{V}$.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U8.
22. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and $\overline{\text{WE}}$ = DON'T CARE)



$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈, $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

512K x 32 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 48mW standby; 2,800mW active, typical
- Refresh modes: \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 85ns access -85
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z


GENERAL DESCRIPTION

The MT16D51232 is a randomly accessed solid-state memory containing 524,288 words organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS} followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-6)



72-Pin ZIP (J-5)





PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	$\overline{CAS0}$	58	DQ29
5	DQ18	23	DQ22	41	$\overline{CAS2}$	59	Vcc
6	DQ3	24	DQ7	42	$\overline{CAS3}$	60	DQ30
7	DQ19	25	DQ23	43	$\overline{CAS1}$	61	DQ14
8	DQ4	26	DQ8	44	$\overline{RAS0}$	62	DQ31
9	DQ20	27	DQ24	45	$\overline{RAS1}$	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	\overline{WE}	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	NC	50	DQ25	68	PRD2
15	A3	33	$\overline{RAS3}$	51	DQ10	69	PRD3
16	A4	34	$\overline{RAS2}$	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4256DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-32
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-85	-10
PRD1	VSS	NC	NC	NC
PRD2	VSS	VSS	VSS	VSS
PRD3	NC	VSS	NC	VSS
PRD4	NC	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any Input: $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_i	-32	32	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-32	I_{OZ}	-24	24	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$) Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OH} V_{OL}	2.4	0.4	V	1	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: $t_{RC} = t_{RC}$ (MIN))	I_{CC1}	656	576	496	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: $t_{PC} = t_{PC}$ (MIN))	I_{CC2}	496	416	336	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	32	32	32	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	16	16	16	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$)	I_{CC5}	656	576	496	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	656	576	496	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		80	pF	17
Input Capacitance: \overline{WE}	C_{I2}		112	pF	17
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS3}$, $\overline{RAS0}$ - $\overline{RAS3}$	C_{I4}		28	pF	17
Input/Output Capacitance: DQ1-DQ32	C_{IO}		14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS	SYM	-7		-8, 85		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	135		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	¹ PC	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	¹ RAC		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	¹ CAC		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	¹ RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	¹ RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	¹ RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	¹ CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	¹ CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	¹ CPN	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	¹ CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	¹ RCD	20	40	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	¹ CRP	5		5		5		ns	
Row address setup time	¹ ASR	0		0		0		ns	
Row address hold time	¹ RAH	10		10		15		ns	
Column address setup time	¹ ASC	0		0		0		ns	
Column address hold time	¹ CAH	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	¹ AR	55		60		70		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	¹ RCH	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	¹ RRH	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	¹ WCS	0		0		0		ns	
Write command hold time	¹ WCH	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	¹ WCR	55		60		75		ns	
Write command pulse width	¹ WP	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	¹ RWL	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	¹ CWL	20		20		25		ns	
Data-in setup time	¹ DS	0		0		0		ns	15
Data-in hold time	¹ DH	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	¹ DHR	55		60		75		ns	
Transition time (rise or fall)	¹ T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	¹ REF		8		8		8	ms	20
$\overline{\text{CAS}}$ hold time (CAS-before-RAS REFRESH)	¹ CHR	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	¹ CSR	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	¹ RPC	0		0		0		ns	19


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to two TTL gates and $100pF$.
8. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I \cdot dt/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U16.
22. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

1 MEG x 32 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 24mW standby; 1,800mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT8D132 is a randomly accessed solid-state memory containing 1,048,576 words organized in a $\times 32$ configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits ($\overline{\text{A0}}$ - $\overline{\text{A9}}$) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address ($\overline{\text{A0}}$ - $\overline{\text{A9}}$) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-5)



72-Pin ZIP (J-4)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses ($\overline{\text{A0}}$ - $\overline{\text{A9}}$) are executed at least every 16ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U8 = MT4C4001DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-32
					t'R	t'C	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-10
PRD1	NC	VSS	NC
PRD2	VSS	VSS	NC
PRD3	VSS	NC	NC
PRD4	NC	VSS	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1	
INPUT LEAKAGE CURRENT Any input: $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_I	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ32	I_{OZ}	-12	12	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: $^1RC = ^1RC$ (MIN))	I_{CC1}	800	720	640	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: $^1PC = ^1PC$ (MIN))	I_{CC2}	560	480	400	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles MIN)	I_{CC3}	16	16	16	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles MIN All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	8	8	8	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling; $\overline{CAS} = V_{IH}$)	I_{CC5}	800	720	640	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	800	720	640	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		40	pF	17
Input Capacitance: \overline{WE}	C_{I2}		56	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C_{I3}		28	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS0}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		14	pF	17
Input/Output Capacitance: DQ1-DQ32	C_{IO}		7	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	^t PC	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	50	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	^t CRP	5		5		20		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	^t AR	55		60		70		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	^t RCH	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	^t RRH	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	^t WCR	55		60		75		ns	
Write command pulse width	^t WP	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	^t RWL	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	^t CWL	20		20		25		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	^t DHR	55		60		75		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	^t REF		16		16		16	ms	20
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	^t CHR	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	^t CSR	10		10		10		ns	19
$\overline{\text{RAS}}$ -to- $\overline{\text{CAS}}$ precharge time	^t RPC	0		0		0		ns	19


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} REFRESH cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3$ V and $V_{CC} = 5$ V.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U8.

READ CYCLE




EARLY-WRITE CYCLE






▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; $\overline{\text{WE}}$ = DON'T CARE)





$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₉, $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

2 MEG x 32 DRAM FAST PAGE MODE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High-performance, CMOS silicon gate process.
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 48mW standby; 3600mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access
- Packages
 - Leadless 72-pin SIMM
 - Leadless 72-pin SIMM (Gold)
 - Leaded 72-pin ZIP

MARKING

- 7
- 8
- 10
- M
- G
- Z

GENERAL DESCRIPTION

The MT16D232 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x32 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY-WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by CAS. CAS may

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-6)



72-Pin ZIP (J-5)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combination of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-32
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-10
PRD1	NC	VSS	NC
PRD2	NC	VSS	NC
PRD3	VSS	VSS	NC
PRD4	NC	NC	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 16W
 Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1	
INPUT LEAKAGE CURRENT Any Input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A9, \overline{WE}	I_I	-32	32	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ32	I_{OZ}	-24	24	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
OPERATING CURRENT (\overline{RAS} and $\overline{CAS} = \text{Cycling}$; $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}	816	736	656	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{Cycling}$; $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}	576	496	416	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	32	32	32	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	16	16	16	mA	
REFRESH CURRENT: \overline{RAS} -ONLY ($\overline{RAS} = \text{Cycling}$; $\overline{CAS} = V_{IH}$)	I_{CC5}	816	736	656	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and $\overline{CAS} = \text{Cycling}$)	I_{CC6}	816	736	656	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C_{I1}		80	pF	17
Input Capacitance: \overline{WE}	C_{I2}		112	pF	17
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS3}$, $\overline{RAS0}$ - $\overline{RAS3}$	C_{I4}		28	pF	17
Input/Output Capacitance: DQ1-DQ32	C_{IO}		14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	130		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	t_{PC}	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	t_{RAC}		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t_{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	50	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t_{CRP}	5		5		20		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		10		15		ns	
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	55		60		70		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t_{RCH}	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	t_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	55		60		75		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	t_{REF}		16		16		16	ms	20
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS-BEFORE-RAS}}$ REFRESH)	t_{CHR}	15		15		15		ns	19
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS-BEFORE-RAS}}$ REFRESH)	t_{CSR}	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	19


NOTES



1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ -ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3\text{V}$ and $V_{\text{CC}} = 5\text{V}$.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U16.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉, WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH) 20



 DON'T CARE
 UNDEFINED

DRAM MODULE

256K x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Common $\overline{\text{RAS}}$ control pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 27mW standby; 1,515mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 85ns access -85
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT9D25636 is a randomly accessed solid-state memory containing 262,144 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-7)



72-Pin ZIP (J-6)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	NC	50	DQ28	68	PRD2
15	A3	33	NC	51	DQ11	69	PRD3
16	A4	34	RAS0	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U4, U6-U9 = MT4C4256DJ
U5 = MT4C4259DJ

NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ parity DRAM, $\overline{\text{RAS0}}$ is common to all devices.

TRUTH TABLE

Function	RAS	CAS	WE	Addresses		DQ1-36	
				tR	tC		
Standby	H	X	X	X	X	High Impedance	
READ	L	L	H	ROW	COL	Valid Data Out	
EARLY-WRITE	L	L	L	ROW	COL	Valid Data In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH	L	H	X	ROW	n/a	High Impedance	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	High Impedance	

PRESENCE DETECT

SYMBOL	-7	-8	-85	-10
PRD1	NC	VSS	VSS	VSS
PRD2	NC	NC	NC	NC
PRD3	VSS	VSS	NC	VSS
PRD4	VSS	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any Input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_I	-18	18	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ36	I_{OZ}	-12	12	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and $\overline{CAS} = \text{Cycling}$; $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}	720	630	540	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{Cycling}$; $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}	540	450	360	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	18	18	18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	9	9	9	mA	
REFRESH CURRENT: \overline{RAS} -ONLY ($\overline{RAS} = \text{Cycling}$; $\overline{CAS} = V_{IH}$)	I_{CC5}	720	630	540	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and $\overline{CAS} = \text{Cycling}$)	I_{CC6}	720	630	540	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		45	pF	17
Input Capacitance: \overline{WE}	C_{I2}		63	pF	17
Input Capacitance: $\overline{RAS0}$	C_{I3}		63	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		21	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{IO}		7	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8, -85		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	135		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	^t PC	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	40	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	^t AR	55		60		70		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	^t RCH	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	^t RRH	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	^t WCR	55		60		75		ns	
Write command pulse width	^t WP	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	^t RWL	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	^t CWL	20		20		25		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	^t DHR	55		60		75		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	^t REF		8		8		8	ms	20
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS REFRESH)	^t CHR	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	^t CSR	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^t RPC	0		0		0		ns	19


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume t_T = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
10. If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, then access time is controlled exclusively by t_{CAC}.
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation C = I dt/dv with dv = 3V and V_{CC} = 5V.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP}. Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U9.
22. The device shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

256K x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 30mW standby; 1,750mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 85ns access
 - 100ns access

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT10D25636 is a randomly accessed solid-state memory containing 262,144 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$ followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-9)



72-Pin ZIP (J-8)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	NC	50	DQ28	68	PRD2
15	A3	33	NC	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U8 = MT4C4256DJ
U9 & U10 = MT4C4259DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-36
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-8S	-10
PRD1	NC	VSS	VSS	VSS
PRD2	NC	NC	NC	NC
PRD3	VSS	VSS	NC	VSS
PRD4	VSS	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 10W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any Input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) for each package input	A0-A8, \overline{WE}	I_{II}	-20	20	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) for each package input	DQ1-DQ36	I_{OZ}	-12	12	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}	800	700	600	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}	600	500	400	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	20	20	20	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	10	10	10	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$)	I_{CC5}	800	700	600	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	800	700	600	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		50	pF	17
Input Capacitance: \overline{WE}	C_{I2}		70	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C_{I3}		35	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		21	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{IO}		7	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{cc} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-7		-8, -85		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	135		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	t^1_{PC}	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	50	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t^1_{CRP}	5		5		5		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		ns	
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t^1_{AR}	55		60		70		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t^1_{RCH}	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	t^1_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	15
Data-in hold time	t^1_{DH}	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t^1_{DHR}	55		60		75		ns	
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	t^1_{REF}		8		8		8	ms	20
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^1_{CHR}	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^1_{CSR}	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		0		ns	19


NOTES



1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is high impedance.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I_{\text{dt}}/dv$ with $dv = 3\text{V}$ and $V_{\text{CC}} = 5\text{V}$.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U9.
22. The module shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

512K x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Common \overline{RAS} control per side pinout in a 72-pin single-in-line package
- High performance CMOS silicon gate process.
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 54mW standby; 3,150mW active, typical
- Refresh modes: \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 85ns access -85
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT18D51236 is a randomly accessed solid-state memory containing 524,288 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.


FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by \overline{RAS}

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-8)



72-Pin ZIP (J-7)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	RAS1	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	NC	50	DQ28	68	PRD2
15	A3	33	RAS1	51	DQ11	69	PRD3
16	A4	34	RAS0	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE, \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , or HIDDEN REFRESH) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1-U4, U6-U13, U15-U18 = MT4C4256DJ
U5, U14 = MT4C4259DJ

NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ parity DRAM, $\overline{\text{RAS0}}$ is common to side 1 and $\overline{\text{RAS1}}$ is common to side 2.

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-36
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-85	-10
PRD1	VSS	NC	NC	NC
PRD2	VSS	VSS	VSS	VSS
PRD3	NC	VSS	NC	VSS
PRD4	NC	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 18W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any Input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_i	-36	36	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ36	I_{OZ}	-24	24	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and $\overline{CAS} = \text{Cycling}$; $t_{RC} = t_{RC}(\text{MIN})$)	I_{CC1}	738	648	558	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{Cycling}$; $t_{PC} = t_{PC}(\text{MIN})$)	I_{CC2}	558	468	378	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	36	36	36	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	18	18	18	mA	
REFRESH CURRENT: \overline{RAS} -ONLY ($\overline{RAS} = \text{Cycling}$; $\overline{CAS} = V_{IH}$)	I_{CC5}	738	648	558	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and $\overline{CAS} = \text{Cycling}$)	I_{CC6}	738	648	558	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		90	pF	17
Input Capacitance: \overline{WE}	C_{I2}		126	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$	C_{I3}		63	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		42	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{I0}		14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8, -85		-10		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	135		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	t^1_{PC}	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	40	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t^1_{CRP}	5		5		5		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		ns	
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t^1_{AR}	55		60		70		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t^1_{RCH}	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	t^1_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	15
Data-in hold time	t^1_{DH}	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t^1_{DHR}	55		60		75		ns	
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	t^1_{REF}		8		8		8	ms	20
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS REFRESH)	t^1_{CHR}	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	t^1_{CSR}	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		0		ns	19


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3$ V and $V_{CC} = 5$ V.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U18.
22. The module shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₈, \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE
(\overline{WE} = HIGH)²⁰



- DON'T CARE
- UNDEFINED

DRAM MODULE

512K x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Industry standard pinout in a 72-pin single-in-line package
- High performance CMOS silicon gate process.
- Single 5V ±10% power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 60mW standby; 1,780mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh distributed across 8ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 85ns access
 - 100ns access

Packages

- Leadless 72-pin SIMM M
- Leadless 72-pin SIMM (Gold) G
- Leaded 72-pin ZIP Z

MARKING

- 7
- 8
- 85
- 10

GENERAL DESCRIPTION

The MT20D51236 is a randomly accessed solid-state memory containing 524,288 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-10)



72-Pin ZIP (J-9)





PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	RAS1	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	NC	50	DQ28	68	PRD2
15	A3	33	RAS3	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U16 = MT4C4256DJ
U17-20 = MT4C4259DJ

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-36
					t'R	t'C	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L→H	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L→H	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L→H	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L→H	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-85	-10
PRD1	VSS	NC	NC	NC
PRD2	VSS	VSS	VSS	VSS
PRD3	NC	VSS	NC	VSS
PRD4	NC	NC	VSS	VSS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 20W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-2.0	0.8	V	1, 22	
INPUT LEAKAGE CURRENT Any Input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) for each package input	A0-A8, \overline{WE}	I_i	-40	40	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) for each package input	DQ1-DQ36	I_{OZ}	-24	24	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$) Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OH} V_{OL}	2.4 0.4		V V	1	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8, -85	-10		
OPERATING CURRENT (\overline{RAS} and $\overline{CAS} = \text{Cycling}$; ${}^1RC = {}^1RC$ (MIN))	I_{CC1}	820	720	620	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{Cycling}$; ${}^1PC = {}^1PC$ (MIN))	I_{CC2}	620	520	420	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	40	40	40	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	20	20	20	mA	
REFRESH CURRENT: \overline{RAS} -ONLY ($\overline{RAS} = \text{Cycling}$; $\overline{CAS} = V_{IH}$)	I_{CC5}	820	720	620	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and $\overline{CAS} = \text{Cycling}$)	I_{CC6}	820	720	620	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		100	pF	17
Input Capacitance: \overline{WE}	C_{I2}		140	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, $\overline{RAS3}$	C_{I3}		35	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		42	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{IO}		14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10 %)

A.C. CHARACTERISTICS		-7		-8, -85		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	135		150		180		ns	6, 7
FAST PAGE MODE cycle time	^t PC	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	^t CRP	5		5		5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		15		ns	
Column address setup time	^t ASC	0		0		0		ns	
Column address hold time	^t CAH	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	^t AR	55		60		70		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	^t RCH	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	^t RRH	0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	^t WCR	55		60		75		ns	
Write command pulse width	^t WP	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	^t RWL	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	^t CWL	20		20		25		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	^t DHR	55		60		75		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	^t REF		8		8		8	ms	20
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS REFRESH)	^t CHR	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	^t CSR	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^t RPC	0		0		0		ns	19


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, data output is high impedance.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3\text{V}$ and $V_{\text{CC}} = 5\text{V}$.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U18.
22. The module shall meet all functional requirements when a -2.0 signal is applied provided the signal is not more negative than -1.5V for a period of less than 20ns and the signal's total duration is 25ns or less; or a -0.3V signal of any duration is presented (DC).

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


$\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A₀ - A₇; A₈ and $\overline{\text{WE}}$ = DON'T CARE)





$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
(A₀ - A₈, $\overline{\text{WE}}$ = DON'T CARE)



HIDDEN REFRESH CYCLE
($\overline{\text{WE}}$ = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

1 MEG x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Common $\overline{\text{RAS}}$ control pinout in a 72-pin single-in-line package
- High-performance, CMOS silicon gate process.
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 27mW standby; 2,175mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z

GENERAL DESCRIPTION

The MT9D136 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-7)



72-Pin ZIP (J-6)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	NC	51	DQ11	69	PRD3
16	A4	34	RAS0	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U4, U6-U9 = MT4C4001DJ
U5 = MT4C4004DJ

NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ DRAM, $\overline{\text{RAS0}}$ is common to all devices.

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-36
					'R	'C	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-10
PRD1	NC	VSS	NC
PRD2	VSS	VSS	NC
PRD3	VSS	NC	NC
PRD4	NC	VSS	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, T_A(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1	
INPUT LEAKAGE CURRENT Any input $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A8, \overline{WE}	I_I	-18	18	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ36	I_{OZ}	-12	12	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$)	V_{OH}	2.4		V	1	
Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: $t^1RC = t^1RC$ (MIN))	I_{CC1}	900	810	720	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: $t^1PC = t^1PC$ (MIN))	I_{CC2}	630	540	450	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	18	18	18	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	9	9	9	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$)	I_{CC5}	900	810	720	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	900	810	720	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C_{I1}		45	pF	17
Input Capacitance: \overline{WE}	C_{I2}		63	pF	17
Input Capacitance: $\overline{RAS0}$	C_{I3}		63	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		21	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{IO}		7	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	130		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	t^1_{PC}	40		45		55		ns	6, 7
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		20		25	ns	7, 9
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		15		ns	18
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	50	20	60	25	75	ns	13
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ setup time	t^1_{CRP}	5		5		20		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		ns	
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		ns	
Column address hold time referenced to $\overline{\text{RAS}}$	t^1_{AR}	55		60		70		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	t^1_{RCH}	0		0		0		ns	14
Read command hold time referenced to $\overline{\text{RAS}}$	t^1_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	20	0	20	0	20	ns	12
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	20		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	15
Data-in hold time	t^1_{DH}	15		15		20		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t^1_{DHR}	55		60		75		ns	
Transition time (rise or fall)	t^1_T	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	t^1_{REF}		16		16		16	ms	20
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS REFRESH)	t^1_{CHR}	15		15		15		ns	19
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	t^1_{CSR}	10		10		10		ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		0		ns	19


NOTES

1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} REFRESH cycles (\overline{RAS} -ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U9.

READ CYCLE




EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉, WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²⁰



- DON'T CARE
- UNDEFINED

DRAM MODULE

2 MEG x 36 DRAM FAST PAGE MODE

DRAM MODULE

FEATURES

- Common $\overline{\text{RAS}}$ control per side pinout in a 72-pin single-in-line package
- High-performance CMOS silicon gate process.
- Single 5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- Low power, 54mW standby; 4,500mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

MARKING

- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (Gold) G
 - Leaded 72-pin ZIP Z


GENERAL DESCRIPTION

The MT18D236 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-8)



72-Pin ZIP (J-7)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	RAS1	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	RAS1	51	DQ11	69	PRD3
16	A4	34	RAS0	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

followed by a column address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE, $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, or HIDDEN REFRESH) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



NOTE: Due to the use of a Quad $\overline{\text{CAS}}$ parity DRAM, $\overline{\text{RAS0}}$ is common to side 1 and $\overline{\text{RAS1}}$ is common to side 2.

TRUTH TABLE

Function		RAS	CAS	WE	Addresses		DQ1-36
					tR	tC	
Standby		H	X	X	X	X	High Impedance
READ		L	L	H	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Valid Data Out
	2nd Cycle	L	H→L	H	n/a	COL	Valid Data Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Valid Data Out
	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE-RAS REFRESH		H→L	L	X	X	X	High Impedance

PRESENCE DETECT

SYMBOL	-7	-8	-10
PRD1	NC	VSS	NC
PRD2	NC	VSS	NC
PRD3	VSS	VSS	NC
PRD4	NC	NC	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, TA(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 18W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.4	$V_{CC}+1$	V	1	
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-1.0	0.8	V	1	
INPUT LEAKAGE CURRENT Any Input: $0\text{V} \leq V_{IN} \leq V_{CC}$ (All other pins not under test = 0V) For each package input	A0-A9, \overline{WE}	I_I	-36	36	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, $0\text{V} \leq V_{OUT} \leq V_{CC}$) For each package input	DQ1-DQ36	I_{OZ}	-24	24	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5\text{mA}$) Output Low Voltage ($I_{OUT} = 5\text{mA}$)	V_{OH} V_{OL}	2.4		V	1	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
OPERATING CURRENT (\overline{RAS} and \overline{CAS} = Cycling: $t_{RC} = t'RC$ (MIN))	I_{CC1}	918	828	738	mA	2
OPERATING CURRENT: FAST PAGE MODE ($\overline{RAS} = V_{IL}$, \overline{CAS} = Cycling: $t_{PC} = t'PC$ (MIN))	I_{CC2}	648	558	468	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{IH}$ after 8 \overline{RAS} cycles (MIN))	I_{CC3}	36	36	36	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2\text{V}$ after 8 \overline{RAS} cycles (MIN)). (All other inputs at $V_{CC} - 0.2\text{V}$ or $V_{SS} + 0.2\text{V}$)	I_{CC4}	18	18	18	mA	
REFRESH CURRENT: \overline{RAS} -ONLY (\overline{RAS} = Cycling: $\overline{CAS} = V_{IH}$)	I_{CC5}	918	828	738	mA	2
REFRESH CURRENT: \overline{CAS} -BEFORE- \overline{RAS} (\overline{RAS} and \overline{CAS} = Cycling)	I_{CC6}	918	828	738	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C_{I1}		90	pF	17
Input Capacitance: \overline{WE}	C_{I2}		126	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$	C_{I3}		63	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C_{I4}		42	pF	17
Input/Output Capacitance: DQ1-DQ36	C_{IO}		14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 3, 4, 5, 10, 11, 16, 17) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	130		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	t^1_{PC}	40		45		55		ns	6, 7
Access time from RAS	t^1_{RAC}		70		80		100	ns	7, 8
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		20		25	ns	7, 9
RAS pulse width	t^1_{RAS}	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	t^1_{RSH}	20		20		25		ns	
RAS precharge time	t^1_{RP}	50		60		70		ns	
CAS pulse width	t^1_{CAS}	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	t^1_{CSH}	70		80		100		ns	
CAS precharge time	t^1_{CPN}	10		10		15		ns	18
CAS precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
RAS to CAS delay time	t^1_{RCD}	20	50	20	60	25	75	ns	13
CAS to RAS setup time	t^1_{CRP}	5		5		20		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	10		10		15		ns	
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		15		20		ns	
Column address hold time referenced to RAS	t^1_{AR}	55		60		70		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time referenced to CAS	t^1_{RCH}	0		0		0		ns	14
Read command hold time referenced to RAS	t^1_{RRH}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	20	0	20	0	20	ns	12
WE command setup time	t^1_{WCS}	0		0		0		ns	
Write command hold time	t^1_{WCH}	15		15		20		ns	
Write command hold time referenced to RAS	t^1_{WCR}	55		60		75		ns	
Write command pulse width	t^1_{WP}	15		15		20		ns	
Write command to RAS lead time	t^1_{RWL}	15		20		25		ns	
Write command to CAS lead time	t^1_{CWL}	15		20		25		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	15
Data-in hold time	t^1_{DH}	15		15		20		ns	15
Data-in hold time referenced to RAS	t^1_{DHR}	55		60		75		ns	
Transition time (rise or fall)	t^1_{T}	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	t^1_{REF}		16		16		16	ms	20
CAS hold time (CAS-BEFORE-RAS REFRESH)	t^1_{CHR}	15		15		15		ns	19
CAS setup time (CAS-BEFORE-RAS REFRESH)	t^1_{CSR}	10		10		10		ns	19
RAS to CAS precharge time	t^1_{RPC}	0		0		0		ns	19


NOTES



1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} REFRESH cycles (RAS-ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5ns$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ C \leq T_A \leq 70^\circ C$) is assured.
7. Measured with a load equivalent to two TTL gates and $100pF$.
8. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
15. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with $dv = 3V$ and $V_{CC} = 5V$.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} . Note 8 applies to determine valid data out.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U18.

READ CYCLE




EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED


RAS-ONLY REFRESH CYCLE
(ADDR = A₀ - A₉; WE = DON'T CARE)





CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₉, WE = DON'T CARE)



HIDDEN REFRESH CYCLE
(WE = HIGH)²⁰



 DON'T CARE
 UNDEFINED

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

DUAL PORT DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins				Process	Page
				Standby	Active	PDIP	ZIP	SOJ	CDIP		
64K x 4	PM	MT42C4064	100,120,150	15mW	250mW	24	24	-	24	CMOS	3-1
256K x 4	FPM	MT42C4255	80,100,120	15mW	200mW	-	28	28	-	CMOS	3-27
256K x 4	FPM, BW	MT42C4256	80,100,120	15mW	200mW	-	28	28	-	CMOS	3-61
128K x 8	FPM	MT42C8127	100,120	15mW	200mW	-	-	40	-	CMOS	3-97
128K x 8	FPM, BW	MT42C8128	80,100,120	15mW	275mW	-	40	40	-	CMOS	3-131
256K x 8	FPM, BW	MT42C8256	70, 80,100	20mW	300mW	-	-	40	-	CMOS	3-167

PM = Page Mode, FPM = Fast Page Mode, BW = Block Write

TRIPLE PORT DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package and Number of Pins			Process	Page
				Standby	Active	ZIP	SOJ	PLCC		
256K x 4	FPM, BW, QSF pin	MT43C4257	80,100,120	15mW	450mW	-	40	-	CMOS	3-169
256K x 4	FPM, BW, SSF pin	MT43C4258	80,100,120	15mW	450mW	-	40	-	CMOS	3-169
128K x 8	FPM, BW, QSF pin	MT43C8128	80,100,120	15mW	450mW	-	-	52	CMOS	3-215
128K x 8	FPM, BW, SSF pin	MT43C8129	80,100,120	15mW	450mW	-	-	52	CMOS	3-215

PM = Page Mode, FPM = Fast Page Mode, BW = Block Write

VRAM

64K x 4 DRAM WITH 256 x 4 SAM

FEATURES

- Industry standard pinout, timing and functions
- High performance CMOS silicon gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 256-cycle refresh within 4ms
- Optional PAGE MODE access cycles
- Dual port organization: 64K x 4 DRAM port
256 x 4 SAM port
- Bit MASKED WRITE mode capability on DRAM port
- No refresh required for Serial Access Memory
- Low power: 15mW standby; 250mW active, typical
- Fast access times – 100ns parallel, 33ns serial

OPTIONS

- Timing (DRAM, SAM)
 - 100ns, 33ns
 - 120ns, 40ns
 - 150ns, 60ns

MARKING

-10
-12
-15


- Packages

Plastic DIP (400 mil)	None
Ceramic DIP (400 mil)	C
Plastic ZIP	Z

GENERAL DESCRIPTION

The MT42C4064 is a high speed, dual port CMOS dynamic random access memory, or video RAM (VRAM) containing 262,144 bits. They may be accessed by a four bit wide DRAM port or by a 256 x 4 bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the VRAM is functionally identical to the MT4067 (64K x 4) bit DRAM. Four 256-bit data registers make up the serial access memory portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths: the 4-bit random access I/O port, the four internal 256 bit wide paths between the DRAM and the SAM, and the 4-bit serial I/O



MULTI-PORT DRAM

port for the SAM. The rest of the circuitry consists of the control, timing, and address-decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 256 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 4ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.




Figure 1
MT42C4064 BLOCK DIAGRAM

PIN DESCRIPTIONS

DIP PIN NUMBER(S)	ZIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
1	7	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
4	8, 9, 4, 5	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ($\overline{\text{CAS}}$ must also be LOW); otherwise, the output buffers are in a High-Z.
7	13	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASKED WRITE cycle is performed, or Write Enable: $\overline{\text{WE}}$ is used to select a READ ($\overline{\text{WE}} = \text{H}$) or WRITE ($\overline{\text{WE}} = \text{L}$) cycle when accessing the DRAM. This includes a DRAM-TO-SAM TRANSFER ($\overline{\text{WE}} = \text{H}$) or SAM- TO-DRAM TRANSFER ($\overline{\text{WE}} = \text{L}$).
8	14	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 8 row-address bits and as a strobe for the MASK ENABLE and TRANSFER functions.
9, 10, 11, 13, 14, 15, 16, 17	23, 22, 21, 20, 17, 16, 15, 19	A0 to A7	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select 4 bits out of the 64K available. During TRANSFER operations, A0 to A7 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes LOW) and the SAM start address (when $\overline{\text{CAS}}$ goes LOW).
18	24	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 8 column-address bits and enable the DRAM output buffers ($\overline{\text{TR}}/\overline{\text{OE}}$ must also be LOW).
21	3	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a High-Z state. $\overline{\text{SE}}$ is also used during a TRANSFER operation to indicate whether a SAM-TO-DRAM TRANSFER or a SERIAL-INPUT-MODE ENABLE cycle is performed.
5, 6, 19, 20	11,12,1,2	DQ1 - DQ4	Input/ Output	DRAM Data I/O: Inputs, Outputs, or High-Z, and/or Mask Data Inputs: For MASKED WRITE cycle only.
2, 3, 22, 23	8,9,4,5	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, Output, or High-Z.
12	18	Vcc	Supply	Power Supply: +5V \pm 10%
24	6	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The VRAM can be divided into three functional blocks (see Figure 1); the DRAM, the transfer control circuitry, and the serial access memory (SAM). All of the operations described below are also shown in the AC Timing Diagrams section of this data sheet, and are summarized in the Truth Table.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}/(\overline{OE})$.*

DRAM OPERATION

The DRAM portion of the VRAM is functionally identical to standard 64K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or "don't care" states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion.

READ/WRITE Cycles

The 16 address bits that are used to select a 4-bit word from the 65,536 available are latched into the chip using the A0 -A7, \overline{RAS} , and \overline{CAS} inputs. First, the 8 row-address bits are set up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 8 column-address bits are set up on the address inputs and clocked-in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMs the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. For the VRAM, $(\overline{TR})/\overline{OE}$ is used, when \overline{RAS} goes LOW, to select between an internal transfer operation and a DRAM operation. $(\overline{TR})/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition for a DRAM port READ or WRITE operation.

If $(\overline{ME})/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1 - DQ4 port. The $(\overline{TR})/\overline{OE}$ input must be LOW to enable the DRAM output port.

For single port DRAMs, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the VRAM, $(\overline{ME})/\overline{WE}$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $(\overline{ME})/\overline{WE}$ is LOW at the \overline{RAS} HIGH to LOW transition, a MASKED WRITE operation is selected. For a normal DRAM WRITE operation, $(\overline{ME})/\overline{WE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition. $(\overline{ME})/\overline{WE}$ is a "don't care" at the \overline{RAS} HIGH to LOW transition for a DRAM READ cycle.

If $(\overline{ME})/\overline{WE}$ is LOW when \overline{CAS} goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1 - DQ4 port will be written into the selected memory cells. If $(\overline{ME})/\overline{WE}$ is LOW when \overline{RAS} goes LOW, the input data will be "masked" before being stored in the DRAM.

The VRAM can perform all the normal DRAM cycles including EARLY-WRITE, LATE-WRITE, READ-WRITE, READ-MODIFY-WRITE, PAGE-MODE READ, PAGE-MODE WRITE, and PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in this data sheet for more details on these operations.

REFRESH

The MT42C4064 supports \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN types of refresh cycles. All 256 row-address combinations must be accessed within 4ms. For the \overline{CAS} -BEFORE- \overline{RAS} refresh mode, the row addresses are generated internally and the user need not supply them as he must in \overline{RAS} ONLY refresh. $\overline{TR}/(\overline{OE})$ must be HIGH when \overline{RAS} goes LOW for the \overline{RAS} ONLY and \overline{CAS} -BEFORE- \overline{RAS} types of refresh cycles. Any READ, WRITE, or TRANSFER operation also refreshes the DRAM row that is being accessed.




Figure 2
MT42C4064 MASKED WRITE

MASKED WRITE

If $\overline{ME}/(\overline{WE})$ is LOW at the \overline{RAS} HIGH to LOW transition, the data (mask data) present on the DQ1 - DQ4 inputs will be written into the bit mask data register. The mask data acts as an individual write enable for each of the four DQ1 - DQ4 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and allows normal WRITE operations to proceed. Note that \overline{CAS} is still HIGH. When

\overline{CAS} goes LOW, the bits present on the DQ1 - DQ4 inputs will be written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. Since the mask data register is reset (to all 1's) at the end of every MASKED WRITE cycle, new mask data must be supplied at the beginning of each MASKED WRITE cycle. An example of a typical MASKED WRITE cycle is shown in Figure 2.

TRANSFER OPERATION

DRAM-TO-SAM TRANSFER (READ TRANSFER)

A TRANSFER operation is initiated when $\overline{TR}/(\overline{OE})$ is LOW at \overline{RAS} (HIGH to LOW) time. $(\overline{ME})/\overline{WE}$ indicates the direction of the transfer and must be HIGH as \overline{RAS} goes LOW for a DRAM-TO-SAM TRANSFER. In this case, the row address bits indicate the four 256-bit DRAM rows that are to be transferred to the four SAM data registers, and the column address bits indicate the start address, or Tap, of the next SERIAL OUTPUT cycle from the SAM data registers. \overline{RAS} and \overline{CAS} are used to strobe the address bits into the part. To complete the TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are still LOW. The 1024 bits of DRAM data are then written into the SAM data registers and the serial shift start address is stored in an internal 8-bit register. There must be no rising edges on the serial clock (SC) input while a normal READ TRANSFER is taking place (refer to the AC timing diagrams for READ TRANSFER). A REAL-TIME READ-TRANSFER cycle is the only time when SC must be synchronized with the DRAM \overline{RAS} and \overline{CAS} timing (by using $\overline{TR}/(\overline{OE})$ is to fire the TRANSFER, LOW to HIGH transition). See the REAL-TIME READ-TRANSFER AC timing waveforms. If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation.

SAM-TO-DRAM TRANSFER (WRITE TRANSFER)

The SAM-TO-DRAM TRANSFER operation is identical to the DRAM-TO-SAM TRANSFER described above except that $(\overline{ME})/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row that the SAM data registers will be written to and the column address indicates the Tap address of the next SERIAL INPUT cycle for the SAM data registers. If \overline{SE} is HIGH when \overline{RAS} goes LOW, a SERIAL-INPUT-MODE ENABLE cycle is performed.

SAM OPERATION

SERIAL INPUT/OUTPUT MODE CONTROL

The SAM port is automatically placed in the serial output mode after a DRAM-TO-SAM TRANSFER operation. Conversely, after a SAM-TO-DRAM TRANSFER, the SAM port will be in the serial input mode.

SERIAL-INPUT-MODE ENABLE (PSEUDO WRITE TRANSFER)

It is possible to change the direction of the SAM port from output to input without performing a SAM-TO-DRAM TRANSFER. This operation, called a SERIAL-INPUT-MODE ENABLE cycle, is simply a SAM-TO-DRAM TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the data registers will be ready to accept input data.

The only way to put the SAM port in the serial output mode is to do a DRAM-TO-SAM TRANSFER.

SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SC and \overline{SE} . The rising edge of SC increments the serial address counter and provides access to the next SAM location. \overline{SE} enables or disables the serial input/output buffers.

Serial output of the SAM data register contents will start at the tap start address that was loaded during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the 4-bit port. \overline{SE} is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW to HIGH transition, regardless of whether \overline{SE} is HIGH or LOW, and will wrap around to location 0 after reaching its maximum count of 255.

SC is also used to clock-in data when the device is in the serial input mode. As in the serial output operation, the serial address register contents, which was loaded when the serial input mode were enabled, will determine the serial address to which the first bit will be written. \overline{SE} acts as an enable for serial data input and must be LOW for normal serial input. If \overline{SE} is HIGH, the data inputs are disabled and the SAM contents will not be modified. The serial address register is incremented with every L → H transition of SC, regardless of the logic level on the \overline{SE} input.

TRUTH TABLE

DRAM Operations (SC, \overline{SE} , and SDQ1 — SDQ4 are “don’t care”)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		DQ1 to DQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*		
Standby	H	H	X	X	X	X	X	X	High-Z	
READ	L	L	X	H	H	H→L	ROW	COL	Data Out	
WRITE (EARLY-WRITE)	L	L	H	L	H	X	ROW	COL	Data In	1
MASKED WRITE	H→L	L	L	L	H	X	ROW	COL	Mask Data In, Valid Data In	
READ-WRITE	L	L	H	H→L	H	L→H	ROW	COL	Valid Data Out	1
PAGE-MODE READ	L	H→L→H, H→L→H	H	H	H	H→L	ROW	COL	Valid Data Out	
PAGE-MODE WRITE	L	H→L→H, H→L→H	H	L	H	X	ROW	COL	Valid Data In	
PAGE-MODE READ-WRITE	L	H→L→H, H→L→H	H	H→L	H	L→H	ROW	COL	Valid Data Out, Valid Data In	1
RAS-ONLY REFRESH	L	H	X	n/a	H	n/a	ROW	n/a	High-Z	
HIDDEN REFRESH	L→H→L	L	X	H	X	L	ROW	COL	Valid Data Out	
CAS-BEFORE-RAS REFRESH	H→L	L	X	X	X	X	X	X	High-Z	

TRANSFER Operations (DQ1 — DQ4 are “don’t care”)

Function	RAS	CAS	ME/WE		TR/OE		Addresses		SC	\overline{SE}	SDQ1 to SDQ4	Notes
			tR*	tC*	tR*	tC*	tR*	tC*				
DRAM-TO-SAM TRANSFER	L	L	H	X	L	L	ROW	TAP**	X	X	X	2
SAM-TO-DRAM TRANSFER	L	L	L	X	L	X	ROW	TAP**	X	L	X	3
SERIAL-INPUT-MODE ENABLE	L	L	L	X	L	X	ROW	TAP**	X	H	X	4

* tR = when RAS goes from HIGH to LOW

tC = when CAS goes from HIGH to LOW

** TAP = Tap Address, the serial address to which the next serial input or output cycle will start.

- Notes:**
1. Any type of WRITE cycle may also be a MASKED WRITE cycle.
 2. The SAM will be in a SERIAL OUTPUT mode after a DRAM-TO-SAM TRANSFER.
 3. The SAM will be in a SERIAL INPUT mode after a SAM-TO-DRAM TRANSFER.
 4. The SAM will be put in the SERIAL INPUT mode but the SAM-TO-DRAM TRANSFER will not occur.

TRUTH TABLE

Serial I/O Operations (\overline{RAS} , \overline{CAS} , $\overline{ME/WE}$, $\overline{TR/OE}$, and DQ1 - DQ4 are “don’t care”)

Function	SC	SE	SDQ1 — SDQ4	Notes
SERIAL OUTPUT	L→H	L	Valid Data Out	5
SERIAL INPUT	L→H	L	Valid Data In	6

Notes: 5. The SAM must be in the SERIAL OUTPUT mode.
6. The SAM must be in the SERIAL INPUT mode.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC}).	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7	C11		5	pF	18
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{SC}}$, $\overline{\text{SE}}$	C12		7	pF	18
Output Capacitance: DQ, SDQ	C0		7	pF	18

CURRENT DRAIN, SAM IN STANDBY

(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{RC} = t_{RC}(\text{MIN})$).	Icc1		40	mA	
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ = Cycling; $t_{PC} = t_{PC}(\text{MIN})$).	Icc2		40	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles MIN).	Icc3		10	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC-0.2V}$ after 8 $\overline{\text{RAS}}$ cycles MIN. All other inputs at $V_{CC-0.2V}$ or $V_{SS} + 0.2V$).	Icc4		4	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{IH}$).	Icc5		30	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling).	Icc6		30	mA	22
SAM/DRAM DATA TRANSFER	Icc7		60	mA	

CURRENT DRAIN, SAM ACTIVE ($t_{SC} = \text{MIN}$)

(Notes 2, 3) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

PARAMETER/CONDITION OF DRAM	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{RC} = t_{RC}(\text{MIN})$).	Icc8		60	mA	
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$ = Cycling; $t_{PC} = t_{PC}(\text{MIN})$).	Icc9		60	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles MIN).	Icc10		30	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC-0.2V}$ after 8 $\overline{\text{RAS}}$ cycles MIN. All other inputs at $V_{CC-0.2V}$ or $V_{SS} + 0.2V$).	Icc11		25	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{IH}$).	Icc12		50	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling).	Icc13		50	mA	22
SAM/DRAM DATA TRANSFER	Icc14		90	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 3, 4, 5, 6, 10, 11, 17) (0°C ≤ T_A ≤ + 70°C; V_{CC} = 5.0V ± 10%)

MULTI-PORT DRAM

A.C. CHARACTERISTICS		-10		-12		-15		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	190		220		260		ns	
READ-MODIFY-WRITE cycle time	t _{RWC}	250		295		345		ns	20, 21
PAGE-MODE READ or WRITE cycle time	t _{PC}	75		90		110		ns	6
PAGE-MODE READ-MODIFY-WRITE cycle time	t _{PRWC}	125		150		175		ns	20, 21
Access time from RAS	t _{RAC}		100		120		150	ns	7, 8
Access time from CAS	t _{CAC}		50		60		75	ns	7, 9
RAS pulse width	t _{RAS}	100	10,000	120	10,000	150	10,000	ns	
RAS pulse width (PAGE MODE)	t _{RASP}	100	100,000	120	100,000	150	100,000	ns	
RAS hold time	t _{RSH}	50		60		75		ns	
RAS precharge time	t _{RP}	80		90		100		ns	
CAS pulse width	t _{CAS}	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t _{CSH}	100		120		150		ns	
CAS precharge time	t _{CPN}	15		20		25		ns	
CAS precharge time (PAGE MODE)	t _{CP}	15		20		25		ns	19
RAS to CAS delay	t _{RCD}	15	50	15	60	15	75	ns	13
CAS to RAS precharge time	t _{CRP}	10		10		10		ns	
Row address setup time	t _{ASR}	0		0		0		ns	
Row address hold time	t _{RAH}	15		15		15		ns	
Column address setup time	t _{ASC}	0		0		0		ns	
Column address hold time	t _{CAH}	20		20		25		ns	
Column address hold time (referenced to RAS)	t _{AR}	45		70		80		ns	
READ command setup time	t _{RCS}	0		0		0		ns	
READ command hold time (referenced to CAS)	t _{RCH}	0		0		0		ns	14
READ command hold time (referenced to RAS)	t _{RRH}	0		0		0		ns	
WE command setup time	t _{WCS}	0		0		0		ns	16
WRITE command hold time	t _{WCH}	20		25		30		ns	
WRITE command hold time (referenced to RAS)	t _{WCR}	70		80		90		ns	
WRITE command pulse width	t _{WP}	20		25		30		ns	
WRITE command to RAS lead time	t _{RWL}	25		30		35		ns	
WRITE command to CAS lead time	t _{CWL}	25		30		35		ns	
Data-in setup time	t _{DS}	0		0		0		ns	15
Data-in hold time	t _{DH}	15		20		25		ns	15
Data-in hold time (referenced to RAS)	t _{DHR}	70		80		90		ns	
CAS to WE delay	t _{CWD}	65		80		95		ns	16, 20
RAS to WE delay	t _{RWD}	120		150		185		ns	16, 20
ME/WE to RAS setup time	t _{WSR}	0		0		0		ns	

DRAM TIMING PARAMETERS (Continued)
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Notes 3, 4, 5, 6, 10, 11, 17) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	PARAMETER	SYM	-10		-12		-15		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
	ME/WE to RAS Hold Time	t_{RWH}	10		10		15	ns		
	Mask Data (DQ) to RAS setup time	t_{MS}	0		0		0	ns		
	Mask Data (DQ) to RAS hold time	t_{MH}	20		20		25	ns		
	Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	
	Refresh period (256 cycles)	t_{REF}		4		4		4	ms	
	RAS to CAS precharge time	t_{RPC}		0		0		0	ns	
	CAS setup time (CAS-BEFORE-RAS REFRESH)	t_{CSR}	10		10		10		ns	
	CAS hold time (CAS-BEFORE-RAS REFRESH)	t_{CHR}	20		25		30		ns	22
	CAS to output in Low-Z	t_{CLZ}	5		5		5		ns	
	Output buffer turn-off delay	t_{OFF}	0	25	0	25	0	30	ns	7, 12
	Access time from (TR)/OE	t_{OE}		25		25		30	ns	
	Output Disable	t_{OD}	0	25	0	25	0	30	ns	
	Output Disable hold time from start of WRITE	t_{OEH}		25		25		30	ns	
	Output Enable to RAS delay	t_{ORD}		0		0		0	ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Notes 3, 4, 5, 6, 17) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER command to RAS setup time	t_{TS}	0		0		0		ns	23
TRANSFER command to RAS hold time	t_{RTH}	80		90		100		ns	23
TRANSFER command to CAS hold time	t_{CTH}	30		30		35		ns	23
TRANSFER command to SC lead time	t_{TSL}	5		5		10		ns	23
TRANSFER command to RAS lead time	t_{TRL}	10		10		10		ns	23
TRANSFER command to RAS delay time	t_{TRD}	15		15		20		ns	23
TRANSFER command to CAS time	t_{TCL}	10		10		10		ns	23
TRANSFER command to CAS delay time	t_{TCD}	15		15		20		ns	23
First SC edge to TRANSFER command delay time	t_{TSD}	10		10		20		ns	23
CAS to first SC delay	t_{RSD}		95		105		115	ns	
RAS to first SC delay	t_{CSD}		25		35		45	ns	
SAM-TO-DRAM (WRITE) transfer command to RAS hold time	t_{RTHW}	15		15		15		ns	
Serial output buffer turn-off delay from RAS	t_{SDZ}	10	40	10	50	10	60	ns	
SC to RAS setup time	t_{SRS}	35		40		45		ns	
RAS to SC delay time	t_{SRD}	25		30		35		ns	
Serial data input to SE delay time	t_{SZE}	0		0		0		ns	
RAS to SD buffer turn-on time	t_{SRO}	0		0		0		ns	
Serial data input delay from RAS	t_{SDD}	50		55		60		ns	
Serial data input to RAS delay time	t_{SZS}	0		0		0		ns	
SERIAL INPUT MODE ENABLE (SE) to RAS setup time	t_{ESR}	0		0		0		ns	
SERIAL INPUT MODE ENABLE (SE) to RAS hold time	t_{REH}	15		15		15		ns	
NONTRANSFER command to RAS setup time	t_{YS}	0		0		0		ns	24
NONTRANSFER command to RAS hold time	t_{YH}	15		15		20		ns	24

MULTIPOINT DRAM

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes 3, 4, 5, 17, 25) ($0^{\circ} \text{C} \leq T_A \leq +70^{\circ} \text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-10		-12		-15			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial clock cycle time	t_{SC}	33	50000	40	50000	60	50000	ns	
Access time from SC	t_{SAC}		33		40		60	ns	25
SC precharge time	t_{SP}	10		10		20		ns	
SC pulse width	t_{SAS}	10		10		20		ns	
Access time from \overline{SE}	t_{SEA}		25		30		40	ns	25
\overline{SE} precharge time	t_{SEP}	10		15		20		ns	
\overline{SE} pulse width	t_{SE}	15		15		20		ns	
Serial data out hold time after SC high	t_{SOH}	10		10		10		ns	25
Serial output buffer turn off delay from \overline{SE}	t_{SEZ}	0	15	0	25	0	30	ns	25
Serial data in setup time	t_{SDS}	0		0		0		ns	
Serial data in hold time	t_{SDH}	15		20		25			
SERIAL INPUT (Write) Enable setup time	t_{SWS}	0		0		0		ns	
SERIAL INPUT (Write) Enable hold time	t_{SWH}	20		35		45		ns	
SERIAL INPUT (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
SERIAL INPUT (Write) Disable hold time	t_{SWIH}	20		35		45		ns	


NOTES



1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100µs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles and 1 SC cycle, before proper device operation is assured. The $\overline{\text{RAS}}$ cycle wake-up should be repeated any time the 4ms static refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to 2 TTL gates and 100pF.
8. Assumes that $t^{\text{RCD}} < t^{\text{RCD}}(\text{MAX})$. If t^{RCD} is greater than the maximum recommended value shown in this table, t^{RAC} will increase by the amount that t^{RCD} exceeds the value shown.
9. Assumes that $t^{\text{RCD}} \geq t^{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, DRAM data output is high impedance.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, DRAM data output may contain data from the last valid READ cycle.
12. $t^{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t^{\text{RCD}}(\text{MAX})$ limit ensures that $t^{\text{RAC}}(\text{MAX})$ can be met. $t^{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t^{RCD} is greater than the specified $t^{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t^{CAC} .
14. t^{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and to $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
16. t^{WCS} , t^{CWD} and t^{RWD} are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE cycles only. If $t^{\text{WCS}} \geq t^{\text{WCS}}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t^{\text{CWD}} \geq t^{\text{CWD}}(\text{MIN})$ and $t^{\text{RWD}} \geq t^{\text{RWD}}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}) is indeterminate. If $t^{\text{WCS}} \leq t^{\text{WCS}}(\text{MIN})$, the cycle is a LATE WRITE [$\overline{\text{ME}}/\overline{\text{WE}}$ falls after CAS] t^{WCS} , t^{CWD} and t^{RWD} do not apply.
17. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
18. Capacitance calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3\text{V}$ and V_{CC} = 5V. This parameter is sampled.
19. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t^{CP} . Note 8 applies to determine valid data out.
20. Includes the $\overline{\text{OE}}$ delay time (30ns for the -10, 40ns for the -12, and 50ns for the -15).
21. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH (V_{IH}) DQ goes open. If $\overline{\text{OE}}$ is tied permanently LOW a READ-MODIFY-WRITE operation is not possible.
22. Enables on-chip refresh and address counters.
23. TRANSFER command means that $\overline{\text{TR}}/(\overline{\text{OE}})$ is LOW when $\overline{\text{RAS}}$ goes LOW.
24. NONTRANSFER command means that $\overline{\text{TR}}/(\overline{\text{OE}})$ is HIGH when $\overline{\text{RAS}}$ goes LOW.
25. Measured with a load equivalent to 2 TTL gates and 50pF.

DRAM READ CYCLE




DRAM EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

DRAM MASKED WRITE CYCLE



MULTI-PORT DRAM


DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE and LATE-WRITE CYCLE)




MULTIPORT DRAM

NOTE: If $\overline{ME/WE}$ is LOW, a MASKED WRITE cycle will be performed.

DRAM PAGE-MODE READ CYCLE



DRAM PAGE-MODE EARLY-WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

NOTE: If $\overline{\text{ME/WE}}$ is LOW, a MASKED WRITE cycle will be performed.


MULTI-PORT DRAM



**DRAM PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**




NOTE: 1. If $\overline{ME/WE}$ is LOW, a MASKED WRITE cycle will be performed.

**RAS-ONLY REFRESH CYCLE
($\overline{ME/WE}$ = Don't Care)**






 DON'T CARE
 UNDEFINED

CAS-BEFORE-RAS REFRESH CYCLE
(A₀ - A₇ and $\overline{ME/WE}$ are Don't Care.)



HIDDEN REFRESH CYCLE




 DON'T CARE
 UNDEFINED

NOTE: A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{ME/WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR/OE} = \text{HIGH}$.

**DRAM-TO-SAM TRANSFER
(READ TRANSFER)**

(When part was previously in the SERIAL OUTPUT mode.)




MULTIPORT DRAM

NOTE: This \overline{SE} pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.

**DRAM-TO-SAM TRANSFER
(READ TRANSFER)**
(When part was previously in the SERIAL INPUT mode.)


MULTIPORT DRAM



NOTE: There must be no rising edges on the SC input during this time.

**SAM-TO-DRAM TRANSFER
(WRITE TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)




MULTIPORT DRAM

- NOTE:**
1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
 2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 3. There must be no rising edges on the SC input during this time.


SAM-TO-DRAM TRANSFER
(WRITE TRANSFER or PSEUDO WRITE TRANSFER)
(When part was previously in the SERIAL OUTPUT mode.)

MULTI-PORT DRAM




- NOTE:** 1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of SE.
3. There must be no rising edges on the SC input during this time.

SAM SERIAL INPUT



SAM SERIAL OUTPUT



VRAM

256K x 4 DRAM WITH 512 x 4 SAM

FEATURES

- Industry standard pinout, timing and functions
- High performance CMOS silicon gate process
- Single +5V $\pm 10\%$ power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 4 DRAM port
512 x 4 SAM port
- No refresh required for Serial Access Memory
- Low power: 15mW standby; 275mW active, typical
- Fast access times – 80ns random, 25ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASKED WRITE
- SPLIT READ TRANSFER
- WRITE TRANSFER/SERIAL INPUT
- ALTERNATE WRITE TRANSFER

OPTIONS

- Timing (DRAM, SAM)
 - 80ns, 25ns
 - 100ns, 30ns
 - 120ns, 35ns

MARKING

- Packages
 - Plastic SOJ
 - Plastic ZIP

DJ
Z


GENERAL DESCRIPTION

The MT42C4255 is a high speed, dual port CMOS dynamic random access memory or video RAM (VRAM) containing 1,048,576 bits. These bits may be accessed either by a 4-bit wide DRAM port or by a 512 x 4-bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.


The DRAM portion of the VRAM is functionally identical to the MT4C4256 (256K x 4-bit DRAM). Four 512-bit data registers make up the serial access memory portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths: the 4-bit random access I/O port, the four internal 512 bit wide paths between the DRAM and the SAM, and the 4-bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

PIN ASSIGNMENT (Top View)

28-Pin SOJ (E-9)



28-Pin ZIP (C-5)



Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of RAS addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.

The operation and control of the MT42C4255 is compatible with (and can be identical to) the operation of the MT42C4064 (64K x 4 VRAM). However, the MT42C4255 offers several additional functions that may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following section.




Figure 1
MT42C4255 BLOCK DIAGRAM

MULTIPOINT DRAM

PIN DESCRIPTIONS

SOJ PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1	8	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
4	11	TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at RAS (H → L), or Output Enable: Enables the DRAM output buffers when taken LOW after RAS goes LOW (CAS must also be LOW), otherwise the output buffers are in the High-Z state.
7	14	ME/WE	Input	Mask Enable: If ME/WE is LOW at the falling edge of RAS a MASKED WRITE cycle is performed, or Write Enable: ME/WE is also used to select a READ (ME/WE = H) or WRITE (ME/WE = L) cycle when accessing the DRAM. This includes a READ TRANSFER (ME/WE = H) or WRITE TRANSFER (ME/WE = L).
25	4	SE	Input	Serial Port Enable: SE enables the serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in the High-Z state. SE is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a PSEUDO WRITE TRANSFER cycle is performed.
22	1	DSF	Input	Special Function Select: DSF is used to indicate which special functions (MASKED WRITE vs. PERSISTENT MASKED WRITE, etc.) are used on a particular access cycle.
9	16	RAS	Input	Row Address Strobe: RAS is used to clock in the 9 row-address bits and as a strobe for the ME/WE, TR/OE, DSF, and DQ inputs.
21	28	CAS	Input	Column Address Strobe: CAS is used to clock in the 9 column-address bits and enable the DRAM output buffers (DQs) (along with TR/OE).
19, 18, 17, 16, 13, 12, 11, 15, 10	26, 25, 24, 23, 20, 19, 18, 22, 17	A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select 4 bits out of the 262,144 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when RAS goes LOW) and the SAM start address (when CAS goes LOW). A8 = "don't care" for the start address when doing SPLIT TRANSFERS.
5, 6, 23, 24	12, 13, 2, 3	DQ1 - DQ4	Input/ Output	DRAM Data I/O: Data Input/Output for DRAM cycles; inputs for the LOAD MASK REGISTER cycles.
2, 3, 26, 27	9, 10, 5, 6	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input/Output for SAM access cycles or High-Z, when SE = HIGH.
20	27	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed. LOW if address 0 to 255, HIGH if address 256 to 511.
8	15	NC	-	No Connect: This pin should be left either unconnected or tied to ground.
14	21	Vcc	Supply	Power Supply: +5V ±10%
28	7	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C4255 may be divided into three functional blocks (see Figure 1): the DRAM, the transfer circuitry, and the serial access memory (SAM). All of the operations described below are shown in the AC Timing Diagrams section of this data sheet and summarized in the Truth Table.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}/(\overline{OE})$.*

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C4255 VRAM must be refreshed to retain data. All 512 row-address combinations must be accessed within 8ms. The MT42C4255 supports \overline{CAS} -BEFORE- \overline{RAS} , \overline{RAS} -ONLY and HIDDEN types of refresh cycles.

For the \overline{CAS} -BEFORE- \overline{RAS} REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data, and simply must perform 512 \overline{CAS} -BEFORE- \overline{RAS} cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for \overline{RAS} -ONLY REFRESH cycles. The DQ pins remain in a High-Z state for both the \overline{RAS} -ONLY and \overline{CAS} -BEFORE- \overline{RAS} cycles.

HIDDEN REFRESH cycles are performed by toggling \overline{RAS} (and keeping \overline{CAS} LOW) after a READ or WRITE cycle. This performs \overline{CAS} -BEFORE- \overline{RAS} cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C4255 is fully static and does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the VRAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or "don't

care" states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion. In addition, the VRAM has several special functions that can be used when writing to the DRAM.

The 18 address bits that are used to select a 4-bit word from the 262,144 available are latched into the chip using the A0-A8, \overline{RAS} and \overline{CAS} inputs. First, the 9 row-address bits are set-up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 9 column-address bits are set-up on the address inputs and clocked-in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMS, the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. However, for the VRAM, when \overline{RAS} goes LOW, $(\overline{TR})/\overline{OE}$ selects between DRAM access or TRANSFER cycles. $(\overline{TR})/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition for all DRAM operations (except \overline{CAS} -BEFORE- \overline{RAS}).

If $(\overline{ME})/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ4 port. The $(\overline{TR})/\overline{OE}$ input must transition from HIGH to LOW sometime after \overline{RAS} falls to enable the DRAM output port.

For single port normal DRAMS, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the VRAM, $(\overline{ME})/\overline{WE}$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $(\overline{ME})/\overline{WE}$ is LOW at the \overline{RAS} HIGH-to-LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $(\overline{ME})/\overline{WE}$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition. If $(\overline{ME})/\overline{WE}$ is LOW before \overline{CAS} goes LOW, a DRAM EARLY-WRITE operation is performed and the data present on the DQ1-DQ4 data port will be written into the selected memory cells. If $(\overline{ME})/\overline{WE}$ goes LOW after \overline{CAS} goes LOW, a DRAM LATE-WRITE operation is performed. Refer to the AC timing diagrams.

The VRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE (Late or Early), and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.

NONPERSISTENT MASKED WRITE

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only specific bits within a 4-bit word. The MT42C4255 supports two types of MASKED WRITE cycles, NONPERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/\overline{WE}$ and DSF are LOW at the \overline{RAS} HIGH-to-LOW transition, a NONPERSISTENT MASKED WRITE is performed and the data (mask data) present on the DQ1-DQ4 inputs will be written into the mask data register. The mask data acts as an individual WRITE ENABLE for each of the four DQ1-DQ4 pins. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows

normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit is HIGH) or ignored (if the mask data bit is LOW). The DRAM contents that correspond to masked input bits will not be changed during the WRITE cycle. The MASKED WRITE is non-persistent (must be re-entered at every \overline{RAS} cycle) if DSF is LOW when \overline{RAS} goes LOW. The mask data register is cleared at the end of every NONPERSISTENT MASKED WRITE. FAST PAGE MODE can be used with NONPERSISTENT MASKED WRITE to write several column locations in an addressed row. The same mask is used during the entire FAST-PAGE-MODE \overline{RAS} cycle. An example NONPERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 2
NONPERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF HIGH when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register by performing a NONPERSISTENT MASKED WRITE before the PERSISTENT MASKED WRITE.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ LOW and DSF HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE, the data present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls, and the mask data register will not be cleared at the end of the cycle. Any number of PERSISTENT MASKED WRITE cycles, to any address, may be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and two PERSISTENT MASKED WRITE cycles in operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers that cannot provide mask data to the DQ pins at \overline{RAS} time to perform MASKED WRITE operations. PERSISTENT MASKED WRITE operations can be performed during

FAST PAGE MODE and the same mask will apply to all addressed columns in the addressed row.

LOAD MASK DATA REGISTER

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless NONPERSISTENT MASKED WRITE or LOAD MASK REGISTER cycles are performed.

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE cycles to selectively enable writes to the four DQ planes.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

MULTIPORT DRAM

TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER (to or from the DRAM), and DSF is used to select between NORMAL TRANSFER, SPLIT READ TRANSFER, and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available is described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the four 512-bit DRAM row planes that are to be transferred to the four SAM data register planes. The column address bits indicate the start address (or Tap address) of the serial output cycle from the SAM data registers. \overline{CAS} must fall for every TRANSFER in order to load a valid Tap address. A read transfer may be accom-

plished two ways. If the transfer is to be synchronized with SC (REAL-TIME READ TRANSFER), $\overline{TR}/(\overline{OE})$ is taken HIGH after \overline{CAS} goes LOW. If the transfer does not have to be synchronized with SC (READ TRANSFER), $\overline{TR}/(\overline{OE})$ may go HIGH before \overline{CAS} goes LOW (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are written into the SAM data registers and the serial shift start address is stored in an internal 9-bit register. QSF will be LOW if access is from the lower half (addresses 0 through 255), and HIGH if access is from the upper half (256 through 511). If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. The SAM address pointer will increment with the SC LOW-to-HIGH transition, regardless of the state of \overline{SE} . Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.

MULTIPOINT DRAM




Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the REAL-TIME READ TRANSFER cycle has to occur immediately after the last bit of "old data" was clocked out of the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} or \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles.

A normal, non-split READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to provide a reference to which half of the SAM the access will begin. Then SPLIT READ TRANSFERS may be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The column address, A0-A7, is used to input the SAM Tap address. Address pin A8 is a "don't care" when the Tap address is loaded at the HIGH to LOW transition of \overline{CAS} . It is internally generated so that the SPLIT TRANSFER will be to the SAM half not currently being accessed.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and load the Tap address. Serial access continues, and when the SAM address counter reaches 255 ("A8"=0, A0-A7=1) the new Tap address is loaded for the next half ("A8"=1, A0-A7=Tap) and the QSF output goes HIGH. Once the serial access has switched to the upper SAM, new data may be transferred to the lower SAM. The controller must wait for the state of QSF to change and then the new data may be transferred to the SAM half not being accessed. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transfer the upper half of row 1 to the upper SAM.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously, except $(\overline{ME})/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row to which the SAM data registers will be written. The column address (Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER changes the direction of the SAM I/O buffers to the input mode. QFS is LOW if access is to the lower half of the SAM, and HIGH if access is to the upper half.

PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)

The PSEUDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSEUDO WRITE TRANSFER is a WRITE TRANSFER with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is HIGH and $(\overline{ME})/\overline{WE}$ is LOW when \overline{RAS} goes LOW, allowing \overline{SE} to be a "don't care." This allows the outputs to be disabled using \overline{SE} during a WRITE TRANSFER cycle.

POWER UP AND INITIALIZATION

When Vcc is initially supplied or when refresh is interrupted for more than 8ms, the MT42C4255 must be initialized.

After Vcc is at specified operating conditions, for 100µs minimum, 8 \overline{RAS} cycles and 1 SC cycle must be executed to initialize the memory array. When the device is initialized, the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of $(\overline{TR})/\overline{OE}$. The DRAM array will contain random data.

The SAM portion of the MT42C4255 is completely static in operation and does not require refresh or initialization. The SAM port will power-up in the serial input mode (WRITE TRANSFER) and the I/O pins (SDQ's) will be High-Z, regardless of the state of $\overline{SE}_{a,b}$. The mask register will contain random data after power-up.

MULTIPOINT DRAM

MULTIPORT DRAM

MT42C4255

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE					A0 - A8 ¹		DQ1 - DQ4 ²		MASK REGISTER
		CAS	TR/OE	ME/WE	DSF	SE	RAS	CAS ³ A8=X	RAS	CAS ³	
	DRAM OPERATIONS										
CBR	CAS-BEFORE-RAS REFRESH	0	X	X	X	X	—	X	—	X	X
ROR	RAS-ONLY REFRESH	1	1	X	X	X	ROW	—	X	—	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	ROW	COLUMN	X	VALID DATA	X
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	ROW	COLUMN	X	VALID DATA	USE
	REGISTER OPERATIONS										
LMR	LOAD MASK REGISTER	1	1	1	1	X	ROW ⁴	X	X	WRITE MASK	LOAD
	TRANSFER OPERATIONS										
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	ROW	TAP ⁵	X	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	ROW	TAP ⁵	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	ROW	TAP ⁵	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)	1	0	0	0	1	ROW ⁴	TAP ⁵	X	X	X
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	ROW	TAP ⁵	X	X	X

- NOTE:**
1. These columns show what must be present on the A0-A8 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 2. These columns show what must be present on the DQ1-DQ4 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 3. On WRITE cycles, the input data is latched at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{ME/WE}}$, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{TR/OE}}$, whichever is later.
 4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
 5. This is the first SAM address location that the first SC cycle will access. For Split SAM transfers, the Tap will be the first address location accessed of the "new" SAM half after the boundary of the current half is reached (255 for lower half, 511 for upper half).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V)	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , ME/WE, TR/OE, SC, \overline{SE} , DSF	C _{I2}		8	pF	2
Input/Output Capacitance: DQ, SDQ	C _{I/O}		9	pF	2
Output Capacitance: QSF	C _O		9	pF	2

MULTIPORT DRAM

CURRENT DRAIN, SAM IN STANDBY

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	I _{CC1}	90	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = \text{V}_{\text{IL}}$; $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	I _{CC2}	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{V}_{\text{IH}}$ after 8 $\overline{\text{RAS}}$ cycles min)	I _{CC3}	10	10	10	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}} = \text{V}_{\text{IH}}$)	I _{CC4}	90	80	70	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	I _{CC5}	80	70	60	mA	3, 5
SAM/DRAM DATA TRANSFER	I _{CC6}	95	85	75	mA	3

CURRENT DRAIN, SAM ACTIVE (t_{SC} = MIN)

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	I _{CC7}	130	120	110	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = \text{V}_{\text{IL}}$; $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	I _{CC8}	110	100	90	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{V}_{\text{IH}}$ after 8 $\overline{\text{RAS}}$ cycles min)	I _{CC9}	50	45	40	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}} = \text{V}_{\text{IH}}$)	I _{CC10}	130	120	110	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	I _{CC11}	120	110	100	mA	3, 4, 5
SAM/DRAM DATA TRANSFER	I _{CC12}	135	125	115	mA	3, 4

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t_{RC}	150		180		210		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	205		235		280		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	45		55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t_{PRWC}	100		110		140		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		25		30		35	ns	15
Access time from $(\overline{\text{TR}})/\overline{\text{OE}}$	t_{OE}		20		25		30	ns	
Access time from column address	t_{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t_{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	25		30		35		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	25	10,000	30	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t_{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	55	20	70	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		10		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	17	40	20	50	20	60	ns	18
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	40		50		60		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	30	ns	20, 23
Output Disable	t_{OD}	0	20	0	20	0	30	ns	23
Output Disable hold time from start of write	t_{OEH}		15		15		20	ns	27
Output Enable to $\overline{\text{RAS}}$ delay	t_{ORD}		0		0		0	ns	

MULTIPOINT DRAM

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command setup time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		70		85		ns	
Write command pulse width	t^{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		20		25		ns	
Data-in setup time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	110		130		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	70		80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	55		60		65		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^{CHR}	30		30		30		ns	5
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t^{WSR}	0		0		0		ns	
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t^{RWH}	12		15		15		ns	
Mask Data to $\overline{\text{RAS}}$ setup time	t^{MS}	0		0		0		ns	
Mask Data to $\overline{\text{RAS}}$ hold time	t^{MH}	12		15		15		ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
TRANSFER command to $\overline{\text{RAS}}$ setup time	t_{TLS}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	12	10,000	15	10,000	15	10,000	ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	ns	25
TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		ns	25
TRANSFER command to column address hold time (for REAL TIME READ TRANSFER only)	t_{ATH}	25		30		35		ns	25
TRANSFER command to SC lead time	t_{TSL}	5		5		5		ns	25
TRANSFER command to $\overline{\text{RAS}}$ lead time	t_{TRL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ delay time	t_{TRD}	15		15		15		ns	25
TRANSFER command to $\overline{\text{CAS}}$ time	t_{TCL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{CAS}}$ delay time	t_{TCD}	15		15		15		ns	25
First SC edge to TRANSFER command delay time	t_{TSD}	10		10		10		ns	25
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	35	10	40	10	50	ns	
SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		30		40		ns	
$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	20		25		30		ns	
Serial data input to $\overline{\text{SE}}$ delay time	t_{SZE}	0		0		0		ns	
$\overline{\text{RAS}}$ to SD buffer turn-on time	t_{SRO}	10		15		15		ns	
Serial data input delay from $\overline{\text{RAS}}$	t_{SDD}	45		50		55		ns	
Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		0		ns	
Serial-input-mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ setup time	t_{ESR}	0		0		0		ns	
Serial-input-mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ hold time	t_{REH}	12		15		15		ns	
NONTRANSFER command to $\overline{\text{RAS}}$ setup time	t_{YS}	0		0		0		ns	26
NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	12		15		15		ns	26
DSF to $\overline{\text{RAS}}$ setup time	t_{FSR}	0		0		0		ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{RFH}	12		15		15		ns	
SC to QSF delay time	t_{SQD}		25		30		35	ns	
SPLIT TRANSFER setup time	t_{STS}	30		35		40		ns	
SPLIT TRANSFER hold time	t_{STH}	30		35		40		ns	
$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		65		85		105	ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF delay time	t_{TQD}		25		30		35	ns	
$\overline{\text{CAS}}$ to QSF delay time	t_{CQD}		35		40		45	ns	
$\overline{\text{RAS}}$ to first SC delay	t_{RSD}	80		95		105		ns	
$\overline{\text{CAS}}$ to first SC delay	t_{CSD}	20		25		35		ns	
Column address valid to first SC delay	t_{ASD}	45		55		65		ns	

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial clock cycle time	t_{SC}	25		30		35		ns	
Access time from SC	t_{SAC}		25		30		35	ns	24
SC precharge time (SC LOW time)	t_{SP}	10		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}	10		10		12		ns	
Access time from \overline{SE}	t_{SEA}		15		20		30	ns	24
\overline{SE} precharge time	t_{SEP}	10		15		15		ns	
\overline{SE} pulse width	t_{SE}	10		15		15		ns	
Serial data-out hold time after SC high	t_{SOH}	5		5		5		ns	24
Serial output buffer turn-off delay from \overline{SE}	t_{SEZ}	0	12	0	15	0	25	ns	24
Serial data-in setup time	t_{SDS}	0		0		0		ns	24
Serial data-in hold time	t_{SDH}	10		15		20		ns	24
SERIAL INPUT (Write) Enable setup time	t_{SWS}	0		0		0		ns	
SERIAL INPUT (Write) Enable hold time	t_{SWH}	10		15		20		ns	
SERIAL INPUT (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
SERIAL INPUT (Write) Disable hold time	t_{SWIH}	10		15		20		ns	

NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles and 1 SC cycle before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ4) is high impedance.
12. If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ4) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 2 TTL gates and 100pF. Output reference levels: $V_{OH} = 2.4V$; $V_{OL} = 0.4V$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (min)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t_{WCS} \leq t_{WCS} (MIN)$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t_{OD} and t_{OEh} are met. See the LATE-WRITE AC Timing diagram.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
24. SAM output timing is measured with a load equivalent to 2 TTL gate and 50pF. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
25. TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
26. NONTRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
27. LATE-WRITE and READ-MODIFY-WRITE cycles must have t_{OD} and t_{OEh} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t_{OEh} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.

DRAM READ CYCLE



MULTI-PORT DRAM

DRAM FAST-PAGE-MODE READ CYCLE



NOTE: WRITE or READ-MODIFY-WRITE cycles may be mixed with READ cycles while in FAST PAGE MODE.


WRITE CYCLE FUNCTION TABLE

LOGIC STATES				FUNCTION
RAS Falling Edge			CAS Falling Edge	
A ME/WE	B DSF	C DQ (Input)	D DQ (Input)	
1	0	X	DRAM Data	Normal DRAM WRITE
0	0	Write Mask	DRAM Data (Masked)	NONPERSISTENT (Load and Use Register) MASKED WRITE to DRAM
0	1	X	DRAM Data (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM
1	1	X	Write Mask	Load Mask Register

MULTIPOINT DRAM

NOTE: Refer to this function table to determine the logic states of "A", "B", "C", and "D" for the WRITE cycle timing diagrams on the following pages.


DRAM EARLY-WRITE CYCLE



MULTI-PORT DRAM

NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE



MULTIPOINT DRAM


NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**



NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM FAST-PAGE-MODE EARLY-WRITE CYCLE




MULTIPORT DRAM

- NOTE:**
1. READ cycles or READ-MODIFY-WRITE cycles can be mixed with WRITE cycles while in FAST PAGE MODE.
 2. The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM FAST-PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE or LATE-WRITE CYCLES)

MULTIPORT DRAM




- NOTE:**
1. READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in FAST PAGE MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.
 2. The logic states of "A", "B" and "C" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A0-A8)



CAS-BEFORE-RAS REFRESH CYCLE




DRAM HIDDEN-REFRESH CYCLE



NOTE: A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, $\overline{ME/WE}$ = LOW (when \overline{CAS} goes LOW) and $\overline{TR/OE}$ = HIGH. In the TRANSFER case, $\overline{TR/OE}$ = LOW (when \overline{RAS} goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of $\overline{TR/OE}$.


**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode)





- NOTE:**
1. There must be no rising edges on the SC input during this time period.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

DON'T CARE
 UNDEFINED

**REAL-TIME READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)




 DON'T CARE
 UNDEFINED

- NOTE:**
1. The \overline{SE} pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

MULTI-PORT DRAM

**SPLIT READ TRANSFER
(SPLIT DRAM-TO-SAM TRANSFER)**




MULTIPORT DRAM

NOTE: 1. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

▨ DON'T CARE
▩ UNDEFINED

**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)




DON'T CARE
 UNDEFINED

- NOTE:**
1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL-INPUT-MODE ENABLE cycle).
 2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of the state of \overline{SE} .
 3. There must be no rising edges on the SC input during this time period.
 4. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


**WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode)

MULTIPOINT DRAM





- NOTE:**
1. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 2. There must be no rising edges on the SC input during this time period.
 3. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

**ALTERNATE WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**




MULTI-PORT DRAM


- NOTE:**
1. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of the state of \overline{SE} .
 2. There must be no rising edges on the SC input during this time period.
 3. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

 DON'T CARE
 UNDEFINED

SAM SERIAL INPUT



SAM SERIAL OUTPUT



MULTIPOINT DRAM

VRAM

256K x 4 DRAM WITH 512 x 4 SAM

FEATURES

- Industry standard pinout, timing and functions
- High-performance CMOS silicon gate process
- Single +5V $\pm 10\%$ power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 4 DRAM port
512 x 4 SAM port
- No refresh required for Serial Access Memory
- Low power: 15mW standby; 275mW active, typical
- Fast access times – 80ns random, 25ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASKED WRITE
- SPLIT READ TRANSFER
- WRITE TRANSFER/SERIAL INPUT
- ALTERNATE WRITE TRANSFER
- BLOCK WRITE

OPTIONS

- Timing (DRAM, SAM)
 - 80ns, 25ns
 - 100ns, 30ns
 - 120ns, 35ns
- Packages
 - Plastic SOJ
 - Plastic ZIP

MARKING

- 8
-10
-12

DJ
Z


GENERAL DESCRIPTION

The MT42C4256 is a high-speed, dual port CMOS dynamic random access memory or video RAM (VRAM) containing 1,048,576 bits. These bits may be accessed by a 4-bit wide DRAM port or by a 512 x 4-bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.


The DRAM portion of the VRAM is functionally identical to the MT4C4256 (256K x 4 DRAM). Four 512-bit data registers make up the SAM portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths; the 4-bit random access I/O port, the four internal 512 bit wide paths between the DRAM and the SAM, and the 4-bit serial I/O port for the

PIN ASSIGNMENT (Top View)

28-Pin SOJ (E-9)



28-Pin ZIP (C-5)



SAM. The rest of the circuitry consists of the control, timing and address decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.

The operation and control of the MT42C4256 is compatible with (and can be identical to) the operation of the MT42C4064 (64K x 4 VRAM). However, the MT42C4256 offers several additional functions that may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following sections.




Figure 1
MT42C4256 BLOCK DIAGRAM

PIN DESCRIPTIONS

SOJ PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1	8	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
4	11	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ($\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a High-Z state.
7	14	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASKED WRITE cycle is performed, or Write Enable: $\overline{\text{ME}}/\overline{\text{WE}}$ is also used to select a READ ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$).
25	4	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a High-Z state. $\overline{\text{SE}}$ is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
22	1	DSF	Input	Special Function Select: DSF is used to indicate which special functions (BLOCK WRITE, MASKED WRITE vs. PERSISTENT MASKED WRITE, etc.) are used on a particular access cycle.
9	16	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 9 row-address bits and as a strobe for the $\overline{\text{ME}}/\overline{\text{WE}}$, $\overline{\text{TR}}/\overline{\text{OE}}$, DSF, $\overline{\text{SE}}$, $\overline{\text{CAS}}$ and DQ inputs.
21	28	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 9 column-address bits, enable the DRAM output buffers (along with $\overline{\text{TR}}/\overline{\text{OE}}$), and as a strobe for the DSF input.
19, 18, 17, 16, 13, 12, 11, 15, 10	26, 25, 24, 23, 20, 19, 18, 22, 17	A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 4-bit word out of the 256K available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes LOW) and the SAM start address (when $\overline{\text{CAS}}$ goes LOW).
5, 6, 23, 24	12, 13, 2, 3	DQ1 - DQ4	Input/ Output	DRAM Data I/O: DRAM input/Output for DRAM cycles; inputs for Mask Data Register and Color Register load cycles, and Bit and Column Mask inputs for BLOCK WRITE.
2, 3, 26, 27	9, 10, 5, 6	SDQ1 - SDQ4	Input/ Output	Serial Data I/O: Input, output, or High-Z.
20	27	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed. LOW if address is 0-255, HIGH if address is 256-511.
8	15	NC	–	No Connect: This pin should be left either unconnected or tied to ground.
14	21	Vcc	Supply	Power Supply: +5V \pm 10%
28	7	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C4256 may be divided into three functional blocks (see Figure 1): the DRAM, the transfer circuitry, and the SAM. All of the operations described below are shown in the AC Timing Diagrams section of this data sheet and summarized in the Truth Table.

Note: For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}(\overline{OE})$.

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C4256 VRAM must be refreshed to retain data. All 512 row address combinations must be accessed within 8ms. The MT42C4256 supports \overline{CAS} -BEFORE- \overline{RAS} , \overline{RAS} -ONLY and HIDDEN types of refresh cycles.

For the \overline{CAS} -BEFORE- \overline{RAS} REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data, and simply must perform 512 \overline{CAS} -BEFORE- \overline{RAS} cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for \overline{RAS} -ONLY refresh cycles. The DQ pins remain in a High-Z state for both the \overline{RAS} -ONLY and \overline{CAS} -BEFORE- \overline{RAS} refresh cycles.

HIDDEN REFRESH cycles are performed by toggling \overline{RAS} (and keeping \overline{CAS} LOW) after a READ or WRITE cycle. This performs \overline{CAS} -BEFORE- \overline{RAS} cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C4256 is fully static and does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the VRAM is nearly identical to standard 256Kx4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or in

“don’t care” states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion. In addition, the VRAM has several special functions that can be used when writing to the DRAM.

The 18 address bits that are used to select a 4-bit word from the 262,144 available are latched into the chip using the A0-A8, \overline{RAS} and \overline{CAS} inputs. First, the 9 row-address bits are set up on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 9 column address bits are set up on the address inputs and clocked-in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMs, the \overline{OE} pin is a “don’t care” when \overline{RAS} goes LOW. However, for the VRAM, when \overline{RAS} goes LOW, $(\overline{TR})/\overline{OE}$ selects between DRAM access or TRANSFER cycles. $(\overline{TR})/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition for all DRAM operations (except \overline{CAS} -BEFORE- \overline{RAS}).

If $(\overline{ME})/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ4 port. The $(\overline{TR})/\overline{OE}$ input must transition from HIGH to LOW sometime after \overline{RAS} falls to enable the DRAM output port.

For single port normal DRAMs, \overline{WE} is a “don’t care” when \overline{RAS} goes LOW. For the VRAM, $\overline{ME}/(\overline{WE})$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $\overline{ME}/(\overline{WE})$ is LOW at the \overline{RAS} HIGH-to-LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $\overline{ME}/(\overline{WE})$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition. If $(\overline{ME})/\overline{WE}$ is LOW before \overline{CAS} goes LOW, a DRAM EARLY-WRITE operation is performed and the data present on the DQ1-DQ4 data port will be written into the selected memory cells. If $(\overline{ME})/\overline{WE}$ goes LOW after \overline{CAS} goes LOW, a DRAM LATE-WRITE operation is performed. Refer to the AC timing diagrams.

The VRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE (Late or Early), and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.


NON PERSISTENT MASKED WRITE

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only specific bits within a 4-bit word. The MT42C4256 supports two types of MASKED WRITE cycles, NONPERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/\overline{WE}$ and DSF are LOW at the RAS HIGH to LOW transition, a NONPERSISTENT MASKED WRITE is performed and the data (mask data) present on the DQ1-DQ4 inputs will be written into the mask data register. The mask data acts as an individual write enable for each of the four DQ1-DQ4 pins. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows

normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit is HIGH) or ignored (if the mask data bit is LOW). The DRAM contents that correspond to masked input bits will not be changed during the WRITE cycle. The MASKED WRITE is nonpersistent (must be re-entered at every RAS cycle) if DSF is LOW when RAS goes LOW. The mask data register is cleared at the end of every NONPERSISTENT MASKED WRITE. FAST PAGE MODE can be used with NONPERSISTENT MASKED WRITE to write several column locations in an addressed row. The same mask is used during the entire FAST-PAGE-MODE RAS cycle. An example NONPERSISTENT MASKED WRITE cycle is shown in Figure 2.

MULTIPORT DRAM



**Figure 2
NONPERSISTENT MASKED WRITE EXAMPLE**

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF HIGH when RAS goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register by performing a NONPERSISTENT MASKED WRITE cycle before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ LOW and DSF HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE cycle, the data

present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls, and the mask data register will not be cleared at the end of the cycle. Any number of PERSISTENT MASKED WRITE cycles, to any address, may be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and two PERSISTENT MASKED WRITE cycles in operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers that cannot provide mask data to the DQ pins at \overline{RAS} time to perform MASKED WRITE operations. PERSISTENT MASKED WRITE operations may be performed during FAST PAGE MODE cycles and the same mask will apply to all addressed columns in the addressed row.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE




Figure 4
BLOCK WRITE EXAMPLE

BLOCK WRITE

If DSF is HIGH when $\overline{\text{CAS}}$ goes LOW, the MT42C4256 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register are directly written to four adjacent column locations (see Figure 4). The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOADCOLOR REGISTER).

The row is addressed as in a normal DRAM WRITE cycle, however when $\overline{\text{CAS}}$ goes LOW only the A2-A8 inputs are used. A2-A8 specify the "block" of four adjacent column locations that will be accessed. The DQ inputs are then used

to determine what combination of the four column locations will be changed. DQ1 acts as a write enable for column location A0=0, A1=0; DQ2 controls column location A0=1, A1=0; DQ3 controls A0=0, A1=1; and DQ4 controls A0=1, A1=1. The write enable controls are active HIGH; a logic 1 enables and a logic 0 disables the WRITE function.

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.

NONPERSISTENT MASKED BLOCK WRITE

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NONPERSISTENT MASKED BLOCK WRITE operates exactly like the normal NONPERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NONPERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSFLOW when \overline{RAS} goes LOW initiates a NONPERSISTENT MASKED cycle. The DSF pin must be driven HIGH when \overline{CAS} goes LOW, to perform the NONPERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes may be masked and any combination of the four column locations may be masked.

PERSISTENT MASKED BLOCK WRITE

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

LOAD MASK DATA REGISTER

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the

combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF being HIGH when \overline{RAS} goes LOW indicates the cycle is a LOAD REGISTER cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed.

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the four DQ planes.

LOAD COLOR REGISTER

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER (to or from the DRAM), and DSF is used to select between NORMAL TRANSFER, SPLIT READ TRANSFER, and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available is described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the four 512-bit DRAM row planes that are to be transferred to the four SAM data register planes. The column address bits indicate the start address (or Tap address) of the serial output cycle from the SAM data registers. \overline{CAS} must fall for every TRANSFER in order to load a valid Tap address. A read transfer may be accom-

plished two ways. If the transfer is to be synchronized with SC (REAL-TIME READ TRANSFER), $\overline{TR}/(\overline{OE})$ is taken HIGH after \overline{CAS} goes LOW. If the transfer does not have to be synchronized with SC (READ TRANSFER), $\overline{TR}/(\overline{OE})$ may go HIGH before \overline{CAS} goes LOW (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are written into the SAM data registers and the serial shift start address is stored in an internal 9-bit register. QSF will be LOW if access is from the lower half (addresses 0 through 255), and HIGH if access is from the upper half (256 through 511). If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. The SAM address pointer will increment with the SC LOW-to-HIGH transition, regardless of the state of \overline{SE} . Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.




Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER (SRT) cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the REAL-TIME READ TRANSFER cycle has to occur immediately after the last bit of "old data" was clocked out of the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} or \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles. A SPLIT READ TRANSFER does not change the direction of the SAM port.

A normal, non-split READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to provide a reference to which half of the SAM the access will begin and set SAM I/O direction. Then SPLIT READ TRANSFERS may be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in non split transfers, the row address is used to specify the DRAM row to be transferred. The column address, A0-A7, is used to input the SAM tap address. Address pin A8 is a "don't care" when the Tap address is loaded at the HIGH to LOW transition of \overline{CAS} . It is internally generated so that the SPLIT TRANSFER will be to the SAM half not currently being accessed.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and load the Tap address. Serial access continues, and when the SAM address counter reaches 255 ("A8"=0, A0-A7=1) the new Tap address is loaded for the next half ("A8"=1, A0-A7=Tap) and the QSF output goes HIGH. Once the serial access has switched to the upper SAM, new data may be transferred to the lower SAM. The controller must wait for the state of QSF to change and then the new data may be transferred to the SAM half not being accessed. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transfer the upper half of row 1 to the upper SAM. If the half boundary is reached, before a SRT is done for the next half, a Tap address of "0" will be used. Access will start at 0 if going to the lower half, 256 if going to the upper. See Figure 6.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously except $(\overline{ME})/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row to which the SAM data registers will be written. The column address (Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER changes the direction of the SAM I/O buffers to the input mode. QFS is LOW if access is to the lower half of the SAM, and HIGH if access is to the upper half.

PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)

The PSEUDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is HIGH and $(\overline{ME})/\overline{WE}$ is LOW when \overline{RAS} goes LOW, allowing \overline{SE} to be a "don't care." This allows the outputs to be disabled using \overline{SE} during a WRITE TRANSFER cycle.

POWER-UP AND INITIALIZATION

When V_{cc} is initially supplied or when refresh is interrupted for more than 8ms, the MT42C4256 must be initialized.

After V_{cc} is at specified operating conditions, for 100 μ s minimum, eight \overline{RAS} cycles must be executed to initialize the dynamic memory array. When the device is initialized the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of $(\overline{TR})/\overline{OE}$. The DRAM array will contain random data. QSF will be drawing data.

The SAM portion of the MT42C4256 is completely static in operation and does not require refresh or initialization. The SAM port will power-up in the serial input mode (WRITE TRANSFER) and the I/O pins (SDQs) will be High-Z, regardless of the state of $\overline{SE}_{a,b}$. The mask and color register will contain random data after power-up.




Figure 6
SPLIT SAM TRANSFER

MULTIPORT DRAM

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE					CAS FALL	A0 - A8 ¹		DQ1 - DQ4 ²		REGISTERS	
		CAS	TR/OE	ME/WE	DSF	SE	DSF	RAS	CAS	RAS	CAS ³ WE	MASK	COLOR
DRAM OPERATIONS													
CBR	CAS-BEFORE-RAS REFRESH	0	X	1	X	X	X	—	X	—	X	X	X
ROR	RAS-ONLY REFRESH	1	1	X	X	X	—	ROW	—	X	—	X	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	0	ROW	COLUMN	X	VALID	X	X
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	0	ROW	COLUMN	X	VALID DATA	USE	X
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	X	1	ROW	COLUMN (A2 - A8)	X	COLUMN MASK	X	USE
BWNM	NONPERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	X	1	ROW	COLUMN	WRITE MASK	COLUMN MASK	LOAD & USE	USE
BWOM	PERSISTENT (USE MASKED REGISTER) MASKED BLOCK WRITE TO DRAM	1	1	0	1	X	1	ROW	COLUMN (A2 - A8)	X	COLUMN MASK	USE	USE
REGISTER OPERATIONS													
LMR	LOAD MASK REGISTER	1	1	1	1	X	0	ROW ⁴	X	X	WRITE MASK	LOAD	X
LCR	LOAD COLOR REGISTER	1	1	1	1	X	1	ROW ⁴	X	X	COLOR DATA	X	LOAD
TRANSFER OPERATIONS													
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	X	ROW	TAP ⁵	X	X	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	X	ROW	TAP ⁵	X	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	X	ROW	TAP ⁵	X	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)	1	0	0	0	1	X	ROW ⁴	TAP ⁵	X	X	X	X
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	X	ROW	TAP ⁵	X	X	X	X

- NOTE:**
1. These columns show what must be present on the A0-A8 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 2. These columns show what must be present on the DQ1-DQ4 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 3. On WRITE cycles, the input data is latched at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{ME/WE}}$, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{TR/OE}}$, whichever is later.
 4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
 5. This is the SAM location that the first SC cycle will access. For Split SAM transfers, the Tap will be the first address location accessed of the "new" SAM half after the boundary of the current half is reached (255 for lower half, 511 for upper half).



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V)	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{ME/WE}}$, $\overline{\text{TR/OE}}$, $\overline{\text{SC}}$, $\overline{\text{SE}}$, DSF	C _{I2}		8	pF	2
Input/Output Capacitance: DQ, SDQ	C _{I/O}		9	pF	2
Output Capacitance: QSF	C _O		9	pF	2

MULTIPOINT DRAM

CURRENT DRAIN, SAM IN STANDBY

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	lcc1	90	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$; $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	lcc2	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{IH}}$ after 8 $\overline{\text{RAS}}$ cycles min)	lcc3	10	10	10	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{\text{IH}}$)	lcc4	90	80	70	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	lcc5	80	70	60	mA	3, 5
SAM/DRAM DATA TRANSFER	lcc6	95	85	75	mA	3

CURRENT DRAIN, SAM ACTIVE (t_{SC} = MIN)

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	lcc7	130	120	110	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$; $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	lcc8	110	100	90	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{IH}}$ after 8 $\overline{\text{RAS}}$ cycles min)	lcc9	50	45	40	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{\text{IH}}$)	lcc10	130	120	110	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	lcc11	120	110	100	mA	3, 4, 5
SAM/DRAM DATA TRANSFER	lcc12	135	125	115	mA	3, 4

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{cc} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		180		210		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	205		235		280		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	45		55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t_{PRWC}	100		110		140		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		25		30	ns	15
Access time from $(\overline{\text{TR}})/\overline{\text{OE}}$	t_{OE}		20		25		30	ns	
Access time from column address	t_{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t_{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t_{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	55	20	70	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		10		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	17	40	20	50	20	60	ns	18
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	40		50		60		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	30	ns	20, 23
Output Disable	t_{OD}	0	20	0	20	0	30	ns	23
Output Disable hold time from start of write	t_{OEH}		15		15		20	ns	27
Output Enable to $\overline{\text{RAS}}$ delay	t_{ORD}		0		0		0	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		70		85		ns	
Write command pulse width	t^{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		20		25		ns	
Data-in setup time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	110		130		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	70		80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time (CAS-BEFORE-RAS REFRESH)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CAS-BEFORE-RAS REFRESH)	t^{CHR}	30		30		30		ns	5
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t^{WSR}	0		0		0		ns	
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t^{RWH}	12		15		15		ns	
Mask Data to $\overline{\text{RAS}}$ setup time	t^{MS}	0		0		0		ns	
Mask Data to $\overline{\text{RAS}}$ hold time	t^{MH}	12		15		15		ns	

MULTIPOINT DRAM

TRANSFER AND MODE CONTROL TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
TRANSFER command to $\overline{\text{RAS}}$ setup time	t_{TLS}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	12	10,000	15	10,000	15	10,000	ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	ns	25
TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		ns	25
TRANSFER command to column address hold time (for REAL-TIME READ TRANSFER only)	t_{ATH}	25		30		35		ns	25
TRANSFER command to SC lead time	t_{TSL}	5		5		5		ns	25
TRANSFER command to $\overline{\text{RAS}}$ lead time	t_{TRL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ delay time	t_{TRD}	15		15		15		ns	25
TRANSFER command to $\overline{\text{CAS}}$ time	t_{TCL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{CAS}}$ delay time	t_{TCD}	15		15		15		ns	25
First SC edge to Transfer command delay time	t_{TSD}	10		10		10		ns	25
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	35	10	40	10	50	ns	
SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		30		40		ns	
$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	20		25		30		ns	
Serial data input to $\overline{\text{SE}}$ delay time	t_{SZE}	0		0		0		ns	
$\overline{\text{RAS}}$ to SD buffer turn-on time	t_{SRO}	10		15		15		ns	
Serial data input delay from $\overline{\text{RAS}}$	t_{SDD}	45		50		55		ns	
Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		0		ns	
Serial-input-mode enable (SE) to $\overline{\text{RAS}}$ setup time	t_{ESR}	0		0		0		ns	
Serial-input-mode enable (SE) to $\overline{\text{RAS}}$ hold time	t_{REH}	10		15		15		ns	
NONTRANSFER command to $\overline{\text{RAS}}$ setup time	t_{YS}	0		0		0		ns	26
NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	12		15		15		ns	26
DSF to $\overline{\text{RAS}}$ setup time	t_{FSR}	0		0		0		ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{RFH}	12		15		15		ns	
SC to QSF delay time	t_{SQD}		25		30		35	ns	
SPLIT TRANSFER setup time	t_{STS}	30		35		40		ns	
SPLIT TRANSFER hold time	t_{STH}	30		35		40		ns	
$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		65		85		105	ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{FHR}	60		65				ns	
DSF to $\overline{\text{CAS}}$ Set up time	t_{FSC}	0		0		0		ns	
DSF to $\overline{\text{CAS}}$ hold time	t_{CFH}	15		20				ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF delay time	t_{TQD}		25		30		35	ns	
$\overline{\text{CAS}}$ to QSF delay time	t_{CQD}		35		40		45	ns	
$\overline{\text{RAS}}$ to first SC delay	t_{RSD}	80		95		105		ns	
$\overline{\text{CAS}}$ to first SC delay	t_{CSD}	20		25		35		ns	
Column address valid to first SC delay	t_{ASD}	45		55		65		ns	

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial clock-cycle time	t_{SC}	25		30		35		ns	
Access time from SC	t_{SAC}		25		25		35	ns	24
SC precharge time (SC LOW time)	t_{SP}	10		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}	10		10		12		ns	
Access time from \overline{SE}	t_{SEA}		15		20		30	ns	24
\overline{SE} precharge time	t_{SEP}	10		15		15		ns	
\overline{SE} pulse width	t_{SE}	10		15		15		ns	
Serial data-out hold time after SC high	t_{SOH}	5		5		5		ns	24
Serial output buffer turn-off delay from \overline{SE}	t_{SEZ}	0	12	0	15	0	25	ns	24
Serial data-in setup time	t_{SDS}	0		0		0		ns	24
Serial data-in hold time	t_{SDH}	10		15		20		ns	24
Serial input (Write) Enable setup time	t_{SWS}	0		0		0		ns	
Serial input (Write) Enable hold time	t_{SWH}	10		15		20		ns	
Serial input (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
Serial input (Write) Disable hold time	t_{SWIH}	10		15		20		ns	

NOTES


- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- Icc is dependent on cycle rates.
- Icc is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ4) is high impedance.
- If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ4) may contain data from the last valid READ cycle.
- DRAM output timing measured with a load equivalent to 2 TTL gates and $100pF$. Output reference levels: $V_{OH} = 2.4V$; $V_{OL} = 0.4V$.
- Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t_{WCS} \leq t_{WCS} (MIN)$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t_{OD} and t_{OEH} are met. See the LATE-WRITE AC Timing diagram.
- These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in LATE-WRITE or READ-WRITE cycles.
- During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
- SAM output timing is measured with a load equivalent to 2 TTL gate and $50pF$. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
- Transfer command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
- Non transfer command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
- LATE-WRITE and READ-MODIFY-WRITE cycles must have t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.



DRAM READ CYCLE



MULTIPORT DRAM

DRAM FAST-PAGE-MODE READ CYCLE



 DON'T CARE
 UNDEFINED

MULTIPOINT DRAM

NOTE: 1. WRITE cycles or READ-MODIFY-WRITE cycles may be mixed with READ cycles while in FAST PAGE MODE.


WRITE CYCLE FUNCTION TABLE¹

LOGIC STATES					FUNCTION
RAS Falling Edge			CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DSF	E ² DQ (Input)	
1	0	X	0	DRAM Data	Normal DRAM WRITE (or READ)
0	0	Write Mask	0	DRAM Data (Masked)	NONPERSISTENT (Load and Use) MASKED WRITE to DRAM
0	1	X	0	DRAM Data (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM
1	0	X	1	Column Mask	BLOCK WRITE to DRAM (No Data Mask)
0	0	Write Mask	1	Column Mask	NONPERSISTENT (Load and Use) MASKED BLOCK WRITE to DRAM
0	1	X	1	Column Mask	PERSISTENT (Use Register) MASKED BLOCK WRITE to DRAM
1	1	X	0	Write Mask	Load Mask Register
1	1	X	1	Color Data	Load Color Register

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for the WRITE cycle timing diagrams on the following pages.
 2. $\overline{\text{CAS}}$ or $\overline{\text{ME/WE}}$, whichever occurs later.


DRAM EARLY-WRITE CYCLE ¹

MULTI-PORT DRAM



NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM LATE-WRITE CYCLE¹




MULTIPOINT DRAM

NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**


MULTI-PORT DRAM



NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM FAST-PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE OR LATE-WRITE CYCLES)**


MULTI-PORT DRAM




NOTE:



1. READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in FAST PAGE MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.
2. The logic states of "A", "B" and "C" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM RAS-ONLY REFRESH CYCLE
(ADDR = A0-A8)




CAS-BEFORE-RAS REFRESH CYCLE



 DON'T CARE
 UNDEFINED

DRAM HIDDEN-REFRESH CYCLE


MULTIPORT DRAM



NOTE: 1. A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, $\overline{ME/WE} = \text{LOW}$ (when CAS goes LOW) and $\overline{TR/OE} = \text{HIGH}$. In the TRANSFER case, $\overline{TR/OE} = \text{LOW}$ (when RAS goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of $\overline{TR/OE}$.


**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**

(When part was previously in the SERIAL INPUT mode.)





- NOTE:**
1. There must be no rising edges on the SC input during this time period.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

**REAL-TIME READ-TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)




MULTI-PORT DRAM

- NOTE:**
1. The \overline{SE} pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


 DON'T CARE
 UNDEFINED

**SPLIT READ TRANSFER
(SPLIT DRAM-TO-SAM TRANSFER)**



NOTE: 1. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)





▨ DON'T CARE
▩ UNDEFINED

- NOTE:**
1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL-INPUT-MODE ENABLE cycle).
 2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 3. There must be no rising edges on the SC input during this time period.
 4. STS is LOW to select SAMa or HIGH to select SAMb
 5. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.


**WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode)





- NOTE:**
1. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 2. There must be no rising edges on the SC input during this time period.
 3. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.

 DON'T CARE
 UNDEFINED


**ALTERNATE WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**



 DON'T CARE
 UNDEFINED


- NOTE:**
1. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 2. There must be no rising edges on the SC input during this time period.
 3. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.



SAM SERIAL INPUT



MULTI-PORT DRAM

SAM SERIAL OUTPUT



 DON'T CARE
 UNDEFINED

VRAM

128K x 8 DRAM WITH 256 x 8 SAM

FEATURES

- Industry standard pinout, timing and functions
- High performance CMOS silicon gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 128K x 8 DRAM port
256 x 8 SAM port
- No refresh required for Serial Access Memory
- Low power: 15mW standby; 275mW active, typical
- Fast access times – 100ns random, 30ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASKED WRITE
- SPLIT READ TRANSFER
- WRITE TRANSFER/SERIAL INPUT
- ALTERNATE WRITE TRANSFER

OPTIONS

- Timing (DRAM, SAM)
100ns, 30ns
120ns, 35ns
- Packages
Plastic SOJ

MARKING

-10
-12

DJ


GENERAL DESCRIPTION

The MT42C8127 is a high speed, dual port CMOS dynamic random access memory, or Video RAM (VRAM) containing 1,048,576 bits. These bits may be accessed either by an 8-bit wide DRAM port or by a 256 x 8-bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the VRAM is functionally identical to the MT4C4256 (256K x 4-bit DRAM). Eight 256-bit data registers make up the serial access memory portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths: the 8-bit random access I/O port, the eight internal 256 bit wide paths between the DRAM and the SAM, and the 8-bit serial I/O port for the SAM. The rest of the circuitry consists of the control, timing, and address decoding logic.

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)



Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.

The operation and control of the MT42C8127 is compatible with (and can be identical to) the operation of the MT42C4064 (64K x 4 VRAM). However, the MT42C8127 offers several additional functions that may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following sections.

MULTIPORT DRAM

PIN DESCRIPTIONS

SOJ PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
6	16	$\overline{\text{TR/OE}}$	Input Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ($\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in the High-Z state.
12	$\overline{\text{ME/WE}}$	Input	Mask Enable: If $\overline{\text{ME/WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASKED WRITE cycle is performed, or Write Enable: $\overline{\text{ME/WE}}$ is also used to select a READ ($\overline{\text{ME/WE}}$ = H) or WRITE ($\overline{\text{ME/WE}}$ = L) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{\text{ME/WE}}$ = H) or WRITE TRANSFER ($\overline{\text{ME/WE}}$ = L).
35	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in the High-Z state. $\overline{\text{SE}}$ is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a PSEUDO WRITE TRANSFER cycle is performed.
29	DSF	Input	Special Function Select: DSF is used to indicate which special functions (MASKED WRITE vs. PERSISTENT MASKED WRITE, etc.) are used for a particular access cycle.
14	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 9 row-address bits and as a strobe for the $\overline{\text{ME/WE}}$, $\overline{\text{TR/OE}}$, DSF, and DQ inputs.
27	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 8 column-address bits and enable the DRAM output buffers (DQ's) (along with $\overline{\text{TR/OE}}$).
25, 24, 23, 22, 19, 18, 17, 21, 16	A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 8-bit word out of the 131,072 available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes LOW) and A0-A7 indicate the SAM start address (when $\overline{\text{CAS}}$ goes LOW). A7, A8 = "don't care" for the start address when doing SPLIT TRANSFERS.
7, 8, 9, 10, 31, 32, 33, 34	DQ1 - DQ8	Input/ Output	DRAM Data I/O: Data Input/Output for DRAM cycles; inputs for the LOAD MASK REGISTER cycles.
2, 3, 4, 5, 36 37, 38, 39	SDQ1 - SDQ8	Input/ Output	Serial Data I/O: Input/Output for SAM access cycles or High-Z, when $\overline{\text{SE}}$ = HIGH.
26	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed. LOW if address 0 to 127, HIGH if address 128 to 255.
13, 15, 28	NC	–	No Connect: This pin should be either left unconnected or tied to ground.
11, 20	Vcc	Supply	Power Supply: +5V \pm 10%
30, 40	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C8127 can be divided into three functional blocks (see Figure 1): the DRAM, the transfer circuitry, and the serial access memory (SAM). All of the operations described below are shown in the AC Timing Diagrams section of this data sheet and summarized in the Truth Table.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations, the TR/OE pin will be shown as TR/(OE).*

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C8127 VRAM must be refreshed to retain data. All 512 row-address combinations must be accessed within 8ms. The MT42C8127 supports $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$, $\overline{\text{RAS}}\text{-ONLY}$ and HIDDEN types of refresh cycles.

For the $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data, and simply must perform 512 $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for $\overline{\text{RAS}}\text{-ONLY}$ REFRESH cycles. The DQ pins remain in a High-Z state for both the $\overline{\text{RAS}}\text{-ONLY}$ and $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ cycles.

HIDDEN REFRESH cycles are performed by toggling $\overline{\text{RAS}}$ (and keeping $\overline{\text{CAS}}$ LOW) after a READ or WRITE cycle. This performs $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$ cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C8127 is fully static and does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the VRAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or “don’t

care” states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion. In addition, the VRAM has several special functions that can be used when writing to the DRAM.

The 17 address bits that are used to select an 8-bit word from the 131,072 available are latched into the chip using the A0-A8, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ inputs. First, the 9 row-address bits are set-up on the address inputs and clocked into the part when $\overline{\text{RAS}}$ transitions from HIGH to LOW. Next, the 8 column-address bits are set-up on the address inputs and clocked-in when $\overline{\text{CAS}}$ goes from HIGH to LOW.

For single port DRAMS, the $\overline{\text{OE}}$ pin is a “don’t care” when $\overline{\text{RAS}}$ goes LOW. However, for the VRAM, when $\overline{\text{RAS}}$ goes LOW, $(\overline{\text{TR}})/\overline{\text{OE}}$ selects between DRAM access or TRANSFER cycles. $(\overline{\text{TR}})/\overline{\text{OE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH-to-LOW transition for all DRAM operations (except $\overline{\text{CAS}}\text{-BEFORE-}\overline{\text{RAS}}$).

If $(\overline{\text{ME}})/\overline{\text{WE}}$ is HIGH when $\overline{\text{CAS}}$ goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ8 port. The $(\overline{\text{TR}})/\overline{\text{OE}}$ input must transition from HIGH to LOW sometime after $\overline{\text{RAS}}$ falls to enable the DRAM output port.

For single port normal DRAMS, $\overline{\text{WE}}$ is a “don’t care” when $\overline{\text{RAS}}$ goes LOW. For the VRAM, $\overline{\text{ME}}/(\overline{\text{WE}})$ is used, when $\overline{\text{RAS}}$ goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $\overline{\text{ME}}/(\overline{\text{WE}})$ is LOW at the $\overline{\text{RAS}}$ HIGH to LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $\overline{\text{ME}}/(\overline{\text{WE}})$ must be HIGH at the $\overline{\text{RAS}}$ HIGH-to-LOW transition. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW before $\overline{\text{CAS}}$ goes LOW, a DRAM EARLY-WRITE operation is performed and the data present on the DQ1-DQ8 data port will be written into the selected memory cells. If $(\overline{\text{ME}})/\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, a DRAM LATE-WRITE operation is performed. Refer to the AC timing diagrams.

The VRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE (Late or Early), and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.

NONPERSISTENT MASKED WRITE

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only specific bits within an 8-bit word. The MT42C8127 supports two types of MASKED WRITE cycles, NONPERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/(\overline{WE})$ and DSF are LOW at the \overline{RAS} HIGH-to-LOW transition, a NONPERSISTENT MASKED WRITE is performed and the data (mask data) present on the DQ1-DQ8 inputs will be written into the mask data register. The mask data acts as an individual WRITE ENABLE for each of the eight DQ1-DQ8 pins. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and

allows normal WRITE operation to proceed. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit is HIGH) or ignored (if the mask data bit is LOW). The DRAM contents that correspond to masked input bits will not be changed during the WRITE cycle. The MASKED WRITE is non-persistent (must be re-entered at every \overline{RAS} cycle) if DSF is LOW when \overline{RAS} goes LOW. The mask data register is cleared at the end of every NONPERSISTENT MASKED WRITE. FAST PAGE MODE can be used with NONPERSISTENT MASKED WRITE to write several column locations in an addressed row. The same mask is used during the entire FAST-PAGE-MODE \overline{RAS} cycle. An example NONPERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 2
NONPERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF HIGH when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register by performing a NONPERSISTENT MASKED WRITE cycle before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ LOW and DSF HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE, the data present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls and the mask data register will not be cleared at the end of the cycle. Any number of PERSISTENT MASKED WRITES, to any address, may be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and two PERSISTENT MASKED WRITE cycles in operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers, that cannot provide mask data to the DQ pins at \overline{RAS} time, to perform MASKED WRITE operations. PERSISTENT MASKED WRITE operations can be performed during

FAST PAGE MODE and the same mask will apply to all addressed columns in the addressed row.

LOAD MASK DATA REGISTER

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed.

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE cycles to selectively enable writes to the eight DQ planes.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

DON'T CARE

TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER (to or from the DRAM), and DSF is used to select between NORMAL TRANSFER, SPLIT READ TRANSFER, and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available is described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the eight 256-bit DRAM row planes that are to be transferred to the eight SAM data register planes. The column address bits indicate the start address (or Tap address) of the serial output cycle from the SAM data registers. \overline{CAS} must fall for every TRANSFER in order to load a valid Tap address. A read transfer may be accom-

plished two ways. If the transfer is to be synchronized with SC (REAL-TIME READ TRANSFER), $\overline{TR}/(\overline{OE})$ is taken HIGH after \overline{CAS} goes LOW. If the transfer does not have to be synchronized with SC (READ TRANSFER), $\overline{TR}/(\overline{OE})$ may go HIGH before \overline{CAS} goes LOW (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are written into the SAM data registers and the serial shift start address is stored in an internal 8-bit register. QSF will be LOW if access is from the lower half (addresses 0 through 127), and HIGH if access is from the upper half (128 through 255). If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. The SAM address pointer will increment with the SC LOW to HIGH transition, regardless of the state of \overline{SE} . Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.

MULTIPORT DRAM




Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the REAL-TIME READ TRANSFER cycle has to occur immediately after the last bit of "old data" was clocked out of the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The TR/(OE) timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of TR/(OE) is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of RAS or CAS. The transfer timing is generated internally for SPLIT TRANSFER cycles.

A normal, non-split READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to provide a reference to which half of the SAM the access will begin. Then SPLIT READ TRANSFERS may be initiated by taking DSF HIGH when RAS goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The column address, A0-A6, is used to input the SAM Tap address. Address pins A7 and A8 are "don't care" when the Tap address is loaded at the HIGH to LOW transition of CAS. It is internally generated so that the SPLIT TRANSFER will be to the SAM half not currently being accessed.

Figure 5 shows a typical SPLIT READ TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and load the Tap address. Serial access continues, and when the SAM address counter reaches 127 ("A7"=0, A0-A6=1) the new Tap address is loaded for the next half ("A7"=1, A0-A6=Tap) and the QSF output goes HIGH. Once the serial access has switched to the upper SAM, new data may be transferred to the lower SAM. The controller must wait for the state of QSF to change and then the new data may be transferred to the SAM half not being accessed. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transfer the upper half of row 1 to the upper SAM.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously except (ME)/WE and SE must be LOW when RAS goes LOW. The row address indicates the DRAM row to which the SAM data registers will be written. The column address (Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER changes the direction of the SAM I/O buffers to the input mode. QSF will indicate the SAM half accessed.

PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)

The PSEUDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER. A PSEUDO WRITE TRANSFER is a WRITE TRANSFER cycle with SE held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is HIGH and (ME)/WE is LOW when RAS goes LOW, allowing SE to be a "don't care." This allows the outputs to be disabled using SE during a WRITE TRANSFER cycle.

POWER UP AND INITIALIZATION

When Vcc is initially supplied or when refresh is interrupted for more than 8ms, the MT42C8127 must be initialized.

After Vcc is at specified operating conditions, for 100µs minimum, 8 RAS cycles and 1 SC cycle must be executed to initialize the memory array. When the device is initialized the DRAM I/O pins (DQ's) are in a High-Z state, regardless of the state of (TR)/OE. The DRAM array will contain random data.

The SAM portion of the MT42C8127 is completely static in operation and does not require refresh or initialization. The SAM port will power-up in the serial input mode (WRITE TRANSFER) and the I/O pins (SDQ's) will be High-Z, regardless of the state of SEa,b. The mask register will contain random data after power-up.

MULTIPORT DRAM

MT42C8127

MICRON
TECHNOLOGY, INC.

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE					A0 - A8 ¹		DQ1 - DQ8 ²		MASK REGISTER
		CAS	TR / OE	ME / WE	DSF	SE	RAS	CAS ³ A8=X	RAS	CAS ³	
	DRAM OPERATIONS										
CBR	$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH	0	X	X	X	X	—	X	—	X	X
ROR	$\overline{\text{RAS}}$ -ONLY REFRESH	1	1	X	X	X	ROW	—	X	—	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	ROW	COLUMN	X	VALID DATA	X
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	ROW	COLUMN	X	VALID DATA	USE
	REGISTER OPERATIONS										
LMR	LOAD MASK REGISTER	1	1	1	1	X	ROW ⁴	X	X	WRITE MASK	LOAD
	TRANSFER OPERATIONS										
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	ROW	TAP ⁵	X	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	ROW	TAP ⁵	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	ROW	TAP ⁵	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)	1	0	0	0	1	ROW ⁴	TAP ⁵	X	X	X
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	ROW	TAP ⁵	X	X	X

- NOTE:**
1. These columns show what must be present on the A0-A8 inputs when $\overline{\text{RAS}}$ falls and A0-A7 when $\overline{\text{CAS}}$ falls.
 2. These columns show what must be present on the DQ1-DQ8 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 3. On WRITE cycles, the input data is latched at the falling edge of CAS or ME/WE, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of $\overline{\text{CAS}}$ or TR/OE, whichever is later.
 4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
 5. This is the first SAM address location that the first SC cycle will access. For Split SAM transfers, the Tap will be the first address location accessed of the "new" SAM half after the boundary of the current half is reached (127 for lower half, 255 for upper half).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Operating Temperature, Ta(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1 W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC}), all other pins not under test = 0V)	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{OUT} ≤ V _{CC})	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{ME/WE}}$, $\overline{\text{TR/OE}}$, $\overline{\text{SC}}$, $\overline{\text{SE}}$, DSF	C _{I2}		8	pF	2
Input/Output Capacitance: DQ, SDQ	C _{I/O}		9	pF	2
Output Capacitance: QSF	C _O		9	pF	2

MULTIPOINT DRAM

CURRENT DRAIN, SAM IN STANDBY

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: T _{RC} = T _{RC(MIN)})	lcc1	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}}$ = V _{IL} ; $\overline{\text{CAS}}$ = Cycling: T _{PC} = T _{PC(MIN)})	lcc2	60	70	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min)	lcc3	10	10	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$)	lcc4	80	70	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	lcc5	70	60	mA	3, 5
SAM/DRAM DATA TRANSFER	lcc6	85	75	mA	3

CURRENT DRAIN, SAM ACTIVE (t_{sc} = MIN)

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: T _{RC} = T _{RC(MIN)})	lcc7	120	110	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}}$ = V _{IL} ; $\overline{\text{CAS}}$ = Cycling: T _{PC} = T _{PC(MIN)})	lcc8	100	90	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min)	lcc9	45	40	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$)	lcc10	120	110	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	lcc11	110	100	mA	3, 4, 5
SAM/DRAM DATA TRANSFER	lcc12	125	115	mA	3, 4

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

MULTIPOINT DRAM

A.C. CHARACTERISTICS		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	180		210		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	235		280		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t_{PRWC}	110		140		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		30		35	ns	15
Access time from (TR)/OE	t_{OE}		25		30	ns	
Access time from column address	t_{AA}		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t_{RASP}	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	30		35		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	70		80		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	30	10,000	35	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	100		120		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t_{CP}	10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	70	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		10		ns	
Row address setup time	t_{ASR}	0		0		ns	
Row address hold time	t_{RAH}	15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	20	50	20	60	ns	18
Column address setup time	t_{ASC}	0		0		ns	
Column address hold time	t_{CAH}	20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	50		60		ns	
Read command setup time	t_{RCS}	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	30	ns	20, 23
Output Disable	t_{OD}	0	20	0	30	ns	23
Output Disable hold time from start of write	t_{OEH}		15		20	ns	27
Output Enable to $\overline{\text{RAS}}$ delay	t_{ORD}		0		0	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write command setup time	t^1_{WCS}	0		0		ns	21
Write command hold time	t^1_{WCH}	20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{WCR}	70		85		ns	
Write command pulse width	t^1_{WP}	15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^1_{RWL}	20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^1_{CWL}	20		25		ns	
Data-in setup time	t^1_{DS}	0		0		ns	22
Data-in hold time	t^1_{DH}	20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^1_{DHR}	70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^1_{RWD}	130		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^1_{AWD}	80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^1_{CWD}	60		75		ns	21
Transition time (rise or fall)	t^1_T	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^1_{REF}		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^1_{RPC}	0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^1_{CSR}	10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t^1_{CHR}	30		30		ns	5
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t^1_{WSR}	0		0		ns	
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t^1_{RWH}	15		15		ns	
Mask Data to $\overline{\text{RAS}}$ setup time	t^1_{MS}	0		0		ns	
Mask Data to $\overline{\text{RAS}}$ hold time	t^1_{MH}	15		15		ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

MULTIPORT DRAM

A.C. CHARACTERISTICS	PARAMETER	SYM	-10		-12		UNITS	NOTES
			MIN	MAX	MIN	MAX		
	TRANSFER command to RAS setup time	t_{TLS}	0		0		ns	25
	TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	15	10,000	15	10,000	ns	25
	TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{RTH}	80	10,000	90	10,000	ns	25
	TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{CTH}	25		30		ns	25
	TRANSFER command to column address hold time (for REAL-TIME READ TRANSFER only)	t_{ATH}	30		35		ns	25
	TRANSFER command to SC lead time	t_{TSL}	5		5		ns	25
	TRANSFER command to $\overline{\text{RAS}}$ lead time	t_{TRL}	0		0		ns	25
	TRANSFER command to RAS delay time	t_{TRD}	15		15		ns	25
	TRANSFER command to $\overline{\text{CAS}}$ time	t_{TCL}	0		0		ns	25
	TRANSFER command to CAS delay time	t_{TCD}	15		15		ns	25
	First SC edge to TRANSFER command delay time	t_{TSD}	10		10		ns	25
	Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	40	10	50	ns	
	SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		40		ns	
	$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	25		30		ns	
	Serial data input to $\overline{\text{SE}}$ delay time	t_{SZE}	0		0		ns	
	$\overline{\text{RAS}}$ to SD buffer turn-on time	t_{SRO}	15		15		ns	
	Serial data input delay from RAS	t_{SDD}	50		55		ns	
	Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		ns	
	Serial-input-mode enable (SE) to RAS setup time	t_{ESR}	0		0		ns	
	Serial-input-mode enable (SE) to $\overline{\text{RAS}}$ hold time	t_{REH}	15		15		ns	
	NONTRANSFER command to RAS setup time	t_{YS}	0		0		ns	26
	NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	15		15		ns	26
	DSF to RAS setup time	t_{FSR}	0		0		ns	
	DSF to $\overline{\text{RAS}}$ hold time	t_{RFH}	15		15		ns	
	SC to QSF delay time	t_{SQD}		30		35	ns	
	SPLIT TRANSFER setup time	t_{STS}	35		40		ns	
	SPLIT TRANSFER hold time	t_{STH}	35		40		ns	
	$\overline{\text{RAS}}$ to first SC delay	t_{RSD}	95		105		ns	
	$\overline{\text{CAS}}$ to first SC delay	t_{CSD}	25		35		ns	
	Column address valid to first SC delay	t_{ASD}	55		65		ns	
	$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF Delay Time	t_{TQD}		35		40	ns	
	$\overline{\text{CAS}}$ to QSF Delay Time	t_{CQD}		45		50	ns	
	$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		85		105	ns	

*

SAM TIMING PARAMETERS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)



A.C. CHARACTERISTICS	PARAMETER	SYM	-10		-12			
			MIN	MAX	UNITS	NOTES		
Serial clock cycle time	t_{SC}		30		35		ns	
Access time from SC	t_{SAC}			30		35	ns	24
SC precharge time (SC LOW time)	t_{SP}		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}		10		12		ns	
Access time from \overline{SE}	t_{SEA}			20		30	ns	24
\overline{SE} precharge time	t_{SEP}		15		15		ns	
\overline{SE} pulse width	t_{SE}		15		15		ns	
Serial data-out hold time after SC high	t_{SOH}		5		5		ns	24
Serial output buffer turn-off delay from \overline{SE}	t_{SEZ}		0	15	0	25	ns	24
Serial data-in setup time	t_{SDS}		0		0		ns	24
Serial data-in hold time	t_{SDH}		15		20		ns	24
SERIAL INPUT (Write) Enable setup time	t_{SWS}		0		0		ns	
SERIAL INPUT (Write) Enable hold time	t_{SWH}		15		20		ns	
SERIAL INPUT (Write) Disable setup time	t_{SWIS}		0		0		ns	
SERIAL INPUT (Write) Disable hold time	t_{SWIH}		15		20		ns	

NOTES

1. All voltages referenced to V_{ss}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{cc} = 5V$.
3. I_{cc} is dependent on cycle rates.
4. I_{cc} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycle and 1 SC cycle before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ8) is high impedance.
12. If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ8) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 1 TTL gate and 100pF. Output reference levels: V_{OH} = 2.0V; V_{OL} = 0.8V.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t_{WCS} \leq t_{WCS} (MIN)$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t_{OD} and t_{OE} are met. See the LATE-WRITE AC Timing diagram.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
24. SAM output timing is measured with a load equivalent to 1 TTL gate and 50pF. Output reference levels: V_{OH} = 2.0V; V_{OL} = 0.8V.
25. TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
26. NONTRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
27. LATE-WRITE and READ-MODIFY-WRITE cycles must have t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.

DRAM READ CYCLE



 DON'T CARE
 UNDEFINED

WRITE CYCLE FUNCTION TABLE


LOGIC STATES				FUNCTION
RAS Falling Edge		CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DQ (Input)	
1	0	X	DRAM Data	Normal DRAM WRITE
0	0	Write Mask	DRAM Data (Masked)	NONPERSISTENT (Load and Use Register) MASKED WRITE to DRAM
0	1	X	DRAM Data (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM
1	1	X	Write Mask	Load Mask Register

MULTIPOINT DRAM

NOTE: Refer to this function table to determine the logic states of "A", "B", "C", and "D" for the WRITE cycle timing diagrams on the following pages.


DRAM EARLY-WRITE CYCLE

MULTI-PORT DRAM



NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE



MULTI-PORT DRAM

NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**



NOTE: The logic states of "A", "B", "C", and "D" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


**DRAM FAST-PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE or LATE-WRITE CYCLES)**

MULTI-PORT DRAM






- NOTE:**
1. READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in FAST PAGE MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.
 2. The logic states of "A", "B" and "C" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A0-A8)




CAS-BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE



 DON'T CARE
 UNDEFINED


DRAM HIDDEN-REFRESH CYCLE



NOTE: A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, ME/WE = LOW (when CAS goes LOW) and TR/OE = HIGH. In the TRANSFER case, TR/OE = LOW (when RAS goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of TR/OE.


MULTI-PORT DRAM

**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode)



- NOTE:**
1. There must be no rising edges on the SC input during this time period.
 2. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.


**SPLIT READ TRANSFER
(SPLIT DRAM-TO-SAM TRANSFER)**



MULTIPORT DRAM

NOTE: 1. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)




▨ DON'T CARE
▩ UNDEFINED

- NOTE:**
1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL INPUT MODE ENABLE cycle).
 2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 3. There must be no rising edges on the SC input during this time period.
 4. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

**WRITE TRANSFER
(SAM-TO-DRAM)**

(When part was previously in the SERIAL INPUT mode)




MULTIPORT DRAM


NOTE:

- \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
- There must be no rising edges on the SC input during this time period.
- QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

SAM SERIAL INPUT



SAM SERIAL OUTPUT



VRAM

128K x 8 DRAM WITH 256 x 8 SAM

FEATURES

- Industry standard pinout, timing and functions
- High-performance CMOS silicon gate process
- Single +5V $\pm 10\%$ power supply
- Low power: 15mW standby; 275mW active, typical
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh within 8ms
- No refresh required for Serial Access Memory
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 4 DRAM port
512 x 4 SAM port
- Fast access times – 80ns random, 25ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Function set
- PERSISTENT MASKED WRITE
- SPLIT READ TRANSFER
- WRITE TRANSFER/SERIAL INPUT
- ALTERNATE WRITE TRANSFER
- BLOCK WRITE

OPTIONS

- Timing (DRAM, SAM)
 - 80ns, 25ns
 - 100ns, 30ns
 - 120ns, 35ns
- Packages
 - Plastic SOJ
 - Plastic ZIP

MARKING

- 8
-10
-12

DJ
Z


GENERAL DESCRIPTION

The MT42C8128 is a high-speed, dual port CMOS dynamic random access memory or Video RAM (VRAM) containing 1,048,576 bits. These bits may be accessed either by an 8-bit wide DRAM port or by a 256 x 8-bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.


The DRAM portion of the VRAM is functionally identical to the MT4C4256 (256K x 4 DRAM). Eight 256-bit data registers make up the SAM portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths: the 8-bit random access I/O port, the eight internal 256 bit wide paths between the DRAM and the SAM, and the 8-bit serial I/O port for the

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)



40-Pin ZIP (C-6)



SAM. The rest of the circuitry consists of the control, timing and address decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the VRAM is fully static and does not require any refresh.

The operation and control of the MT42C8128 is compatible with (and can be identical to) the operation of the MT42C4064 (64K x 4 VRAM). However, the MT42C8128 offers several additional functions that may be used to increase system performance or ease critical timing requirements. These "special functions" are described in detail in the following sections.

PIN DESCRIPTIONS

SOJ PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1	11	SC	Input	Serial Clock: Clock input to the serial address counter for the SAM registers.
6	16	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at $\overline{\text{RAS}}$ (H \rightarrow L), or Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ($\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a High-Z state.
12	23	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$ a MASKED WRITE cycle is performed, or Write Enable: $\overline{\text{ME}}/\overline{\text{WE}}$ is also used to select a READ ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$).
35	5	$\overline{\text{SE}}$	Input	Serial Port Enable: $\overline{\text{SE}}$ enables the serial I/O buffers and allows a serial READ or WRITE operation to occur, otherwise the output buffers are in a High-Z state. $\overline{\text{SE}}$ is also used during a WRITE TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE cycle is performed.
29	40	DSF	Input	Special Function Select: DSF is used to indicate which special functions (BLOCK WRITE, MASKED WRITE vs. PERSISTENT MASKED WRITE, etc.) are used for a particular access cycle.
14	24	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 9 row-address bits and as a strobe for the $\overline{\text{ME}}/\overline{\text{WE}}$, $\overline{\text{TR}}/\overline{\text{OE}}$, DSF, $\overline{\text{SE}}$, $\overline{\text{CAS}}$ and DQ inputs.
27	39	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 8 column-address bits, enable the DRAM output buffers (along with $\overline{\text{TR}}/\overline{\text{OE}}$), and as a strobe for the DSF input.
16, 17, 18 19, 21, 22 23, 24, 25	37, 36, 35 34, 30, 29 26, 33, 25	A0 to A8	Input	Address Inputs: For the DRAM operation, these inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one 8-bit word out of the 128K available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when $\overline{\text{RAS}}$ goes LOW) and A0-A7 indicate the SAM start address (when $\overline{\text{CAS}}$ goes LOW). A7, A8 = "don't care" for the start address when doing SPLIT TRANSFER.
7, 8, 9, 10, 31 32, 33, 34	17, 18, 19, 21 1, 2, 3, 4	DQ1 - DQ8	Input/ Output	DRAM Data I/O: DRAM input/Output for DRAM cycles; inputs for Mask Data Register and Color Register load cycles, and Bit and Column Mask inputs for BLOCK WRITE.
2, 3, 4, 5, 36 37, 38, 39	12, 13, 14, 15 6, 7, 8, 9	SDQ1 - SDQ8	Input/ Output	Serial Data I/O: Input, output, or High-Z.
26	38	QSF	Output	Split SAM Status: QSF indicates which half of the SAM is being accessed. LOW if address is 0-127, HIGH if address is 128-255.
28	28, 31	NC	-	No Connect: This pin should be either left unconnected or tied to ground.
11, 20	22, 32	Vcc	Supply	Power Supply: +5V \pm 10%
30, 40	10, 20, 27	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT42C8128 can be divided into three functional blocks (see Figure 1): the DRAM, the transfer circuitry, and the SAM. All of the operations described below are shown in the AC Timing Diagrams section of this data sheet and summarized in the Truth Table.

Note: *For dual-function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations, the $\overline{\text{TR}}/\overline{\text{OE}}$ pin will be shown as $\overline{\text{TR}}/(\overline{\text{OE}})$.*

DRAM OPERATION

DRAM REFRESH

Like any DRAM based memory, the MT42C8128 VRAM must be refreshed to retain data. All 512 row address combinations must be accessed within 8ms. The MT42C8128 supports $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, $\overline{\text{RAS}}$ ONLY and HIDDEN types of refresh cycles.

For the $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data, and simply must perform 512 $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles within the 8ms time period.

The refresh address must be generated externally and applied to A0-A8 inputs for $\overline{\text{RAS}}$ -ONLY REFRESH cycles. The DQ pins remain in a High-Z state for both the $\overline{\text{RAS}}$ -ONLY and $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles.

HIDDEN REFRESH cycles are performed by toggling $\overline{\text{RAS}}$ (and keeping $\overline{\text{CAS}}$ LOW) after a READ or WRITE cycle. This performs $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM portion of the MT42C8128 is fully static and does not require any refreshing.

DRAM READ AND WRITE CYCLES

The DRAM portion of the VRAM is nearly identical to standard 256Kx4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this part, several conditions that were undefined or in

“don't care” states for the DRAM are specified for the VRAM. These conditions are highlighted in the following discussion. In addition, the VRAM has several special functions that can be used when writing to the DRAM.

The 17 address bits that are used to select a 8-bit word from the 131,072 available are latched into the chip using the A0-A8, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ inputs. First, the nine row-address bits are set up on the address inputs and clocked into the part when $\overline{\text{RAS}}$ transitions from HIGH to LOW. Next, the 8 column address bits are set up on the address inputs and clocked-in when $\overline{\text{CAS}}$ goes from HIGH to LOW.

For single port DRAMS, the $\overline{\text{OE}}$ pin is a “don't care” when $\overline{\text{RAS}}$ goes LOW. However, for the VRAM, when $\overline{\text{RAS}}$ goes LOW, $(\overline{\text{TR}})/\overline{\text{OE}}$ selects between DRAM access or TRANSFER cycles. $(\overline{\text{TR}})/\overline{\text{OE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH-to-LOW transition for all DRAM operations (except $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$).

If $(\overline{\text{ME}})/\overline{\text{WE}}$ is HIGH when $\overline{\text{CAS}}$ goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ8 port. The $(\overline{\text{TR}})/\overline{\text{OE}}$ input must transition from HIGH to LOW sometime after $\overline{\text{RAS}}$ falls to enable the DRAM output port.

For single port normal DRAMS, $\overline{\text{WE}}$ is a “don't care” when $\overline{\text{RAS}}$ goes LOW. For the VRAM, $\overline{\text{ME}}/(\overline{\text{WE}})$ is used, when $\overline{\text{RAS}}$ goes LOW, to select between a MASKED WRITE cycle and a normal WRITE cycle. If $\overline{\text{ME}}/(\overline{\text{WE}})$ is LOW at the $\overline{\text{RAS}}$ HIGH to LOW transition, a MASKED WRITE operation is selected. For any DRAM access cycle (READ or WRITE), $\overline{\text{ME}}/(\overline{\text{WE}})$ must be HIGH at the $\overline{\text{RAS}}$ HIGH-to-LOW transition. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW before $\overline{\text{CAS}}$ goes LOW, a DRAM EARLY-WRITE operation is performed and the data present on the DQ1-DQ8 data port will be written into the selected memory cells. If $(\overline{\text{ME}})/\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, a DRAM LATE-WRITE operation is performed. Refer to the AC timing diagrams.

The VRAM can perform all the normal DRAM cycles including READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE (Late or Early), and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.

PERSISTENT MASKED WRITE

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF HIGH when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW. Mask data may also be loaded into the mask register by performing a NONPERSISTENT MASKED WRITE cycle before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ LOW and DSF HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE cycle, the data

present on the DQ inputs is not loaded into the mask register when \overline{RAS} falls and the mask data register will not be cleared at the end of the cycle. Any number of PERSISTENT MASKED WRITE cycles, to any address, may be performed without having to reload the mask data register. Figure 3 shows the LOAD MASK REGISTER and two PERSISTENT MASKED WRITE cycles in operation. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow controllers, that cannot provide mask data to the DQ pins at \overline{RAS} time, to perform MASKED WRITE operations. PERSISTENT MASKED WRITE operations can be performed during FAST PAGE MODE cycles and the same mask will apply to all addressed columns in the addressed row.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE




Figure 4
BLOCK WRITE EXAMPLE

BLOCK WRITE

If DSF is HIGH when $\overline{\text{CAS}}$ goes LOW, the MT42C8128 will perform a BLOCK WRITE cycle instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register are directly written to four adjacent column locations (see Figure 4). The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The ROW is addressed as in a normal DRAM WRITE cycle. However when $\overline{\text{CAS}}$ goes LOW, only the A2-A7 inputs are used. A2-A7 specify the "block" of four adjacent column locations that will be accessed. The DQ inputs (DQ1, 2, 3, and 4) are then used to determine what combination of the four column locations will be changed. The table on this page illustrates how each of the DQ inputs is used to selectively enable or disable individual column

locations within the block. The Write Enable controls are active HIGH; a logic "1" enables the WRITE function and a logic "0" disables the WRITE function.

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane.

INPUTS	Address Controlled	
	A0	A1
DQ1	0	0
DQ2	1	0
DQ3	0	1
DQ4	1	1

NONPERSISTENT MASKED BLOCK WRITE

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NONPERSISTENT MASKED BLOCK WRITE operates exactly like the normal NONPERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NONPERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSF LOW when \overline{RAS} goes LOW initiates a NONPERSISTENT MASK cycle. The DSF pin must be driven HIGH when \overline{CAS} goes LOW, to perform a NONPERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the eight bit planes can be masked and any combination of the four column locations can be masked.

PERSISTENT MASKED BLOCK WRITE

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

LOAD MASK DATA REGISTER

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the

combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF being HIGH when \overline{RAS} goes LOW indicates the cycle is a LOAD REGISTER cycle. DSF is used when \overline{CAS} goes LOW to select the register to be loaded and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed.

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the eight DQ planes.

LOAD COLOR REGISTER

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

TRANSFER OPERATIONS

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW then \overline{RAS} goes LOW. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER (to or from the DRAM), and DSF is used to select between NORMAL TRANSFER, SPLIT READ TRANSFER, and ALTERNATE WRITE TRANSFER cycles. Each of the TRANSFER cycles available is described below.

READ TRANSFER (DRAM-TO-SAM TRANSFER)

If $(\overline{ME})/\overline{WE}$ is HIGH and DSF is LOW when \overline{RAS} goes LOW, a READ TRANSFER cycle is selected. The row address bits indicate the eight 256-bit DRAM row planes that are to be transferred to the eight SAM data register planes. The column address bits indicate the start address (or Tap address) of the serial output cycle from the SAM data registers. \overline{CAS} must fall for every TRANSFER in order to load a valid Tap address. A read transfer may be accom-

plished two ways. If the transfer is to be synchronized with SC (REAL-TIME READ TRANSFER), $\overline{TR}/(\overline{OE})$ is taken HIGH after \overline{CAS} goes LOW. If the transfer does not have to be synchronized with SC (READ TRANSFER), $\overline{TR}/(\overline{OE})$ may go HIGH before \overline{CAS} goes LOW (refer to the AC Timing Diagrams). The 2048 bits of DRAM data are written into the SAM data registers and the serial shift start address is stored in an internal 8-bit register. QSF will be LOW if access is from the lower half (addresses 0 through 127), and HIGH if access is from the upper half (128 through 255). If \overline{SE} is LOW, the first bits of the new row data will appear at the serial outputs with the first SC clock pulse. \overline{SE} enables the serial outputs and may be either HIGH or LOW during this operation. The SAM address pointer will increment with the SC LOW to HIGH transition, regardless of the state of \overline{SE} . Performing a READ TRANSFER cycle sets the direction of the SAM I/O buffers to the output mode.

MULTIPOINT DRAM




Figure 5
TYPICAL SPLIT-READ-TRANSFER INITIATION SEQUENCE

SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)

The SPLIT READ TRANSFER (SRT) cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream. When using normal TRANSFER cycles, the REAL-TIME READ TRANSFER cycle has to occur immediately after the last bit of "old data" was clocked out of the SAM port.

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is also relaxed for SPLIT TRANSFER cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} or \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles. A SPLIT READ TRANSFER does not change the direction of the SAM port.

A normal, non-split READ TRANSFER cycle must precede any sequence of SPLIT READ TRANSFER cycles to provide a reference to which half of the SAM the access will begin and set SAM I/O direction. Then SPLIT READ TRANSFERS may be initiated by taking DSF HIGH when \overline{RAS} goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. The column address, A0-A6, is used to input the SAM Tap address. Address pin A7 is a "don't care" when the Tap address is loaded at the HIGH to LOW transition of \overline{CAS} . It is internally generated so that the SPLIT TRANSFER will be to the SAM half not currently being accessed.

Figure 5 shows a typical SPLIT-READ-TRANSFER initiation sequence. The normal READ TRANSFER is first performed, followed by a SPLIT READ TRANSFER of the same row to the upper half of the SAM. The purpose of the SPLIT TRANSFER of the same data is to initiate the split SAM operating mode and load the Tap address. Serial access continues, and when the SAM address counter reaches 127 ("A7"=0, A0-A6=1) the new Tap address is loaded for the next half ("A7"=1, A0-A6=Tap) and the QSF output goes HIGH. Once the serial access has switched to the upper SAM, new data may be transferred to the lower SAM. The controller must wait for the state of QSF to change and then the new data may be transferred to the SAM half not being accessed. For example, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transfer the upper half of row 1 to the upper SAM. If the half boundary is reached, before a SRT is done for the half, a Tap address of "0" will be used. Access will start at 0 if going to the lower half, 128 if going to the upper. See Figure 6.

WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the WRITE TRANSFER is identical to that of the READ TRANSFER described previously except $(\overline{ME})/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The row address indicates the DRAM row to which the SAM data registers will be written. The column address (Tap) indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. A WRITE TRANSFER changes the direction of the SAM I/O buffers to the input mode. QFS is LOW if access is to the lower half of the SAM, HIGH if to the upper.

PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)

The PSEUDO WRITE TRANSFER cycle is used to change the direction of SAM port from output to input without performing a WRITE TRANSFER cycle. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with \overline{SE} held HIGH instead of LOW. The DRAM data will not be disturbed and the SAM will be ready to accept input data.

ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)

The operation of the ALTERNATE WRITE TRANSFER is identical to the WRITE TRANSFER except that the DSF pin is HIGH and $(\overline{ME})/\overline{WE}$ is LOW when \overline{RAS} goes LOW, allowing \overline{SE} to be a "don't care." This allows the outputs to be disabled using \overline{SE} during a WRITE TRANSFER cycle.

POWER-UP AND INITIALIZATION

When V_{cc} is initially supplied or when refresh is interrupted for more than 8ms, the MT42C8128 must be initialized.

After V_{cc} is at specified operating conditions, for 100 μ s minimum, eight \overline{RAS} cycles must be executed to initialize the dynamic memory array. When the device is initialized the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of $(\overline{TR})/\overline{OE}$. The DRAM array will contain random data. QSF will be drawing data.

The SAM portion of the MT42C8128 is completely static in operation and does not require refresh or initialization. The SAM port will power-up in the serial input mode (WRITE TRANSFER) and the I/O pins (SDQs) will be High-Z, regardless of the state of $\overline{SE}_{a,b}$. The mask and color register will contain random data after power-up.




Figure 6
SPLIT SAM TRANSFER

MULTIPORT DRAM

TRUTH TABLE

CODE	FUNCTION	RAS FALLING EDGE					CAS FALL	A0 - A8 ¹		DQ1 - DQ8 ²		REGISTERS	
		CAS	TR/OE	ME/WE	DSF	SE	DSF	RAS	CAS ³ A8 = X	RAS	CAS ³ WE	MASK	COLOR
DRAM OPERATIONS													
CBR	CAS-BEFORE-RAS REFRESH	0	X	1	X	X	X	—	X	—	X	X	X
ROR	RAS-ONLY REFRESH	1	1	X	X	X	—	ROW	—	X	—	X	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	X	0	ROW	COLUMN	X	VALID	X	X
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	X	0	ROW	COLUMN	X	VALID DATA	USE	X
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	X	1	ROW	COLUMN (A2 - A7)	X	COLUMN MASK	X	USE
BWNM	NONPERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	X	1	ROW	COLUMN	WRITE MASK	COLUMN MASK	LOAD & USE	USE
BWOM	PERSISTENT (USE MASKED REGISTER) MASKED BLOCK WRITE TO DRAM	1	1	0	1	X	1	ROW	COLUMN (A2 - A7)	X	COLUMN MASK	USE	USE
REGISTER OPERATIONS													
LMR	LOAD MASK REGISTER	1	1	1	1	X	0	ROW ⁴	X	X	WRITE MASK	LOAD	X
LCR	LOAD COLOR REGISTER	1	1	1	1	X	1	ROW ⁴	X	X	COLOR DATA	X	LOAD
TRANSFER OPERATIONS													
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	X	X	ROW	TAP ⁵	X	X	X	X
SRT	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	X	X	ROW	TAP ⁵	X	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	X	ROW	TAP ⁵	X	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL-INPUT-MODE ENABLE)	1	0	0	0	1	X	ROW ⁴	TAP ⁵	X	X	X	X
AWT	ALTERNATE WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	1	X	X	ROW	TAP ⁵	X	X	X	X

- NOTE:**
1. These columns show what must be present on the A0-A8 inputs when $\overline{\text{RAS}}$ falls and A0-A7 when $\overline{\text{CAS}}$ falls.
 2. These columns show what must be present on the DQ1-DQ8 inputs when $\overline{\text{RAS}}$ falls and when $\overline{\text{CAS}}$ falls.
 3. On WRITE cycles, the input data is latched at the falling edge of CAS or ME/WE, whichever is later. Similarly, on READ cycles, the output data is latched at the falling edge of CAS or TR/OE, whichever is later.
 4. The ROW that is addressed will be refreshed, but no particular ROW address is required.
 5. This is the SAM location that the first SC cycle will access. For Split SAM transfers, the Tap will be the first address location accessed of the "new" SAM half after the boundary of the current half is reached (127 for lower half, 255 for upper half).

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{cc} supply relative to V_{ss} -1.0V to +7.0V
 Operating Temperature, T_a(Ambient) 0°C to +70°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{cc}), all other pins not under test = 0V)	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (DQ, SDQ disabled, 0V ≤ V _{out} ≤ V _{cc})	I _{oz}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{out} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{out} = 2.5mA)	V _{OL}		0.4	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{ME/WE}}$, $\overline{\text{TR/OE}}$, SC, SE, DSF	C _{I2}		8	pF	2
Input/Output Capacitance: DQ, SDQ	C _{I/O}		9	pF	2
Output Capacitance: QSF	C _O		9	pF	2

CURRENT DRAIN, SAM IN STANDBY $(0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc1	90	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$; $\overline{\text{CAS}}$ = Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	Icc2	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min)	Icc3	10	10	10	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$)	Icc4	90	80	70	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	Icc5	80	70	60	mA	3, 5
SAM/DRAM DATA TRANSFER	Icc6	95	85	75	mA	3

CURRENT DRAIN, SAM ACTIVE ($t_{SC} = \text{MIN}$) $(0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling: $t_{RC} = t_{RC}(\text{MIN})$)	Icc7	130	120	110	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{IL}$; $\overline{\text{CAS}}$ = Cycling: $t_{PC} = t_{PC}(\text{MIN})$)	Icc8	110	100	90	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ after 8 $\overline{\text{RAS}}$ cycles min)	Icc9	50	45	40	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{IH}$)	Icc10	130	120	110	mA	3, 4
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	Icc11	120	110	100	mA	3, 4, 5
SAM/DRAM DATA TRANSFER	Icc12	135	125	115	mA	3, 4

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	150		180		210		ns	
READ-MODIFY-WRITE cycle time	t_{RWC}	205		235		280		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	45		55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t_{PRWC}	100		110		140		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		25		30	ns	15
Access time from $(\overline{\text{TR}})/\text{OE}$	t_{OE}		20		25		30	ns	
Access time from column address	t_{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t_{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t_{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t_{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	55	20	70	25	85	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5		5		10		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	17	40	20	50	20	60	ns	18
Column address setup time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	20		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	40		50		60		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	0	20	0	20	0	30	ns	20, 23
Output Disable	t_{OD}	0	20	0	20	0	30	ns	23
Output Disable hold time from start of write	t_{OEH}		15		15		20	ns	27
Output Enable to $\overline{\text{RAS}}$ delay	t_{ORD}		0		0		0	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	60		70		85		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	60		70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	110		130		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	70		80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH)	t_{CHR}	30		30		30		ns	5
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t_{WSR}	0		0		0		ns	
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t_{RWH}	10		15		15		ns	
Mask Data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	
Mask Data to $\overline{\text{RAS}}$ hold time	t_{MH}	10		15		15		ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS PARAMETER	SYM	-8		-10		-12		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
TRANSFER command to $\overline{\text{RAS}}$ setup time	t_{TLS}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	12	10,000	15	10,000	15	10,000	ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ-TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	ns	25
TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ-TRANSFER only)	t_{CTH}	20		25		30		ns	25
TRANSFER command to column address hold time (for REAL TIME READ TRANSFER only)	t_{ATH}	25		30		35		ns	25
TRANSFER command to SC lead time	t_{TSL}	5		5		5		ns	25
TRANSFER command to $\overline{\text{RAS}}$ lead time	t_{TRL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ delay time	t_{TRD}	15		15		15		ns	25
TRANSFER command to $\overline{\text{CAS}}$ time	t_{TCL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{CAS}}$ delay time	t_{TCD}	15		15		15		ns	25
First SC edge to Transfer command delay time	t_{TSD}	10		10		10		ns	25
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	35	10	40	10	50	ns	
SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		30		40		ns	
$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	20		25		30		ns	
Serial data input to SE delay time	t_{SZE}	0		0		0		ns	
$\overline{\text{RAS}}$ to SD buffer turn-on time	t_{SRO}	10		15		15		ns	
Serial data input delay from $\overline{\text{RAS}}$	t_{SDD}	45		50		55		ns	
Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		0		ns	
Serial-input-mode enable (SE) to $\overline{\text{RAS}}$ setup time	t_{ESR}	0		0		0		ns	
Serial-input-mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ hold time	t_{REH}	12		15		15		ns	
NONTRANSFER command to $\overline{\text{RAS}}$ setup time	t_{YS}	0		0		0		ns	26
NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	12		15		15		ns	26
DSF to $\overline{\text{RAS}}$ setup time	t_{FSR}	0		0		0		ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{RFH}	12		15		15		ns	
SC to QSF delay time	t_{SQD}		25		30		35	ns	
SPLIT TRANSFER setup time	t_{STS}	30		35		40		ns	
SPLIT TRANSFER hold time	t_{STH}	30		35		40		ns	
$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		65		85		105	ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{FHR}	60		65				ns	
DSF to $\overline{\text{CAS}}$ Set up time	t_{FSC}	0		0		0		ns	
DSF to $\overline{\text{CAS}}$ hold time	t_{CFH}	15		20				ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF delay time	t_{TQD}		25		30		35	ns	
$\overline{\text{CAS}}$ to QSF delay time	t_{CQD}		35		40		45	ns	
$\overline{\text{RAS}}$ to first SC delay	t_{RSD}	80		95		105		ns	
$\overline{\text{CAS}}$ to first SC delay	t_{CSD}	20		25		35		ns	
Column address valid to first SC delay	t_{ASD}	45		55		65		ns	

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Serial clock-cycle time	t_{SC}	25		30		35		ns	
Access time from SC	t_{SAC}		25		25		35	ns	24
SC precharge time (SC LOW time)	t_{SP}	10		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}	10		10		12		ns	
Access time from \overline{SE}	t_{SEA}		15		20		30	ns	24
\overline{SE} precharge time	t_{SEP}	10		15		15		ns	
\overline{SE} pulse width	t_{SE}	10		15		15		ns	
Serial data-out hold time after SC high	t_{SOH}	5		5		5		ns	24
Serial output buffer turn-off delay from \overline{SE}	t_{SEZ}	0	12	0	15	0	25	ns	24
Serial data-in setup time	t_{SDS}	0		0		0		ns	24
Serial data-in hold time	t_{SDH}	10		15		20		ns	24
Serial input (Write) Enable setup time	t_{SWS}	0		0		0		ns	
Serial input (Write) Enable hold time	t_{SWH}	10		15		20		ns	
Serial input (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
Serial input (Write) Disable hold time	t_{SWIH}	10		15		20		ns	

NOTES


1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{\Delta I \Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, DRAM data output (DQ1-DQ8) is high impedance.
12. If $\overline{CAS} = V_{IL}$, DRAM data output (DQ1-DQ8) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 1 TTL gates and 100pF. Output reference levels: V_{OH} = 2.0V; V_{OL} = 0.8V.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t_{WCS} \leq t_{WCS} (MIN)$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t_{OD} and t_{OEH} are met. See the LATE-WRITE AC Timing diagram.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY-WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in LATE-WRITE or READ-WRITE cycles.
23. During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
24. SAM output timing is measured with a load equivalent to 1 TTL gate and 50pF. Output reference levels: V_{OH} = 2.0V; V_{OL} = 0.8V.
25. Transfer command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
26. Non transfer command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
27. LATE-WRITE and READ-MODIFY-WRITE cycles must have t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.

DRAM READ CYCLE



MULTI-PORT DRAM

DRAM FAST-PAGE-MODE READ CYCLE



MULTIPOINT DRAM

NOTE: 1. WRITE cycles or READ-MODIFY-WRITE cycles may be mixed with READ cycles while in FAST PAGE MODE.


WRITE CYCLE FUNCTION TABLE¹

LOGIC STATES					FUNCTION
RAS Falling Edge			CAS Falling Edge		
A ME/WE	B DSF	C DQ (Input)	D DSF	E ² DQ (Input)	
1	0	X	0	DRAM Data	Normal DRAM WRITE (or READ)
0	0	Write Mask	0	DRAM Data (Masked)	NONPERSISTENT (Load and Use) MASKED WRITE to DRAM
0	1	X	0	DRAM Data (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM
1	0	X	1	Column Mask	BLOCK WRITE to DRAM (No Data Mask)
0	0	Write Mask	1	Column Mask	NONPERSISTENT (Load and Use) MASKED BLOCK WRITE to DRAM
0	1	X	1	Column Mask	PERSISTENT (Use Register) MASKED BLOCK WRITE to DRAM
1	1	X	0	Write Mask	Load Mask Data Register
1	1	X	1	Color Data	Load Color Register

MULTIPORT DRAM

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for the WRITE cycle timing diagrams on the following pages.
 2. $\overline{\text{CAS}}$ or $\overline{\text{ME/WE}}$, whichever occurs later.


DRAM EARLY-WRITE CYCLE¹



NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

MULTI-PORT DRAM


DRAM LATE-WRITE CYCLE



MULTIPOINT DRAM

NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**



NOTE: 1. The logic states of "A", "B", "C", "D" and "E" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

MULTIPORT DRAM


**DRAM FAST-PAGE-MODE READ-WRITE CYCLE
(READ-MODIFY-WRITE OR LATE-WRITE CYCLES)**




- NOTE:**
1. READ or WRITE cycles can be mixed with READ-MODIFY-WRITE cycles while in FAST PAGE MODE. Use the Write Function Table to determine the proper DSF state for the desired WRITE operation.
 2. The logic states of "A", "B" and "C" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.



MULTIPORT DRAM

DRAM $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A0-A8)



CAS-BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE




 DON'T CARE
 UNDEFINED

MULTIPORT DRAM


DRAM HIDDEN-REFRESH CYCLE



MULTIPOINT DRAM



NOTE: 1. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{ME/WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR/OE} = \text{HIGH}$.


**READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL INPUT mode)





 DONT CARE
 UNDEFINED

- NOTE:**
1. There must be no rising edges on the SC input during this time period.
 2. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.


**REAL-TIME READ TRANSFER
(DRAM-TO-SAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)



- NOTE:**
1. The \overline{SE} pulse is shown to illustrate the SERIAL OUTPUT ENABLE and DISABLE timing. It is not required.
 2. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

 DON'T CARE
 UNDEFINED


**WRITE TRANSFER and PSEUDO WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**
(When part was previously in the SERIAL OUTPUT mode)



- NOTE:**
1. If \overline{SE} is LOW, the SAM data will be transferred to the DRAM.
If \overline{SE} is HIGH, the SAM data will not be transferred to the DRAM (SERIAL-INPUT-MODE ENABLE cycle).
 2. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 3. There must be no rising edges on the SC input during this time period.
 4. STS is LOW to select SAMA or HIGH to select SAMb
- QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

**ALTERNATE WRITE TRANSFER
(SAM-TO-DRAM TRANSFER)**


MULTI-PORT DRAM




▨ DON'T CARE
▩ UNDEFINED

- NOTE:**
1. \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 2. There must be no rising edges on the SC input during this time period.
 3. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

SAM SERIAL INPUT



SAM SERIAL OUTPUT



VRAM

256K x 8 DRAM WITH 512 x 8 SAM

FEATURES

- Industry standard pin-out timing, and functions
- High-performance CMOS silicon gate process
- Single +5V ±10% power supply
- Inputs and outputs are fully TTL and CMOS compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- 512-cycle refresh within 8ms
- Optional FAST PAGE MODE access cycles
- Dual port organization: 256K x 8 DRAM port
512 x 8 SAM port
- No refresh required for Serial Access Memory
- Low power: 20mW standby; 300mW active, typical
- Fast access times – 70ns random, 20ns serial

SPECIAL FUNCTIONS

- JEDEC Standard Mandatory Function set
- PERSISTENT MASKED WRITE
- MASKED WRITE TRANSFER/SERIAL INPUT
- MASKED SPLIT WRITE TRANSFER
- BLOCK WRITE (MASK)
- MASKED FLASH WRITE

OPTIONS

- Timing (DRAM, SAM)
70ns, 20ns
80ns, 25ns
100ns, 30ns

MARKING

- 7
- 8
-10

- Packages
Plastic SOJ

DJ

GENERAL DESCRIPTION

The MT42C8256 is a high speed, dual port CMOS dynamic random access memory, or video RAM (VRAM) containing 2,097,152 bits. These bits may be accessed by an 8-bit wide DRAM port or by a 512 x 8 bit serial access memory (SAM) port. Data may be transferred bidirectionally between the DRAM and the SAM.

The DRAM portion of the VRAM is functionally identical to the MT4C4256 (256K x 8-bit DRAM), with the addition of MASKED WRITE, BLOCK WRITE and FLASH WRITE. Eight 512-bit data registers make up the serial access memory portion of the VRAM. Data I/O and internal data transfer are accomplished using three separate bidirectional data paths: the 8-bit random access I/O port, the eight internal 512 bit wide paths between the DRAM and the SAM, and the 8-bit serial I/O port for the SAM. The rest of

the circuitry consists of the control, timing, and address decoding logic.

Each of the ports may be operated asynchronously and independently of the other except when data is being transferred internally between them. As with all DRAMs, the VRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of RAS addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and the SAM counts as a refresh cycle. The SAM portion of the DPDRAM is fully static and does not require any refresh.

The operation and control of the MT42C8256 is similar to with the operation of the MT42C8128 (128K x 8 VRAM).

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)

Vcc	1	40	Vss
SC	2	39	SDQ8
SDQ1	3	38	SDQ7
SDQ2	4	37	SDQ6
SDQ3	5	36	SDQ5
SDQ4	6	35	SE
TR/OE	7	34	DQ8
DQ1	8	33	DQ7
DQ2	9	32	DQ6
DQ3	10	31	DQ5
DQ4	11	30	Vss
Vss	12	29	DSF1
$\overline{\text{ME/WE}}$	13	28	NC
RAS	14	27	CAS
A8	15	26	QSf
A7	16	25	A0
A6	17	24	A1
A5	18	23	A2
A4	19	22	A3
Vcc	20	21	Vss

MULTI-PORT DRAM

TRIPLE PORT DRAM

256K x 4 DRAM WITH DUAL 512 x 4 SAMS

FEATURES

- Three asynchronous, independent, data access ports
- Fast access times – 80ns random, 25ns serial
- Operation and control compatible with 1 Meg VRAMS
- High performance CMOS silicon gate process
- Low power: 15mW standby; 450mW active, typical
- 512-cycle refresh within 8ms
- Refresh modes: \overline{RAS} -ONLY, \overline{CAS} -BEFORE- \overline{RAS} , and HIDDEN
- FAST PAGE MODE access cycles
- Two, bidirectional Serial Access Memories (SAMs)
- Fully static SAM and Mask Register, no refresh required
- 2048-bit Transfer Mask Register
- SERIAL MASK DATA INPUT mode

SPECIAL FUNCTIONS

- MASKED WRITE (Write-Per-Bit)
- PERSISTENT MASKED WRITE
- SPLIT READ and WRITE TRANSFERS
- BLOCK WRITE
- BIT MASKED TRANSFERS

OPTIONS

- Timing (DRAM, SAMs)

80ns, 25ns	- 8
100ns, 30ns	-10
120ns, 35ns	-12
- Packages

Plastic SOJ (400 mil)	DJ
-----------------------	----
- Functionality

QSF output (indicates SAM-half accessed)	43C4257
SSF input (Split SAM special function, stop count)	43C4258

MARKING

GENERAL DESCRIPTION

The MT43C4257/8 are high speed, triple port CMOS dynamic random access memories (TPDRAMs) containing 1,048,576 bits. Data may be accessed by a 4 bit wide DRAM port or by either of two independently clocked 512 x 4-bit serial access memory (SAM) ports. Data may be transferred bidirectionally between the DRAM and either SAM.

The DRAM portion of the TPDRAM is functionally identical to the MT4C4256 (256K x 4 DRAM). Eight 512-bit data registers make up the serial access memory portions of the TPDRAM. Data I/O and internal data transfer are accomplished using five separate bidirectional data paths; the 4-bit random access I/O port, the pair of internal 2048 bit wide paths between the DRAM and the SAMs, and the pair

PIN ASSIGNMENT (Top View)

40-Pin SOJ (E-12)

SCb	1	40	Vss
SDOb1	2	39	SDOb4
SDOb2	3	38	SDOb3
TRM	4	37	SEb
SCa	5	36	MKD
SDQa1	6	35	SDQa4
SDQa2	7	34	SDQa3
TR/OE	8	33	SEa
DO1	9	32	DO4
DO2	10	31	DO3
Vcc	11	30	Vss
ME/WF	12	29	DSF1
STS	13	28	QSFb/SSFb *
RAS	14	27	CAS
DSF2	15	26	QSFa/SSFa *
A8	16	25	A0
A6	17	24	A1
A5	18	23	A2
A4	19	22	A3
Vcc	20	21	A7

* MT43C4257/MT43C4258

of 4-bit serial I/O ports for the SAMs. The rest of the circuitry consists of the control, timing and address decoding logic.

All three ports may be operated asynchronously and independently of the others except when data is being internally transferred between the DRAM and either SAM.

Each of the 2048 bits involved in an internal transfer may be individually masked by performing a BIT MASKED TRANSFER operation. The 512 x 4-bit Bit Mask Data register can be parallel loaded from the DRAM, from either SAM, or serial loaded through the MKD serial input.

As with all DRAMs, the TPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of RAS addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and either SAM counts as a refresh cycle. The SAM portions of the TPDRAM are fully static and do not require refresh.

The operation and control of the MT43C4257/8 are compatible with the operation of the MT42C4256 (256K x 4 Video RAM). However, the MT43C4257/8 offer an additional SAM and special features that may be used to enhance system performance.

PIN DESCRIPTIONS

SOJ PIN NUMBER(S)	FUTURE PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
5		SCa	Input	Serial Clock, SAMa: Clock input to the serial address counter for the SAMa registers and strobe for SAMa control and data inputs.
1		SCb	Input	Serial Clock, SAMb: Clock input to the serial address counter for the SAMb registers and strobe for SAMb control and data inputs.
8		TR/OE	Input	Transfer Enable: Enables an internal TRANSFER operation at the falling edge of \overline{RAS} , or Output Enable: Enables the DRAM output buffers when taken LOW after \overline{RAS} goes LOW (\overline{CAS} must also be LOW), otherwise the output buffers are in a high impedance state.
12		$\overline{ME}/\overline{WE}$	Input	Mask Enable: If $\overline{ME}/\overline{WE}$ is LOW at the falling edge of \overline{RAS} , a MASKED WRITE cycle is performed, or Write Enable: $\overline{ME}/\overline{WE}$ is also used to select a READ ($\overline{ME}/\overline{WE} = H$) or WRITE ($\overline{ME}/\overline{WE} = L$) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{ME}/\overline{WE} = H$) or WRITE TRANSFER ($\overline{ME}/\overline{WE} = L$).
33		\overline{SEa}	Input	Serial Port Enable SAMa: \overline{SEa} enables Port A serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. \overline{SEa} is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL-INPUT-MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
37		\overline{SEb}	Input	Serial Port Enable, SAMb: \overline{SEb} enables Port B serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. \overline{SEb} is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL-INPUT-MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
29		DSF1	Input	Special Function (Control) 1: DSF1 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
15		DSF2	Input	Special Function (Control) 2: DSF2 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
14		\overline{RAS}	Input	Row Address Strobe: \overline{RAS} is used to clock in the 9 row-address bits and as a strobe for control and data inputs.
27		\overline{CAS}	Input	Column Address Strobe: \overline{CAS} is used to clock in the 9 column-address bits, enable the DRAM output buffers (along with TR/OE), and as a strobe for control and data inputs.

PIN DESCRIPTIONS (Continued)

SOJ PIN NUMBER(S)	FUTURE PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25, 24, 23 22, 19, 18 17, 21, 16		A0 - A8	Input	Address Inputs: For DRAM operation, these inputs are multiplexed and clocked by RAS and CAS to select one 4-bit word out of the 256K available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when RAS goes LOW) and the SAM start address (when CAS goes LOW).
13		STS	Input	SAM Transfer Select: The state of STS at RAS time determines which SAM is involved in a transfer (SAMA=LOW, SAMB=HIGH).
36		MKD	Input	Mask Data Input: MKD is used during BIT MASK REGISTER LOAD cycles to enable or disable the serial mask input mode (SMI). If SMI is enabled (MKD=HIGH at RAS), then MKD is used as mask data input and is clocked by SCb into the mask data register.
4		TRM	Input	Transfer Mask Select: TRM is used to select between NORMAL TRANSFER cycles and BIT MASKED TRANSFER or BIT MASK REGISTER LOAD cycles.
9, 10, 31, 32		DQ1 - DQ4	Input/ Output	DRAM Data I/O: Data inputs and outputs for the DRAM memory array; inputs for the MASK and COLOR REGISTER load cycles; address mask inputs for BLOCK WRITE cycles.
6, 7, 34, 35		SDQa1-SDQa4	Input/ Output	Serial Data I/O, SAMA: Input, Output, or High-Z.
2, 3, 38, 39		SDQb1-SDQb4	Input/ Output	Serial Data I/O, SAMB: Input, Output, or High-Z.
26		QSFa/SSFa	Output Input	Split SAM Status, SAMA (MT43C4257): QSFa indicates which half of SAMA is being accessed (Lower = LOW, Upper = HIGH). Split SAM Special Function, SAMA (MT43C4258): SSFa=HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFa is synchronized with SCa.
28		QSFb/SSFb	Output Input	Split SAM Status, SAMB (MT43C4257): QSFb indicates which half of SAMB is being accessed. (Lower = LOW, Upper = HIGH). Split SAM Special Function, SAMB (MT43C4258): SSFb=HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFb is synchronized with SCb.
11, 20		Vcc	Supply	Power Supply: +5V ±10%
30, 40		Vss	Supply	Ground

MULTIPOINT DRAM

FUNCTIONAL DESCRIPTION

The MT43C4257/8 can be divided into four functional blocks (see Figure 1): the DRAM and its special functions, the Bit Mask Register (BMR), the two Serial Access Memories (SAMs), and the DRAM/SAM/BMR transfer circuitry. All the operations described below are also shown in the AC Timing Diagrams section of this data sheet and are summarized in the Functional Truth Table.

Note: For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{\text{TR}}/\overline{\text{OE}}$ pin will be shown as $\overline{\text{TR}}(\overline{\text{OE}})$.

DRAM OPERATION

This section describes the operation of the random access port and the special functions associated with the DRAM.

DRAM REFRESH (ROR, CBR, and HR)

Like any DRAM-based memory, the MT43C4257/8 TPD RAM must be refreshed to retain data. All 512 row address combinations must be accessed within 8ms. The MT43C4257/8 supports $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, $\overline{\text{RAS}}$ ONLY and HIDDEN types of refresh cycles.

For the $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH cycle, the row-addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512 $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles within the 8ms time period.

For $\overline{\text{RAS}}$ -ONLY REFRESH cycles, the refresh address must be generated externally and applied to the A0-A8 inputs. The DQ pins remain in a High-Z state for both the $\overline{\text{RAS}}$ -ONLY and $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ cycles.

HIDDEN REFRESH (HR) cycles are performed by toggling $\overline{\text{RAS}}$ (while keeping $\overline{\text{CAS}}$ LOW) after a READ or WRITE cycle. This performs $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM and Bit Mask Register portions of the MT43C4257/8 are fully static and do not require any refreshing.

DRAM READ AND WRITE CYCLES (RW)

The DRAM portion of the TPD RAM is nearly identical to standard 256K x 4 DRAMs. However, because several of the DRAM control pins are used for additional functions on this device, several conditions that were undefined or "don't care" states for the DRAM are specified for the TPD RAM. These conditions are highlighted in the following discussion. In addition, the TPD RAM has several special functions that may be used when writing to the DRAM.

The 18 address bits used to select a 4-bit word from the 262,144 available are latched into the chip using the A0-A8, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$ inputs. First, the 9 row-address bits are setup on the address inputs and clocked into the part when $\overline{\text{RAS}}$ transitions from HIGH to LOW. Next, the 9 column-address bits are setup on the address inputs and clocked in when $\overline{\text{CAS}}$ goes from HIGH to LOW.

For single port DRAMs, the $\overline{\text{OE}}$ pin is a "don't care" when $\overline{\text{RAS}}$ goes LOW. For the TPD RAM, $(\overline{\text{TR}})/\overline{\text{OE}}$ is used when $\overline{\text{RAS}}$ goes LOW, to select between DRAM and TRANSFER cycles. $(\overline{\text{TR}})/\overline{\text{OE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH to LOW transition for all DRAM operations.

If $(\overline{\text{ME}})/\overline{\text{WE}}$ is HIGH when $\overline{\text{CAS}}$ goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ4 port. The $(\overline{\text{TR}})/\overline{\text{OE}}$ input must transition from HIGH to LOW sometime after $\overline{\text{RAS}}$ falls to enable the DRAM output port.

For single port DRAMs, $\overline{\text{WE}}$ is a "don't care" when $\overline{\text{RAS}}$ goes LOW. For the TPD RAM, $(\overline{\text{ME}})/\overline{\text{WE}}$ is used, when $\overline{\text{RAS}}$ goes LOW, to select between a MASKED WRITE cycle or a normal WRITE cycle. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW at the $\overline{\text{RAS}}$ HIGH to LOW transition, a MASKED WRITE operation is selected. For any TPD RAM non-masked access cycle (READ or WRITE), $(\overline{\text{ME}})/\overline{\text{WE}}$ must be HIGH at the $\overline{\text{RAS}}$ HIGH to LOW transition. If $(\overline{\text{ME}})/\overline{\text{WE}}$ is LOW when $\overline{\text{CAS}}$ goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1-DQ4 data port will be written into the selected memory cells.

The TPD RAM can perform all the normal DRAM cycles: READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE, and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.




Figure 2
NONPERSISTENT MASKED WRITE EXAMPLE

NONPERSISTENT MASKED WRITE (RWNM)

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only certain bits within a 4-bit word. The MT43C4257/8 supports two types of MASKED WRITE cycles, NONPERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If $\overline{ME}/\overline{WE}$, DSF1 and DSF2 are LOW at the RAS HIGH to LOW transition, the data (mask data) present on the DQ1-DQ4 inputs will be written into the mask data register. The mask data acts as an individual write enable for each of the four DQ1-DQ4 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and

allows normal WRITE operations to proceed. This convention is used for all masks on the MT43C4257/8. Note that \overline{CAS} is still HIGH. When \overline{CAS} goes LOW, the bits present on the DQ1-DQ4 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. When using NONPERSISTENT MASKED WRITE, the data present on the DQ inputs is loaded into the mask data register at every falling edge of RAS. FAST PAGE MODE can be used in tandem with NONPERSISTENT MASKED WRITE to write several column locations using the same mask during one RAS cycle. An example of NONPERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE (RWOM)

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF1 HIGH, and DSF2 LOW when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW, provided DSF1 is LOW (see the LOAD MASK REGISTER description).

Mask data may also be loaded into the mask register by simply performing a NONPERSISTENT MASKED WRITE before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ and DSF2 LOW and DSF1 HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE cycle, the data present at the DQ inputs is not loaded into the mask register when \overline{RAS} falls. Another PERSISTENT MASKED WRITE cycle may be performed without reloading the register. Figure 3 shows the LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycle operations. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow systems that cannot output data at \overline{RAS} time to perform MASKED WRITE cycles. PERSISTENT MASKED WRITE can also operate in FAST PAGE MODE.

BLOCK WRITE (BW)

If DSF1 is HIGH when \overline{CAS} goes LOW, the MT43C4257/8 will perform a BLOCK WRITE cycle (\overline{WE} = "don't care") instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register (instead of the DQ inputs) are directly written to four adjacent column locations (see Figure 4). A total of 16 bits will be written simultaneously, improving the normal DRAM fill rate by four times. The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The row is addressed as in a normal DRAM WRITE cycle. However, when \overline{CAS} goes LOW, only the A2-A8 inputs are used. A2-A8 specify the "block" (out of the 128 possible) of four adjacent column locations that will be accessed. When \overline{CAS} goes LOW, the DQ inputs are then used to determine which combination of the four column locations will be changed. DQ1 acts as a write enable for column location A0=0, A1=0; DQ2 controls column location A0=1, A1=0; DQ3 controls A0=0, A1=1; and DQ4 controls A0=1, A1=1. The write enable controls are active HIGH; a logic 1 enables and a logic 0 disables the WRITE function.




Figure 4
BLOCK WRITE EXAMPLE

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane. The DQ mask is not used in this mode.

Note: When performing a BLOCK WRITE, \overline{WE} is a "don't care". This means LATE-WRITES in the BW mode are not allowed.

NONPERSISTENT MASKED BLOCK WRITE (BWNM)

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NONPERSISTENT MASKED BLOCK WRITE operates exactly like the normal NONPERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NONPERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSF1 LOW when \overline{RAS} goes LOW, initiates a NONPERSISTENT MASK cycle. The DSF pin must be driven HIGH, when \overline{CAS} goes LOW to perform

a NONPERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes may be masked and any combination of the four column locations may be masked.

PERSISTENT MASKED BLOCK WRITE (BWOM)

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF1 is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

DRAM REGISTER OPERATIONS

The MT43C4257/8 contains two 4-bit registers that are used as data registers for special functions. This section describes how to load these registers.

LOAD MASK REGISTER (LMR)

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF1 is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF1 being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF1 is used when \overline{CAS} goes LOW to select the register to be loaded, and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the four DQ planes.

LOAD COLOR REGISTER (LCR)

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF1 is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

TRANSFER OPERATIONS

This section describes transfer operations between the DRAM and either SAM. The direction of the transfer is specified with respect to the DRAM portion of the device. A write is referenced to the DRAM array and a read is referenced from the array.

Note: *The three ports of the TPDRAM are independent and asynchronous to one another. Any or all of the ports may be accessed simultaneously at the maximum allowable frequencies. The only time the ports are synchronized is during transfers to or from the DRAM and SAM portions of the device. A transfer involving a SAM does not affect access from the other SAM port. Both SAMs may be accessed during a DRAM/BMR transfer operation or any other DRAM access cycle other than a SAM transfer.*

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW at the falling edge of \overline{RAS} . The state of STS when \overline{RAS} goes LOW indicates which SAM the TRANSFER will address. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER. At the same time, DSF1 is used to select between normal TRANSFER cycles and SPLIT TRANSFER cycles and DSF2 is used to select between normal TRANSFER cycles and MASKED TRANSFER cycles. A TRANSFER cycle can be performed without dropping \overline{CAS} . In this case, the previously loaded Tap address will be used.

The MT43C4257/8 include a feature called BIT MASKED TRANSFER, which uses a third, 2048-bit data register to individually mask every bit involved in a transfer operation. The BIT MASKED TRANSFER may be applied to either READ or WRITE TRANSFERS. The TRM pin is used to select between NORMAL and BIT MASKED TRANSFER (or BIT MASK REGISTER LOAD) cycles. The type of transfer operation is always selected on the falling edge of \overline{RAS} .

NORMAL TRANSFERS

The MT43C4257/8 support all of the popular transfer cycles available on the 1 Meg Video RAMs. Each of these is described in the following section.

READ TRANSFER (RT)

A READ TRANSFER cycle is selected if $(\overline{ME})/(\overline{WE})$ is HIGH, and DSF1 and $\overline{TR}/(\overline{OE})$ are LOW when \overline{RAS} goes LOW. When \overline{RAS} goes LOW, the READ TRANSFER is to SAMa if STS = LOW, or to SAMb if STS = HIGH. The row address bits indicate the four 512-bit DRAM rows that are to be transferred to the four SAM data registers. The column address bits indicate the start address (or Tap point) of the next serial output cycle from the designated SAM data

registers. QSF indicates the SAM half being accessed; LOW if the lower half, HIGH if the upper. Performing a READ TRANSFER cycle sets the direction of the selected SAM's I/O buffers to the output mode.

To complete a REAL-TIME READ-TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are LOW. In order to synchronize the REAL-TIME READ TRANSFER to the serial clock, the rising edge of $\overline{TR}/(\overline{OE})$ must occur between the rising edges of successive clocks on the SC input (refer to the AC timing diagrams). A "regular" READ TRANSFER is not synchronized with the SC pin of the addressed SAM. This type of RT is performed when $\overline{TR}/(\overline{OE})$ is taken HIGH "early," without regard to the falling edge of \overline{CAS} . The transfer will be completed internally by the device. The first serial clock must meet the tRSD, tCSD and tASD delays. (see READ TRANSFER AC timing diagram). The 2048 bits of DRAM data are then written into the SAM data registers and the selected SAM's Tap address that was stored in the internal, 9-bit Tap address register is loaded into the address counter. If \overline{SE} for the SAM selected (\overline{SEa} for SAMa) is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse. \overline{SE} enables the serial outputs, and may be either HIGH or LOW during this operation.

SPLIT READ TRANSFER (SRT)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream (the "full" READ TRANSFER cycle has to occur immediately after the final bit of "old data," and before the first bit of "new data" is clocked out the SAM port).

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data can be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is relaxed for SRT cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} and \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal (non-split) READ TRANSFER cycle must precede any sequence of SRT cycles to put the SAM I/O in the output mode and provide the initial SAM Tap address (which half). Then an SRT can be initiated by taking DSF1 HIGH and selecting the desired SAM (using STS) when \overline{RAS} goes LOW during the TRANSFER cycle. As in non-split transfers, the row address is used to specify the DRAM row to be transferred. When an SRT cycle is initiated, the half of the SAM not actively being accessed will be the half



that receives the transfer. When $\overline{\text{CAS}}$ falls, address pins A0-A7 determine the Tap address for the SAM-half selected; A8 = "don't care." If $\overline{\text{CAS}}$ does not fall, the previously loaded Tap address will be reused and the TRANSFER will be to the idle half.

Figure 5 shows a typical SRT initiation sequence. The normal READ TRANSFER is first performed, followed by an SRT of the same row to the upper half of the SAM. The purpose of the SRT from the same row is to initiate the split SAM operating mode and load the Tap address for the upper half of the SAM. For the MT43C4257, serial access continues and when the SAM address counter reaches 255 ("A8"=1, A0-A7=0), the QSF output for that SAM goes HIGH and the Tap address for the upper half is automatically loaded. Since the serial access has now switched to the upper half of the SAM, new data may now be transferred to the lower half. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed may now be repeated. For ex-

ample, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transferring the upper half of row 1 to the upper SAM. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address load for the addressed SAM will be reused.

The split SAM operation is slightly different for the MT43C4258. Instead of having a QSF, this device has a Split SAM Special Function (SSF) input. With this input the serial access may be switched at will from one half of the SAM to the other. In other words, the address count may be stopped on the current half and the Tap address of the next half may be loaded, without waiting for the maximum address count of the current half (255; lower, 511; upper). If no SSF pulse is applied, the Tap address of the next half will be automatically loaded when the maximum count of the current SAM-half is reached. QSF = 0 when the Lower SAM (bits 0-255) is being accessed. QSF = 1 when the Upper SAM (bits 256-511) is being accessed.

MULTIPORT DRAM




Figure 5
 TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

WRITE TRANSFER (WT)

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously, except $\overline{ME}/\overline{WE}$ and \overline{SE} must be LOW when RAS goes LOW. The DSF2 input is used to select between the WT and DQ MASKED WRITE TRANSFER cycles, and must be LOW for the WT cycle. The STSpin is also taken LOW or HIGH to select SAMa or SAMb, respectively, when \overline{RAS} goes LOW. The row address indicates the DRAM row to which the SAM data register will be written, and the Tap address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. QSF indicates the SAM half being accessed; LOW if the lower half, HIGH if the upper. Performing a WT sets the direction of the SAM I/O buffers to the input mode.

PSEUDO WRITE TRANSFER (PWT)

The PSEUDO WRITE TRANSFER cycle can be used to change the direction of a SAM port from output to input without disturbing the DRAM data in the selected row. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with the \overline{SE} of the appropriate SAM held HIGH instead of LOW. The addressed row will be refreshed. A DQ MASKED WRITE TRANSFER (with all bits masked) is an alternate method for changing the direction of the SAM port without disturbing the addressed row data.

DQ MASKED WRITE TRANSFER (DMWT)

The data being transferred from either SAM to the DRAM may be masked by performing a DQ MASKED WRITE TRANSFER cycle. The transfer of data may be selectively enabled for each of the four DQ planes (see Figure 6). The DMWT cycle is identical to the WRITE TRANSFER cycle except DSF2 is HIGH and mask data must be on the DQ inputs at the falling edge of RAS.

The complete SAM register will be transferred to the selected row in each DQ plane if the mask data input is HIGH, and the SAM register will not be transferred if the mask data input for that DQ plane is LOW. DRAM data is not disturbed in masked DQ planes.

SPLIT WRITE TRANSFER (SWT)

The SPLIT WRITE TRANSFER feature makes it possible to input and transfer uninterrupted bit streams. Figure 7 shows a typical initiation sequence for SWT cycles.

Like the SRT, the SPLIT WRITE TRANSFER cycle does not change the state of the SAM I/O buffers. A normal, DQ MASKED or PSEUDO WRITE TRANSFER cycle is required to set the Tap address and set the SAM I/O direction to input mode.

After the WT, a SWT is performed to enter the split SAM operating mode. This sets the Tap for the next half of the SAM. The addressed half of the SAM is immediately trans-




Figure 6
DQ MASKED WRITE TRANSFER

ferred to the first destination row. This half of the SAM may not yet contain valid data. However, another SWT to the same row will normally occur after this is loaded, so the initial invalid data will be overwritten. Another approach would be to initiate an SWT addressed to any DRAM row, but mask (disable) all four of the DQ planes. This method can be used to initiate the SWT sequence without disturbing any DRAM data.

Write mask data must be supplied to the DQ inputs during every SWT cycle at RAS time. The mask data acts as an individual write enable for each of the four DRAM DQ planes. For example, the DQ1 MASKED WRITE bit enables or disables the transfer of the SAM SDQ1 register to the DQ1 plane of the DRAM row selected (see the DQ MASKED WRITE TRANSFER description). As in all other MASKED WRITE operations, a HIGH enables the WRITE TRANSFER and a LOW disables the WRITE TRANSFER. As with SPLIT READ TRANSFER, the half of the SAM not receiving data will be the half transferred and the Tap address (A0-A7) for the other half is loaded when \overline{CAS} falls (A8 is a "don't care"). If \overline{CAS} does not fall, the previously loaded Tap address, A0-A7, will be reused. The TRANSFER will be to the idle half. When the serial clock crosses the half-SAM boundary, the new Tap address for that half is automatically loaded.

The QSFa and QSFb output (MT43C4257) indicate which half of SAMa or SAMb, respectively, is currently accepting data. After QSF goes HIGH, indicating that serial input has now switched to the upper SAM, the contents of the lower half of the SAM may be transferred to any DRAM row. The

cycle of checking for a change in QSF and then transferring the half of the SAM just filled may now be repeated. The next step on Figure 7 is to wait for QSF to go LOW and then SWT the contents of the upper half of the SAM to row 0. If the terminal count of the SAM half is reached before an SWT is performed for the next half, the access will be repeated from the same half and previously loaded address (access will not move to the next half).


When operating the MT43C4258 in the SWT mode, the address pointer may be changed, at will, to the new Tap address of the next half when the final desired input data is clocked in. When the final data is input, the SSF input is taken HIGH at the corresponding rising edge of SC. The next SC rising edge will input data into the Tap location of the next half of the SAM. If SSF is not applied, the Tap address will be automatically loaded when the maximum Tap address count is reached for the current half (255 or

511). If SSF is HIGH at SC, before an SWT is performed for the next half, the access will jump to the old Tap address of the same half. Access will not proceed to the next half. If terminal count is reached before an SWT, the access will proceed as it does for the MT43C4257.

SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SCa,b, SEa,b and SSFa,b (MT43C4258). The rising edge of SC increments the serial address counter and provides access to the next SAM location. SE enables or disables the serial input/output buffers.

Serial output of the SAM contents will start at the serial start address that was loaded during the DRAM-TO-SAM TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the 4-bit port. SE is used as an output enable during the



PSUEDO WRITE TRANSFER
FROM: Full SAM
TO: Oblivion
SAM I/O is set to Input Mode and serial input to Lower SAM begins (QSF goes LOW)

SPLIT WRITE TRANSFER
FROM: Upper SAM
TO: Row 0
Serial input to Lower SAM continues

Serial output switches from Lower SAM to Upper SAM
1) QSF goes HIGH
2) SSF = HIGH switches half at data count "X", new Tap address loaded

SPLIT WRITE TRANSFER
FROM: Lower SAM
TO: Row 0
Serial input to Upper SAM continues (QSF remains HIGH)

NOTE: 1) MT43C4257
2) MT43C4258

▨ DON'T CARE

Figure 7
TYPICAL SPLIT WRITE TRANSFER INITIATION SEQUENCE




Figure 8
BIT MASKED TRANSFER BLOCK DIAGRAM

SAM output operation. The serial address is automatically incremented with every \overline{SC} LOW-to-HIGH transition, regardless of whether \overline{SE} is HIGH or LOW. For the MT43C4257, the address progresses through the SAM and will wrap around (after count 255 or 511) to the Tap address of the next half, for split modes. Address count will wrap around (after count 511) to Tap address 0 if in the "full" SAM modes. For the 43C4258, the address count will wrap as it does for the MT43C4257 or it may be triggered, at will, to the next half by the SSF input (split SAM modes). If SSF is HIGH at a LOW-to-HIGH transition of SC, the Tap address of the next half will be loaded into the address pointer. The following LOW to HIGH transition of SC will clock data from the Tap address of the new half.

SC is also used to clock-in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address register (loaded when the serial input mode was enabled) will determine the serial address of the first 4-bit word written. \overline{SE} acts as a WRITE ENABLE for serial input data and must be LOW for valid serial input. If $\overline{SE} = \text{HIGH}$, the data inputs are disabled and the SAM contents will not be modified. The serial address counter is incremented with every LOW to HIGH transition of SC, regardless of the logic level on the \overline{SE} input.

BIT MASKED TRANSFERS

This section describes transfers between the DRAM and either of the two SAMs using the BIT MASKED TRANSFER capability. Before performing these BIT MASKED TRANSFERS, the bit mask register must first be loaded with the mask data. See the next section, BIT MASK REGISTER OPERATIONS, for instructions on how to load the Bit Mask Register (BMR).

The BMR is a 2048-bit register that individually controls each of the 2048 transfer gates on the internal 512 x 4 transfer bus (see Figure 8). These bus transfer gates reside between the DRAM array and the three data registers and are set to the "pass-thru" mode for nonmasked transfers. For BIT MASKED TRANSFERS, the data in the BMR is coupled to the control inputs of the bus transfer gates. A logic "1" in the BMR will select the pass-thru (unmasked) mode for the corresponding SAM data bit, while a logic "0" will select the masked mode for that bit.

BIT MASKED TRANSFERS may be incorporated when doing READ, WRITE, SPLIT READ and SPLIT WRITE TRANSFERS. The timing and control required for any particular BIT MASKED TRANSFER cycle is identical to the corresponding normal TRANSFER cycle, except that TRM and DSF2 are HIGH instead of LOW. BIT MASKED TRANSFERS between the DRAM and either of the two SAM registers are possible. Figure 9 illustrates the BIT MASKED TRANSFER functions.

BIT MASKED READ TRANSFER (BMRT)

BIT MASKED READ TRANSFER can be used to transfer any combination of the 2048 bits contained in any DRAM row address to either of the two SAMs. The logic conditions and timing for the BMRT function are identical to the normal READ TRANSFER cycle except to select the BIT MASKED feature, TRM and DSF2 are HIGH. If a bit in the BMR is a logic "1", the bus connection between the corresponding DRAM bit and the selected SAM bit is enabled and the data at the destination (one of the SAMs for BMRT) will be changed to the source data (the DRAM row for BMRT).




Figure 9

BIT MASK TRANSFER BLOCK DIAGRAM

BIT MASKED SPLIT READ TRANSFER (BMSRT)

The BIT MASKED SPLIT READ TRANSFER operation is identical to the normal SPLIT READ TRANSFER except that the bit mask (stored in the bit mask register) is applied to the transfer data by taking TRM and DSF2 HIGH when RAS falls. The remaining control timing is identical to the requirements for a normal SPLIT READ TRANSFER.

BIT MASKED WRITE TRANSFER (BMWT)

Like WRITE TRANSFER, the BIT MASKED WRITE TRANSFER function may be used to transfer data to any DRAM row address from either of the two SAM registers. In this case, the SAM data will be masked by the contents of the Bit Mask Register before the data is written to the DRAM.

BIT MASKED SPLIT WRITE TRANSFER (BMSWT)

Like the other BIT MASKED TRANSFER cycles, the BMSWT is nearly identical to the SPLIT WRITE TRANSFER, except TRM and DSF2 are HIGH when RAS falls. Two masks are applied during a BMSWT operation. Each of the individual bits are masked by the bit mask register and each of the DQ planes are masked by the DQ inputs at RAS time. If a DQ input is LOW at RAS time, none of the 256 SAM bits for that DQ plane will be transferred to the DRAM row-half selected. If a DQ input is HIGH, the 256 SAM bits for that

row half will be masked by the corresponding 256 mask register bits when written to the selected DRAM row-half. The remaining control timing is identical to the requirements for a normal SPLIT WRITE TRANSFER.

BIT MASK REGISTER OPERATIONS

This section describes how to transfer data to or from the Bit Mask Register (BMR) and how to clear the BMRs contents. Data may also be inverted when being transferred between the BMR and DRAM.

BMR READ TRANSFER (BMR-RT)

Any DRAM row may be transferred to the BMR by using the BMR READ TRANSFER function. When RAS falls, TR/ (OE) is LOW to select a transfer cycle. TRM is HIGH to indicate that the BMR is involved in the TRANSFER cycle, and DSF2 is LOW to indicate that the data is to be transferred to the BMR (as opposed to using the contents of the BMR as bit mask data). The remainder of the timing and control required is identical to a normal READ TRANSFER cycle. No Tap address is loaded in this TRANSFER.

Note that the SAM transfer select (STS) pin is used to select whether non-inverted (STS=LOW) or inverted (STS=HIGH) data is transferred to the bit mask register. For all transfers to or from the bit mask register, the state of the MKD pin when RAS falls selects whether the Serial Mask Input (SMI) feature is enabled (see the Functional Truth Table). SMI is a special serial input mode that allows mask information to be clocked into the BMR at the same address location as the data clocked into SAMb (see the SMI mode description). MKD is LOW when RAS falls to disable SMI or HIGH to enable SMI. After the transfer is completed, the MKD pin then acts either as a mask data input to the BMR (SMI enabled) or is "don't care" (SMI disabled). The MKD input is tied to the 4 bit-planes, the data on the MKD pin is written to each bit plane simultaneously.

BMR INVERTED READ TRANSFER (BMR-IRT)

If the STS pin is HIGH at RAS time the DRAM data will be inverted before being written to the BMR. All 2048 bits involved in the transfer will be complemented. The functionality and logic levels for the other control inputs are identical to the BMR READ TRANSFER cycle. Note that MKD is still used to enable or disable the SMI mode. There is no added cycle time delay for either the BMR INVERTED READ or BMR INVERTED WRITE TRANSFER cycles.

BMR WRITE TRANSFER (BMR-WT)

The contents of the BMR may also be transferred to any DRAM row by using the BMR WRITE TRANSFER cycle. $(\overline{ME})/\overline{WE}$ and DSF2 are LOW and TRM is HIGH when \overline{RAS} falls, to select a write transfer from the BMR. The DQ inputs are used to input a DQ bit-plane mask when \overline{RAS} falls. This allows each of the four DQ planes to be write enabled or disabled during the BMR-WT. The MKD input is used to enable or disable the SMI mode. STS must be LOW at \overline{RAS} time to transfer non-inverted BMR data to the DRAM row selected.

BMR INVERTED WRITE TRANSFER (BMR-IWT)

As with the BMR INVERTED READ TRANSFER, the 2048 bits involved in the transfer may be inverted while being transferred. Taking STS HIGH at \overline{RAS} time will cause the BMR data to be inverted before it is stored in the selected DRAM row. The other control and DQ (mask) inputs are the same as the BMR-WT.

SAM-TO-BMR TRANSFER (SAM-BMR)

The contents of either SAM may be transferred to the BMR in the same manner that a DRAM row is transferred. In this case, DSF1 is HIGH to indicate that the SAM is the source of the data instead of the DRAM. $(\overline{ME})/\overline{WE}$ is used to indicate the direction of the transfer and must be LOW, when \overline{RAS} falls, for a SAM-TO-BMR TRANSFER. STS is no longer used to select between normal and inverted data, it now indicates which SAM is involved in the transfer. Since a SAM-TO-BMR TRANSFER “reads” data from the SAM, the SAM will be placed into input mode by this transfer cycle. The MKD input is still used to determine if the SMI mode will be enabled after the transfer is completed. Since no DRAM access is involved, it is not necessary to provide any particular ROW address at \overline{RAS} time. However, whichever ROW address is present at \overline{RAS} time will be used as the address for a \overline{RAS} -ONLY REFRESH. Since a SAM is involved in the transfer, a new SAM starting Address (or Tap) will be loaded at \overline{CAS} time. This address will be loaded into the serial address counter of the SAM selected by STS at \overline{RAS} time.

Note: Any SAM/BMR TRANSFER will take the device out of the split SAM mode, if it was in that mode before the transfer.

BMR-TO-SAM TRANSFER (BMR-SAM)

The contents of the BMR may also be transferred to one of the SAM registers. The $(\overline{ME})/\overline{WE}$ input is used to indicate the direction of the transfer and must be HIGH for a BMR-TO-SAM TRANSFER. STS is LOW to select SAMa or HIGH to select SAMb as the destination for the BMR data. The

remaining inputs and functionality are identical to the SAM-TO-BMR TRANSFER. Since a BMR-TO-SAM TRANSFER writes new data to the selected SAM register, the I/O for the SAM involved will be placed in the output mode and a new Tap address will be loaded when \overline{CAS} falls.

CLEAR BIT MASK REGISTER (CLR-BMR)

The entire contents of the BMR can be cleared (set all bit LOW) within a single transfer cycle by performing a CLEAR BMR cycle. Unlike the other cycles that access the BMR, TRM is LOW at \overline{RAS} time for the CLEAR BIT MASK REGISTER function. $\overline{TR}/(\overline{OE})$ is LOW to indicate that the cycle is a transfer cycle (although there is really no data transfer involved). The CLR-BMR function is selected when $\overline{ME}/(\overline{WE})$, DSF1 and DSF2 are HIGH when RAS falls.

When the BMR is cleared, all data will be masked when a BIT MASKED TRANSFER cycle is performed.

The BMR INVERTED WRITE and BMR WRITE TRANSFERS can be used with the CLR-BMR function to set or clear, respectively, any DRAM row. The CLR-BMR function is used to clear the BMR then the BMR TRANSFERS are performed to the addressed DRAM row.

The CLEAR BIT MASK REGISTER function is useful when using the SERIAL MASK INPUT mode. It is automatically performed (when in the SMI mode) when data is transferred from SAMb to the DRAM (see SERIAL MASK INPUT section).

SERIAL MASK INPUT (SMI)

Whenever the BMR is accessed, the MKD input is sensed and latched into the BMR control logic. If the MKD pin is LOW at \overline{RAS} time the Serial Mask Input (SMI) mode is disabled and the BMR may only be loaded via internal transfer cycles. If MKD is HIGH when \overline{RAS} falls, during a BMR access, then the BMR control logic enables the SMI mode and the BMR may be serially loaded via the MKD input.

When SMI is enabled, the MKD input is coupled to all four of the bit mask register’s DQ planes (see Figure 10). The SCb clock input and SAMb’s address counter are used to input data to SAMb and the BMR. SEb will enable (LOW) or disable (HIGH) input data to SAMb and the BMR, the address count will increment regardless of the state of SEb.

The most common application of the SMI mode is to automatically load a transfer mask with the new data written to SAMb. To initialize the sequence, the BMR is cleared (CLR-BMR) with MKD=HIGH at \overline{RAS} time to enable the SMI mode. Then SAMb is prepared to accept input data by performing PSEUDO WRITE TRANSFER. The SAM starting address loaded will also apply to the BMR. For every address location that data is written to in SAMb, the corresponding address location in the BMR will be written to the value present on MKD (all four planes of the




Figure 10
SERIAL-MASK-INPUT MODE BLOCK DIAGRAM

BMR will be written). After the input of data to SAMb is complete, a BIT MASKED WRITE TRANSFER may be done and only the unmasked data from SAMb will be transferred to the DRAM. The BMR will be cleared automatically after a BIT MASKED WRITE TRANSFER from SAMb, if the device is in the SMI mode. A BMSWT from SAMb will clear only half of the BMR. This allows a new mask to be loaded during the next fill of SAMb, without performing a CLR-BMR cycle. If data is to be masked during the BMWT then MKD is held LOW when the corresponding SAMb data is written. If the data is to be written (unmasked) to the DRAM during the BMWT, then MKD is held HIGH when the corresponding SAMb location is written. The function of the MKD pin is dependent on the I/O direction of SAMb. MKD is an input only, if SMI is enabled and SAMb is in input mode. If SMI is enabled and SAMb is in output mode, the MKD input is a "don't care," no new data may be written to the BMR via MKD. MKD is also "don't care" if the SMI mode is disabled. Note that the mask data loaded via SAMb may also be applied to a SAMa TRANSFER cycle, if the mask hasn't been cleared by a SAMb TRANSFER or a CLR-BMR

cycle. The BMR will not be cleared after a TRANSFER involving SAMa.

POWER UP INITIALIZATION

When Vcc is initially supplied or when refresh is interrupted for more than 8ms, the device must be initialized.

After Vcc is at specified operating conditions, for 100 μ s (minimum), eight RAS cycles must be executed to initialize the dynamic memory array. When the device is initialized the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of $\overline{\text{TR}}$ /OE. The DRAM array will contain random data.

The SAM portion of the device is completely static and does not require an initialization cycle. Both SAM ports will power-up in the serial input mode (WRITE TRANSFERs) and the SAM I/O pins (SDQs) are in a High-Z state, regardless of the state of $\overline{\text{SE}}$ ab. Also, SPLIT TRANSFER and SMI modes are disabled. Both QSF (MT43C4257) outputs are in the High-Z state. Both SAMs, bit mask, color, and DRAM mask registers all contain random data after power-up.

MULTIPORT DRAM

TRUTH TABLE ¹

CODE	FUNCTION	RAS FALLING EDGE										CAS FALL	A0 - A8 ²		DQ1 - DQ4 ³		REGISTERS	
		CAS	TR / OE	ME / WE ¹⁰	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS	RAS	CAS ⁴	MASK	COLOR	
DRAM OPERATIONS																		
CBR	CAS-BEFORE-RAS REFRESH	0	1 ¹¹	1 ¹¹	X	X	X	X	X	X	X	X	X	X	X	X	X	
ROR	RAS ONLY REFRESH	1	1	X	X	X	X	X	X	X	—	ROW	—	X	—	X	X	
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	0 ¹¹	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	X	X	
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	0 ¹¹	X	X	X	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X	
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	0 ¹¹	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	USE	X	
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A8)	X	COLUMN MASK	X	USE	
BWNM	NONPERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A8)	WRITE MASK	COLUMN MASK	LOAD & USE	USE	
BWOM	PERSISTENT (USE MASK REGISTER) MASKED BLOCK WRITE TO DRAM	1	1	0	1	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A8)	X	COLUMN MASK	USE	USE	
REGISTER OPERATIONS																		
LMR	LOAD MASK REGISTER	1	1	1	1	0 ¹¹	X	X	X	X	0	X ⁵	X	X	WRITE MASK	LOAD	X	
LCR	LOAD COLOR REGISTER	1	1	1	1	0 ¹¹	X	X	X	X	1	X ⁵	X	X	COLOR DATA	X	LOAD	
TRANSFER OPERATIONS																		
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X	
SRT ⁹	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X	
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	0	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X	
PWT	PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)	1	0	0	0	0	1	0	X	0=SAMa 1=SAMb	X	X ⁵	TAP ⁶	X	X	X	X	
SWT ⁹	SPLIT WRITE TRANSFER (SPLIT SAM-TO-DRAM TRANSFER WITH MASK)	1	0	0	1	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X	
DMWT	DQ MASKED WRITE TRANSFER	1	0	0	0	1	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X	

TRUTH TABLE ¹

CODE	FUNCTION	RAS FALLING EDGE										CAS FALL	A0 - A8 ²		DQ1 - DQ4 ³		REGISTERS	
		CAS	TR / OE	ME / WE ¹⁰	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS	RAS	CAS ⁴	MASK	COLOR	
BIT MASK REGISTER OPERATIONS																		
BMR-RT	BMR READ TRANSFER (DRAM→BMR TRANSFER)	1	0	1	0	0	X	1	0/1 ⁷	0	X	ROW	X	X	X	X	X	
BMR-IRT	BMR READ TRANSFER (DRAM→INVERT→BMR TRANSFER)	1	0	1	0	0	X	1	0/1 ⁷	1	X	ROW	X	X	X	X	X	
BMR-WT	BMR WRITE TRANSFER (BMR→DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 ⁷	0	X	ROW	X	DQ MASK	X	X	X	
BMR-IWT	BMR WRITE TRANSFER (BMR→INVERT→DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 ⁷	1	X	ROW	X	DQ MASK	X	X	X	
SAM-BMR	SAM→BMR TRANSFER	1	0	0	1	0	X	1	0/1 ⁷	0=SAMa 1=SAMB	X	X ⁵	TAP ⁶	X	X	X	X	
BMR-SAM	BMR→SAM TRANSFER	1	0	1	1	0	X	1	0/1 ⁷	0=SAMa 1=SAMB	X	X ⁵	TAP ⁶	X	X	X	X	
CLR-BMR	CLEAR BIT MASK REGISTER (SETS BMR TO ALL "0s")	1	0	1	1	1	X	0	0/1 ⁷	X	X	X ⁵	X	X	X	X	X	
BIT MASKED TRANSFER OPERATIONS																		
BMRT	BIT MASKED READ TRANSFER (BM DRAM→SAM TRANSFER)	1	0	1	0	1	X	1	X	0=SAMa 1=SAMB	X	ROW	TAP ⁶	X	X	X	X	
BMSRT ⁹	BIT MASKED SPLIT READ TRANSFER (BM SPLIT DRAM→SAM TRANSFER)	1	0	1	1	1	X	1	X	0=SAMa 1=SAMB	X	ROW	TAP ⁶	X	X	X	X	
BMWT	BIT MASKED WRITE TRANSFER (BM SAM→DRAM TRANSFER)	1	0	0	0	1	X	1	X ⁶	0=SAMa 1=SAMB	X	ROW	TAP ⁶	X	X	X	X	
BMSWT ⁹	BIT MASKED SPLIT WRITE TRANSFER (BM SPLIT SAM→DRAM TRANSFER)	1	0	0	1	1	X	1	X ⁶	0=SAMa 1=SAMB	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X	

- NOTE:**
- 0 = LOW (V_L), 1 = HIGH (V_H), X = "don't care", - = "not applicable"
 - These columns show what must be present on the A0-A8 inputs when \overline{RAS} falls and when \overline{CAS} falls.
 - These columns show what must be present on the DQ1-DQ4 inputs when \overline{RAS} falls and when \overline{CAS} falls.
 - On WRITE cycles (except BLOCK WRITE), the input data is latched at the falling edge of \overline{CAS} or $\overline{ME}/\overline{WE}$, whichever is later. Similarly, on READ cycles, the output data is enabled on the falling edge of \overline{CAS} or $\overline{TR}/\overline{OE}$, whichever is later.
 - The ROW that is addressed will be refreshed, but no particular ROW address is required.
 - Tap Address; this is the SAM location that the first SC cycle will access. For SPLIT TRANSFERS the half receiving the transfer is determined by the MSB of the internal address counter. The SAM half not currently being accessed will be the half receiving the transfer. Column address A8 is a "don't care" for SPLIT TRANSFERS.
 - The Serial Mask Input mode (SMI) is enabled ("1") or disabled ("0") when the BMR is accessed (see BMR OPERATIONS). If SMI is enabled (MKD = "1"), mask data is serially clocked into the BMR with SCb and the BMR is automatically cleared after a BIT MASKED WRITE or BIT MASKED SPLIT WRITE TRANSFER cycle from SAMb. For BIT MASKED READ TRANSFERS to any SAM and BIT MASKED WRITE TRANSFERS from SAMa, the BMR is not cleared automatically.
 - If the SMI mode is enabled, mask data is clocked into the BMR with SCb. A HIGH will allow data from the SAM address location to be written to the DRAM, a LOW will mask data to the DRAM during a BIT MASKED WRITE or BIT MASKED SPLIT WRITE TRANSFER.
 - SPLIT TRANSFERS do not change SAM I/O direction.
 - SAM I/O direction is a function of the state of $\overline{ME}/\overline{WE}$ at \overline{RAS} time. If $\overline{ME}/\overline{WE}$ is LOW, then the selected SAM is an input; if $\overline{ME}/\overline{WE}$ is HIGH then the SAM is an output.
 - The MT43C4257/8 operates properly if this state is "X", but to allow for future functional enhancements it is recommended that they are driven as shown in the Truth Table.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
Operating Temperature, Ta(Ambient)0°C to +70°C
Storage Temperature (Ceramic)-65°C to +150°C
Storage Temperature (Plastic)-55°C to +150°C
Power Dissipation1W
Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS(Notes 3, 4, 5) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC} , all other pins not under test = 0V).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V _{OUT} ≤ V _{CC}).	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA, SDQs; -5mA all other outputs)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.5mA, SDQs; 5mA all other outputs)	V _{OL}		0.4	V	1

CAPACITANCE(T_A = 25°C; V_{CC} = 5.0V; f = 1MHz)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈ , TRM, MKD	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, ME/WE, TR/OE, SCa,b, SEa,b, DSF1,2, STS SSFa,b	C _{I2}		7	pF	2
Input/Output Capacitance: DQ, SDQa,b	C _{I/O}		9	pF	2
Output Capacitance: QSFa,b	C _O		9	pF	2

CURRENT DRAIN, SAMa and SAMb IN STANDBY(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	Icc1	100	90	80	mA	3, 4
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	Icc2	90	80	70	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$, after 8 $\overline{\text{RAS}}$ cycles min)	Icc3	7	7	7	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$, after 8 $\overline{\text{RAS}}$ cycles min). All other inputs at V _{CC} -0.2V or V _{SS} +0.2V	Icc4	1	1	1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{\text{IH}}$)	Icc5	100	90	80	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	Icc6	90	80	70	mA	3, 5
TRANSFER CURRENT: SAM/DRAM DATA TRANSFER	Icc7	110	100	90	mA	3

CURRENT DRAIN, SAMa and SAMb ACTIVE(Notes 3, 4) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	Icc8	180	170	160	mA	
OPERATING CURRENT: PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	Icc9	160	150	140	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$, after 8 $\overline{\text{RAS}}$ cycles min)	Icc10	85	85	85	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$, after 8 $\overline{\text{RAS}}$ cycles min). All other inputs at V _{CC} -0.2V or V _{SS} +0.2V	Icc11	75	75	75	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ = Cycling; $\overline{\text{CAS}} = V_{\text{IH}}$)	Icc12	180	170	160	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling)	Icc13	170	160	150	mA	5
TRANSFER CURRENT: SAM/DRAM DATA TRANSFER	Icc14	180	170	160	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^{RC}	150		180		210		ns	
READ-MODIFY-WRITE cycle time	t^{RWC}	205		235		280		ns	
FAST PAGE MODE READ or WRITE cycle time	t^{PC}	45		55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t^{PRWC}	100		110		140		ns	
Access time from $\overline{\text{RAS}}$	t^{RAC}		80		100		120	ns	14, 17
Access time from $\overline{\text{CAS}}$	t^{CAC}		20		25		30	ns	15
Access time from (TR)/OE	t^{OE}		20		25		30	ns	
Access time from column address	t^{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^{CPA}		45		55		65	ns	
RAS pulse width	t^{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t^{RASP}	80	100,000	100	100,000	120	100,000	ns	
RAS hold time	t^{RSH}	20		25		30		ns	
RAS precharge time	t^{RP}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t^{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t^{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^{CP}	10		10		15		ns	
RAS to $\overline{\text{CAS}}$ delay time	t^{RCD}	20	60	20	75	25	90	ns	17
$\overline{\text{CAS}}$ to RAS precharge time	t^{CRP}	5		5		10		ns	
Row address setup time	t^{ASR}	0		0		0		ns	
Row address hold time	t^{RAH}	12		15		15		ns	
RAS to column address delay time	t^{RAD}	17	40	20	50	25	60	ns	18
Column address setup time	t^{ASC}	0		0		0		ns	
Column address hold time	t^{CAH}	15		20		25		ns	
Column address hold time (referenced to RAS)	t^{AR}	60		70		85		ns	
Column address to RAS lead time	t^{RAL}	40		50		60		ns	
Read command setup time	t^{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^{RCH}	0		0		0		ns	19
Read command hold time (referenced to RAS)	t^{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t^{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t^{OFF}	0	20	0	20	0	30	ns	20
Output disable	t^{OD}	0	20	0	20	0	30	ns	
Output disable hold time from start of write	t^{OEH}		15		15		20	ns	
Output enable to RAS delay	t^{ORD}		0		0		0	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to RAS)	t^{WCR}	60		75		85		ns	
Write command pulse width	t^{WP}	15		15		20		ns	
Write command to RAS lead time	t^{RWL}	20		20		25		ns	
Write command to CAS lead time	t^{CWL}	20		20		25		ns	
Data-in setup time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to RAS)	t^{DHR}	60		70		90		ns	
RAS to WE delay time	t^{RWD}	110		130		160		ns	21
Column address to WE delay time	t^{AWD}	70		80		100		ns	21
CAS to WE delay time	t^{CWD}	50		55		70		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^{REF}		8		8		8	ms	
RAS to CAS precharge time	t^{RPC}	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	t^{CSR}	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	t^{CHR}	30		30		30		ns	5
ME/WE to RAS setup time	t^{WSR}	0		0		0		ns	
ME/WE to RAS hold time	t^{RWH}	12		15		15		ns	
Mask data to RAS setup time	t^{MS}	0		0		0		ns	
Mask data to RAS hold time	t^{MH}	12		15		15		ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
TRANSFER command to $\overline{\text{RAS}}$ setup time	t_{TLS}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	12	10,000	15	10,000	15	10,000	ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	ns	25
TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		ns	25
TRANSFER command to column address hold time (For REAL-TIME READ TRANSFER only)	t_{ATH}	25		30		35		ns	25
TRANSFER command to SC lead time	t_{TSL}	5		5		5		ns	25
TRANSFER command to $\overline{\text{RAS}}$ HIGH lead time	t_{TRL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ delay time	t_{TRD}	15		15		15		ns	25
TRANSFER command to $\overline{\text{CAS}}$ HIGH lead time	t_{TCL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{CAS}}$ delay time	t_{TCD}	15		15		15		ns	25
First SC edge to TRANSFER command delay time	t_{TSD}	10		10		10		ns	25
$\overline{\text{RAS}}$ to first SC edge delay time	t_{RSD}	80		95		105		ns	
$\overline{\text{CAS}}$ to first SC edge delay time	t_{CSD}	25		30		35		ns	
Column address to first SC edge delay time	t_{ASD}	50		60		65		ns	
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	35	10	40	10	45	ns	
SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		30		40		ns	
$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	20		25		30		ns	
Serial data input to $\overline{\text{SE}}$ delay time	t_{SZE}	0		0		0		ns	
$\overline{\text{RAS}}$ to SD buffer turn on time	t_{SRO}	10		15		15		ns	
Serial data input delay from $\overline{\text{RAS}}$	t_{SDD}	45		50		55		ns	
Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		0		ns	
Serial-Input-Mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ setup time	t_{ESR}	0		0		0		ns	
Serial-Input-Mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ hold time	t_{REH}	12		15		15		ns	
NONTRANSFER command to $\overline{\text{RAS}}$ setup time	t_{YS}	0		0		0		ns	26
NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	12		15		15		ns	26
DSF, TRM, STS, MKD to $\overline{\text{RAS}}$ setup time	t_{FSR}	0		0		0		ns	
DSF, TRM, STS, MKD to $\overline{\text{RAS}}$ hold time	t_{RFH}	12		15		15		ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{FHR}	60		65		70		ns	
DSF to $\overline{\text{CAS}}$ setup time	t_{FSC}	0		0		0		ns	
DSF to $\overline{\text{CAS}}$ hold time	t_{CFH}	15		20		20		ns	
SC to QSF delay time	t_{SQD}		35		40		45	ns	
$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		65		85		105	ns	
$\overline{\text{CAS}}$ to QSF delay time	t_{CQD}		35		40		45	ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF delay time	t_{TQD}		25		30		35	ns	
SPLIT TRANSFER setup time	t_{STS}	30		35		40		ns	
SPLIT TRANSFER hold time	t_{STH}	30		35		40		ns	
Split SAM setup time to $\overline{\text{RAS}}$ from last SC	t_{SCR}	30		35		40		ns	29
Split SAM hold time to $\overline{\text{RAS}}$ from first SC	t_{RSC}	30		35		40		ns	29

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Serial clock cycle time	t_{SC}	25		30		35		ns	
Access time from SC	t_{SAC}		25		30		35	ns	24
SC precharge time (SC LOW time)	t_{SP}	10		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}	5		10		12		ns	
Access time from \overline{SE}	t_{SEA}		15		20		30	ns	24
\overline{SE} precharge time	t_{SEP}	10		15		15		ns	
\overline{SE} pulse width	t_{SE}	10		15		15		ns	
Serial data out hold time after SC HIGH	t_{SOH}	5		5		5		ns	24
Serial output buffer turn off delay from SE	t_{SEZ}	0	12	0	15	0	25	ns	24
Serial data in setup time	t_{SDS}	0		0		0		ns	24
Serial data in hold time	t_{SDH}	10		15		20		ns	24
SERIAL INPUT (Write) Enable setup time	t_{SWS}	0		0		0		ns	
SERIAL INPUT (Write) Enable hold time	t_{SWH}	15		15		25		ns	
SERIAL INPUT (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
SERIAL INPUT (Write) Disable hold time	t_{SWIH}	15		15		25		ns	
SSF to SC setup time	t_{SFS}	0		0		0		ns	29
SSF to SC hold time	t_{SFH}	15		20		20		ns	29
SSF LOW to SC HIGH delay	t_{SFD}	0		0		0		ns	29

NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is assured. The 8 \overline{RAS} cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, DRAM data outputs (DQ1-DQ4) is high impedance.
12. If $\overline{CAS} = V_{IL}$, DRAM data outputs (DQ1-DQ4) may contain data from the last valid READ cycle.
13. DRAM output timing measured with a load equivalent to 2 TTL gates and 100pF. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
14. Assumes that $t^{RCD} < t^{RCD} (MAX)$. If t^{RCD} is greater than the maximum recommended value shown in this table, t^{RAC} will increase by the amount that t^{RCD} exceeds the value shown.
15. Assumes that $t^{RCD} \geq t^{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t^{CPN} .
17. Operation within the $t^{RCD} (MAX)$ limit ensures that $t^{RAC} (MAX)$ can be met. $t^{RCD} (MAX)$ is specified as a reference point only; if t^{RCD} is greater than the specified $t^{RCD} (MAX)$ limit, then access time is controlled exclusively by t^{CAC} .
18. Operation within the $t^{RAD} (MAX)$ limit ensures that $t^{RCD} (MAX)$ can be met. $t^{RAD} (MAX)$ is specified as a reference point only; if t^{RAD} is greater than the specified $t^{RAD} (MAX)$ limit, then access time is controlled exclusively by t^{AA} .
19. Either t^{RCH} or t^{RRH} must be satisfied for a READ cycle.
20. $t^{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t^{WCS} , t^{RWD} , t^{AWD} and t^{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t^{WCS} \geq t^{WCS} (MIN)$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t^{WCS} \leq t^{WCS} (MIN)$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t^{RWD} \geq t^{RWD} (MIN)$, $t^{AWD} \geq t^{AWD} (MIN)$ and $t^{CWD} \geq t^{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t^{OD} and t^{OEH} are met. See the LATE-WRITE AC Timing diagram.
22. These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
23. During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
24. SAM output timing is measured with a load equivalent to 2 TTL gates and 50pF. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
25. TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
26. NONTRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
27. LATE-WRITE and READ-MODIFY-WRITE cycles must have t^{OD} and t^{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t^{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
28. Applies to the MT43C4257 only.
29. Applies to the MT43C4258 only.

DRAM READ CYCLE

MULTI-PORT DRAM



DRAM FAST-PAGE-MODE READ CYCLE




MULTI-PORT DRAM

WRITE CYCLE FUNCTION TABLE ¹

LOGIC STATES ²						FUNCTION	CODE
RAS Falling Edge			CAS Falling Edge				
A ME/WE	B DSF1	C DQ (Input)	D ME/WE	E DSF1	F DQ (Input)		
1	0	X	0/1 ⁵	0	DRAM	Normal DRAM WRITE	RW
0	0	Write Mask	0/1 ⁵	0	DRAM (Masked)	NONPERSISTENT (Load and Use) MASKED WRITE to DRAM	RWNM
0	1	X	0/1 ⁵	0	DRAM (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM	RWOM
1	0	X	X ³	1	Column Mask	BLOCK WRITE to DRAM (No Data Mask)	BW
0	0	Write Mask	X ³	1	Column Mask	NONPERSISTENT (Load and Use) MASKED BLOCK WRITE to DRAM	BWNM
0	1	X	X ³	1	Column Mask	PERSISTENT (Use Register) MASKED BLOCK WRITE to DRAM	BWOM
1	1	X	X ⁴	0	Write Mask	LOAD MASK REGISTER	LMR
1	1	X	X ⁴	1	Color Data	LOAD COLOR REGISTER	LCR

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D", "E" and "F" for the WRITE cycle timing diagrams on the following pages.
 2. TRM, MKD and STS are "don't care" for all WRITE cycles.
 3. \overline{WE} is a "don't care" for BLOCK WRITE cycles. It occurs on the falling edge of \overline{CAS} .
 4. Register load cycles can be either EARLY or LATE-WRITE cycles.
 5. If $\overline{ME/WE}$ is LOW, an EARLY-WRITE is performed; if it is HIGH, a LATE-WRITE is performed if $\overline{ME/WE}$ falls after \overline{CAS} .

DRAM EARLY-WRITE CYCLE




MULTI-PORT DRAM

NOTE: 1. The logic states of "A", "B", "C", "E", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE 1, 2

MULTIPORT DRAM



NOTE: 1. The logic states of "A", "B", "C", "E", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.
2. LATE-WRITE cycles are not valid for BLOCK WRITES. (ME)/WE = "don't care" at the falling edge of CAS.

DRAM READ-WRITE CYCLE ¹
(READ-MODIFY-WRITE CYCLE)




MULTIPORT DRAM

NOTE: 1. The logic states of "A", "B", "C", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.


DRAM FAST-PAGE-MODE EARLY-WRITE CYCLE 1,2

MULTI-PORT DRAM




- NOTE:**
1. READ cycles or READ-MODIFY-WRITE cycles can be mixed with WRITE cycles while in FAST PAGE MODE.
 2. The logic states of "A", "B", "C", "D", "E", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

DRAM RAS-ONLY REFRESH CYCLE (ADDR = A0-A8)




CAS-BEFORE-RAS REFRESH CYCLE



 DONT CARE
 UNDEFINED

NOTE: 1. The MT43C4257/8 operates with this state as "don't care", but to allow for future functional enhancements, it is recommended that they be driven as illustrated for system upgradability.

DRAM HIDDEN-REFRESH CYCLE




MULTIPORT DRAM

NOTE: 1. A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, $\overline{ME}/\overline{WE} = \text{LOW}$ (when \overline{CAS} goes LOW) and $\overline{TR}/\overline{OE} = \text{HIGH}$. In the TRANSFER case, $\overline{TR}/\overline{OE} = \text{LOW}$ (when \overline{RAS} goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of $\overline{TR}/\overline{OE}$.

DRAM/BMR TRANSFER CYCLE FUNCTION TABLE

LOGIC STATES							FUNCTION	CODE
RAS Falling Edge								
A ME/WE	B DSF1	C DSF2	D TRM	E STS	F MKD	G DQ (input)		
1	0	0	1	0	X'	X	BMR READ TRANSFER (DRAM→BMR TRANSFER)	BMR-RT
1	0	0	1	1	X'	X	BMR READ TRANSFER (DRAM→invert→BMR TRANSFER)	BMR-IRT
0	0	0	1	0	X'	MASK	BMR WRITE TRANSFER (BMR→DRAM TRANSFER)	BMR-WT
0	0	0	1	1	X'	MASK	BMR WRITE TRANSFER (BMR→invert→DRAM TRANSFER)	BMR-IWT
1	1	1	0	X	X'	X	CLEAR BMR (CLR-BMR)	CLR- BMR

DRAM/BMR TRANSFERS




NOTE: 1. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.
2. It is not necessary to drop CAS during a DRAM/BMR TRANSFER.

READ TRANSFER CYCLE FUNCTION TABLE¹

LOGIC STATES ²					FUNCTION	CODE
RAS Falling Edge						
A DSF1	B DSF2	C TRM	D STS	E MKD		
0	0	0	0/1 ²	X	READ TRANSFER (DRAM→SAM)	RW
1	0	0	0/1 ²	X	SPLIT READ TRANSFER (DRAM→SAM)	SRT
0	1	1	0/1 ²	X	BIT MASKED READ TRANSFER	BMRT
1	1	1	0/1 ²	X	BIT MASKED SPLIT READ TRANSFER	BMSRT
1	0	1	0/1 ²	0/1 ³	BMR→SAM TRANSFER	BMR-SAM

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for READ TRANSFER cycle timing diagrams on the following pages.
 2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW the transfer is to SAMa; when STS = HIGH the transfer is to SAMb.
 3. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.

**SPLIT READ TRANSFER³
(SPLIT DRAM-TO-SAM TRANSFER)**



MULTI-PORT DRAM

DON'T CARE
 UNDEFINED


- NOTE:**
1. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused for the idle half.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.
 3. The logic states of "A", "B", "C", and "D" determine the type of TRANSFER operation performed. See the Read Transfer Cycle Function Table.

WRITE TRANSFER CYCLE FUNCTION TABLE¹

LOGIC STATES								FUNCTION	CODE
RAS Falling Edge							SC		
A DSF1	B DSF2	C DQ	D TRM	E STS	F SE	G MKD	H MKD		
0	0	X	0	0/1 ²	0	X	-	WRITE TRANSFER (SAM→DRAM)	WT
0	0	X	0	0/1 ²	1	X	-	PSEUDO WRITE TRANSFER	PWT
1	0	mask	0	0/1 ²	X	X	-	SPLIT WRITE TRANSFER (SAM→DRAM)	SWT
0	1	mask	0	0/1 ²	X	X	-	DQ MASKED WRITE TRANSFER (SAM→DRAM)	DMWT
0	1	X	1	0/1 ²	X	X	0/1 ⁴	BIT MASKED WRITE TRANSFER (SAM→DRAM)	BMWT
1	1	mask	1	0/1 ²	X	X	0/1 ⁴	BIT MASKED SPLIT WRITE TRANSFER (SAM→DRAM)	BMSWT
1	0	X	1	0/1 ²	X	0/1 ³	-	SAM→BMR TRANSFER	SAM-BMR

- NOTE:**
1. QSF = "OPEN"; SSF = "Don't Care."
Refer to this function table to determine the logic states of "A", "B", "C", "D", "E", "F", "G", and "H" for WRITE TRANSFER cycle timing diagrams on the following pages.
 2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW the transfer is to SAMa; when SAM = HIGH the transfer is to SAMb.
 3. Serial Mask Input (SMI) mode is enabled if MKD = HIGH and disabled if MKD = LOW.
 4. When in the SMI mode (see BMR transfer waveforms) MKD is the SMI data input. MKD data is clocked into all bit planes of the bit mask register with SCb. A logic "1" on MKD will allow data to pass through the mask; a logic "0" will mask the corresponding location of the SAM during a BIT MASKED TRANSFER. BIT MASKED TRANSFERS to or from SAMa must not take place while mask data is being serially input via SCb and MKD.

WRITE TRANSFER⁴
(When part was previously in the SERIAL OUTPUT mode)




- NOTE:**
- \overline{CAS} is used to load the Tap address. If \overline{CAS} does not fall, the last Tap address loaded for the addressed SAM will be reused.
 - There must be no rising edges on the SC input during this time period.
 - \overline{SE} must be LOW to input new serial data, but the serial address register is incremented by SC regardless of \overline{SE} .
 - The logic states of "A", "B", "C", "D", "E", "F", "G" and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.
 - QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed. SSFa,b = "don't care" (MT43C4258).

▨ DONT CARE
▨ UNDEFINED

WRITE TRANSFER⁴


(When part was previously in the SERIAL INPUT mode)



- NOTE:**
1. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused.
 2. $\overline{\text{SE}}$ must be LOW to input new serial data, but the serial address register is incremented by SC regardless of $\overline{\text{SE}}$.
 3. There must be no rising edges on the SC input during this time period.
 4. The logic states of "A", "B", "C", "D", "E", "F", "G" and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.
 5. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed. SSFa,b = "don't care" (MT43C4258).

▨ DON'T CARE
▩ UNDEFINED

**SPLIT WRITE TRANSFER³
(SPLIT SAM-TO-DRAM TRANSFER)**




MULTI-PORT DRAM

- NOTE:**
1. \overline{CAS} is used to load the Tap address. If \overline{CAS} does not fall, the last Tap address load for the addressed SAM will be reused.
 2. QSF = 0 when the Lower SAM (bits 0–255) is being accessed.
QSF = 1 when the Upper SAM (bits 256–511) is being accessed.
 3. The logic states of "A", "B", "C", "D", "E", and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.


▨ DON'T CARE
▩ UNDEFINED

SAMa or SAMb SERIAL INPUT



MULTI-PORT DRAM

SAMa or SAMb SERIAL OUTPUT



NOTE : $\overline{SE}_{a,b}$, $SC_{a,b}$ and $SDQ_{a,b}$ are used when accessing SAMa and $\overline{SE}_{b,b}$; $SC_{b,b}$ and $SDQ_{b,b}$ are used when access in SAMb.

MULTIPOINT DRAM

TRIPLE PORT DRAM

128K x 8 DRAM WITH DUAL 256 x 8 SAMS

FEATURES

- Three asynchronous, independent, data access ports
- Fast access times – 80ns random, 25ns serial
- Operation and control compatible with 1 Meg VRAMS
- High performance CMOS silicon gate process
- Low power: 15mW standby; 450mW active, typical
- 512-cycle refresh within 8ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$, and HIDDEN
- FAST PAGE MODE access cycles
- Two bidirectional Serial Access Memories (SAMs)
- Fully static SAMs and Mask Register, no refresh required
- 2048-bit Transfer Mask Register
- SERIAL MASK DATA INPUT mode

SPECIAL FUNCTIONS

- MASKED WRITE (Write-Per-Bit)
- PERSISTENT MASKED WRITE
- SPLIT READ AND WRITE TRANSFERS
- BLOCK WRITE
- BIT MASKED TRANSFERS

OPTIONS

- Timing (DRAM, SAMs)

80ns, 25ns	- 8
100ns, 30ns	-10
120ns, 35ns	-12
- Packages

Plastic LCC (750 mil)	EJ
-----------------------	----
- Functionality


QSF output (indicates SAM half accessed)	43C8128
SSF input (Split SAM special function, stop count)	43C8129

MARKING

GENERAL DESCRIPTION

The MT43C8128/9 are high speed, triple port CMOS dynamic random access memories (TPDRAM) containing 1,048,576 bits. Data may be accessed by an 8 bit wide DRAM port or by either of two independently-clocked 256 x 8-bit serial access memory (SAM) ports. Data may be transferred bidirectionally between the DRAM and the SAMs.

The DRAM portion of the TPDRAM is functionally identical to the MT4C4256 (256K x 4) DRAM. Sixteen 256-bit data registers make up the serial access memory portions of the TPDRAM. Data I/O and internal data transfer are accomplished using five separate bidirectional data paths; the 8-bit random access I/O port, a pair of internal 2048 bit wide paths between the DRAM and the SAMs, and the pair


MULTI-PORT DRAM

of 8-bit serial I/O ports for the SAMs. The rest of the circuitry consists of the control, timing, and address decoding logic.

All three ports may be operated asynchronously and independently of the others except when data is being internally transferred between the DRAM and either SAM.

Each of the 2048 bits involved in an internal transfer may be individually masked by performing a BIT MASKED TRANSFER operation. The 256 x 8-bit, Bit Mask Data Register can be parallel loaded from the DRAM or, either SAM, or it may be serial loaded through the MKD serial input.

As with all DRAMs, the TPDRAM must be refreshed to maintain data. The refresh cycles must be timed so that all 512 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 8ms (regardless of sequence). Micron recommends evenly spaced refresh cycles for maximum data integrity. An internal transfer between the DRAM and either SAM counts as a refresh cycle. The SAM portions of the TPDRAM are fully static and do not require any refresh.

The operation and control of the MT43C8128/9 are compatible with the operation of the MT42C8128 (128K x 8 Video RAM). However, the MT43C8128/9 offer an additional SAM and special features that may be used to enhance system performance.

PIN DESCRIPTIONS

PLCC PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
7	SCa	Input	Serial Clock, SAMa: Clock input to the serial address counter for the SAMa registers and strobe for SAMa control and data inputs.
1	SCb	Input	Serial Clock, SAMb: Clock input to the serial address counter for the SAMb registers and strobe for SAMb control and data inputs.
12	$\overline{\text{TR}}/\overline{\text{OE}}$	Input	Transfer Enable: Enables an internal TRANSFER operation at the falling edge of $\overline{\text{RAS}}$, or Output Enable: Enables the DRAM output buffers when taken LOW after $\overline{\text{RAS}}$ goes LOW ($\overline{\text{CAS}}$ must also be LOW), otherwise the output buffers are in a high impedance state.
18	$\overline{\text{ME}}/\overline{\text{WE}}$	Input	Mask Enable: If $\overline{\text{ME}}/\overline{\text{WE}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, a MASKED WRITE cycle is performed, or Write Enable: $\overline{\text{ME}}/\overline{\text{WE}}$ is also used to select a READ ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$) cycle when accessing the DRAM. This includes a READ TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{H}$) or WRITE TRANSFER ($\overline{\text{ME}}/\overline{\text{WE}} = \text{L}$).
41	$\overline{\text{SE}}\text{a}$	Input	Serial Port Enable SAMa: $\overline{\text{SE}}\text{a}$ enables Port A serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. $\overline{\text{SE}}\text{a}$ is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL INPUT MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
47	$\overline{\text{SE}}\text{b}$	Input	Serial Port Enable, SAMb: $\overline{\text{SE}}\text{b}$ enables Port B serial I/O buffers and allows a serial READ or WRITE operation to occur; otherwise, the output buffers are in a High-Z state. $\overline{\text{SE}}\text{b}$ is also used during a TRANSFER operation to indicate whether a WRITE TRANSFER or a SERIAL-INPUT-MODE ENABLE (PSEUDO WRITE TRANSFER) cycle is performed.
35	DSF1	Input	Special Function (Control) 1: DSF1 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
21	DSF2	Input	Special Function (Control) 2: DSF2 is used to indicate which special functions are used on a particular access or transfer cycle. See the Functional Truth Table for a detailed description.
20	$\overline{\text{RAS}}$	Input	Row Address Strobe: $\overline{\text{RAS}}$ is used to clock in the 9 row-address bits and as a strobe for control and data inputs.
33	$\overline{\text{CAS}}$	Input	Column Address Strobe: $\overline{\text{CAS}}$ is used to clock in the 8 column-address bits, enable the DRAM output buffers (along with $\overline{\text{TR}}/\overline{\text{OE}}$), and as a strobe for control and data inputs.

PIN DESCRIPTIONS (Continued)

PLCC PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
31, 30, 29, 28 25, 24, 27, 22 23	A0 - A8	Input	Address Inputs: For DRAM operation, these inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select one 8-bit word out of the 128K available. During TRANSFER operations, A0 to A8 indicate the DRAM row being accessed (when \overline{RAS} goes LOW) and A0-A7 indicate the SAM start address (when \overline{CAS} goes LOW). A7, A8 = "don't care" for the start address when doing SPLIT TRANSFER.
19	STS	Input	SAM Transfer Select: The state of STS at \overline{RAS} time determines which SAM is involved in a transfer (SAMA=LOW, SAMb=HIGH).
46	MKD	Input	Mask Data Input: MKD is used during BIT MASK REGISTER LOAD cycles to enable or disable the serial mask input mode (SMI). If SMI is enabled (MKD=HIGH at \overline{RAS}), then MKD is used as mask data input and is clocked by SCb into the mask data register.
6	TRM	Input	Transfer Mask Select: TRM is used to select between NORMAL TRANSFER cycles and BIT MASKED TRANSFER or BIT MASK REGISTER LOAD cycles.
13, 14, 15, 16 37, 38, 39, 40	DQ1 - DQ8	Input/ Output	DRAM Data I/O: Data inputs and outputs for the DRAM memory array; inputs for the MASK and COLOR REGISTER load cycles; address mask inputs for BLOCK WRITE cycles.
8, 9, 10, 11 42, 43, 44, 45	SDQa1-SDQa8	Input/ Output	Serial Data I/O, SAMA: Input, Output, or High-Z.
2, 3, 4, 5 48, 49, 50, 51	SDQb1-SDQb8	Input/ Output	Serial Data I/O, SAMb: Input, Output, or High-Z.
32	QSFa/SSFa	Output Input	Split SAM Status, SAMA (MT43C8128): QSFa indicates which half of SAMA is being accessed (Lower = LOW, Upper = HIGH). Split SAM Special Function, SAMA (MT43C8129): SSFa=HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFa is synchronized with SCa.
34	QSFb/SSFb	Output Input	Split SAM Status, SAMb (MT43C8128): QSFb indicates which half of SAMb is being accessed (Lower = LOW, Upper = HIGH). Split SAM Special Function, SAMb (MT43C8129): SSFb=HIGH stops access to current half of SAM and will load the Tap address of the next half into the address pointer. SSFb is synchronized with SCb.
17, 26	Vcc	Supply	Power Supply: +5V \pm 10%
52, 36	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT43C8128/9 may be divided into four functional blocks (see Figure 1): the DRAM and its special functions, the Bit Mask Register (BMR), the two Serial Access Memories (SAMs), and the DRAM/SAM/BMR transfer circuitry. All the operations described below are also shown in the AC Timing Diagrams section of this data sheet and are summarized in the Functional Truth Table.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing transfer operations the $\overline{TR}/\overline{OE}$ pin will be shown as $\overline{TR}(\overline{OE})$.*

DRAM OPERATION

This section describes the operation of the random access port and the special functions associated with the DRAM.

DRAM REFRESH (ROR, CBR, and HR)

Like any DRAM-based memory, the MT43C8128/9 TPDRAM must be refreshed to retain data. All 512 row-address combinations must be accessed within 8ms. The MT43C8128/9 supports \overline{CAS} -BEFORE- \overline{RAS} , \overline{RAS} -ONLY and HIDDEN types of refresh cycles.

For the \overline{CAS} -BEFORE- \overline{RAS} REFRESH cycle, the row addresses are generated and stored in an internal address counter. The user need not supply any address data and simply must perform 512 \overline{CAS} -BEFORE- \overline{RAS} cycles within the 8ms time period.

For \overline{RAS} -ONLY REFRESH cycles, the refresh address must be generated externally and applied to the A0-A8 inputs. The DQ pins remain in a High-Z state for both the \overline{RAS} ONLY and \overline{CAS} -BEFORE- \overline{RAS} cycles.

HIDDEN REFRESH (HR) cycles are performed by toggling \overline{RAS} (while keeping \overline{CAS} LOW) after a READ or WRITE cycle. This performs \overline{CAS} -BEFORE- \overline{RAS} cycles but does not disturb the DQ lines.

Any DRAM READ, WRITE, or TRANSFER cycle also refreshes the DRAM row that is being accessed. The SAM and Bit Mask Register portions of the MT43C8128/9 are fully static and do not require any refreshing.

DRAM READ AND WRITE CYCLES (RW)

The DRAM portion of the TPDRAM is nearly identical to standard 128K x 8 DRAMs. However, because several of the DRAM control pins are used for additional functions on this device, several conditions that were undefined or "don't care" states for the DRAM are specified for the TPDRAM. These conditions are highlighted in the following discussion. In addition, the TPDRAM has several special functions that may be used when writing to the DRAM.

The 17 address bits used to select an 8-bit word from the 131,072 available are latched into the chip using the A0-A8, \overline{RAS} , and \overline{CAS} inputs. First, the 9 row-address bits are setup on the address inputs and clocked into the part when \overline{RAS} transitions from HIGH to LOW. Next, the 8 column-address bits (A0 - A7) are setup on the address inputs and clocked in when \overline{CAS} goes from HIGH to LOW.

For single port DRAMs, the \overline{OE} pin is a "don't care" when \overline{RAS} goes LOW. For the TPDRAM, $\overline{TR}/\overline{OE}$ is used when \overline{RAS} goes LOW, to select between DRAM and TRANSFER cycles. $\overline{TR}/\overline{OE}$ must be HIGH at the \overline{RAS} HIGH-to-LOW transition for all DRAM operations.

If $\overline{ME}/\overline{WE}$ is HIGH when \overline{CAS} goes LOW, a DRAM READ operation is performed and the data from the memory cells selected will appear at the DQ1-DQ8 port. The $\overline{TR}/\overline{OE}$ input must transition from HIGH-to-LOW sometime after \overline{RAS} falls to enable the DRAM output port.

For single port DRAMs, \overline{WE} is a "don't care" when \overline{RAS} goes LOW. For the TPDRAM, $\overline{ME}/\overline{WE}$ is used, when \overline{RAS} goes LOW, to select between a MASKED WRITE cycle or a normal WRITE cycle. If $\overline{ME}/\overline{WE}$ is LOW at the \overline{RAS} HIGH-to-LOW transition, a MASKED WRITE operation is selected. For any TPDRAM non-masked access cycle (READ or WRITE), $\overline{ME}/\overline{WE}$ must be HIGH at the \overline{RAS} HIGH to LOW transition. If $\overline{ME}/\overline{WE}$ is LOW when \overline{CAS} goes LOW, a DRAM WRITE operation is performed and the data present on the DQ1-DQ8 data port will be written into the selected memory cells.

The TPDRAM can perform all the normal DRAM cycles: READ, EARLY-WRITE, LATE-WRITE, READ-MODIFY-WRITE, FAST-PAGE-MODE READ, FAST-PAGE-MODE WRITE, and FAST-PAGE-MODE READ-MODIFY-WRITE. Refer to the AC timing parameters and diagrams in the data sheet for more details on these operations.




Figure 2
NONPERSISTENT MASKED WRITE EXAMPLE

NONPERSISTENT MASKED WRITE (RWNM)

The MASKED WRITE feature eliminates the need to do a READ-MODIFY-WRITE cycle when changing only certain bits within an 8-bit word. The MT43C8128/9 supports two types of MASKED WRITE cycles, NONPERSISTENT MASKED WRITE and PERSISTENT MASKED WRITE.

If ME/(WE), DSF1 and DSF2 are LOW at the RAS HIGH-to-LOW transition, the data (mask data) present on the DQ1-DQ8 inputs will be written into the mask data register. The mask data acts as an individual write enable for each of the eight DQ1-DQ8 pins. If a LOW (logic 0) is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic 1) on a mask data register bit enables the input port and

allows normal WRITE operations to proceed. This convention is used for all masks on the MT43C8128/9. Note that CAS is still HIGH. When CAS goes LOW, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW). The DRAM contents that correspond to the masked bits will not be changed during the WRITE cycle. When using NONPERSISTENT MASKED WRITE, the data present on the DQ inputs is loaded into the mask data register at every falling edge of RAS. FAST PAGE MODE may be used in tandem with NONPERSISTENT MASKED WRITE to write several column locations using the same mask during one RAS cycle. An example of NONPERSISTENT MASKED WRITE cycle is shown in Figure 2.




Figure 3
PERSISTENT MASKED WRITE EXAMPLE

PERSISTENT MASKED WRITE (RWOM)

The PERSISTENT MASKED WRITE feature eliminates the need to rewrite the mask data before each MASKED WRITE cycle if the same mask data is being used repeatedly. To initiate a PERSISTENT MASKED WRITE, a LOAD MASK REGISTER cycle is performed by taking $\overline{ME}/(\overline{WE})$ and DSF1 HIGH, and DSF2 LOW when \overline{RAS} goes LOW. The mask data is loaded into the internal register when \overline{CAS} goes LOW, provided DSF1 is LOW (see the LOAD MASK REGISTER description).

Mask data may also be loaded into the mask register by simply performing a NONPERSISTENT MASKED WRITE before the PERSISTENT MASKED WRITE cycles.

PERSISTENT MASKED WRITE cycles may then be performed by taking $\overline{ME}/(\overline{WE})$ and DSF2 LOW and DSF1 HIGH when \overline{RAS} goes LOW. The contents of the mask data register will then be used as the mask data for the DRAM inputs. Unlike the NONPERSISTENT MASKED WRITE cycle, the data present at the DQ inputs is not loaded into the mask register when \overline{RAS} falls. Another PERSISTENT MASKED WRITE cycle may be performed without reloading the register. Figure 3 shows the LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycle operations. The LOAD MASK REGISTER and PERSISTENT MASKED WRITE cycles allow systems that cannot output data at \overline{RAS} time to perform MASKED WRITE cycles. PERSISTENT MASKED WRITE can also operate in FAST PAGE MODE.

BLOCK WRITE (BW)

If DSF1 is HIGH when \overline{CAS} goes LOW, the MT43C8128/9 will perform a BLOCK WRITE cycle (\overline{WE} = "don't care") instead of a normal WRITE cycle. In BLOCK WRITE cycles, the contents of the color register (instead of the DQ inputs) are directly written to four adjacent column locations (see Figure 4). A total of 32 bits will be written simultaneously, improving the normal DRAM fill rate by four times. The color register must be loaded prior to beginning BLOCK WRITE cycles (see LOAD COLOR REGISTER).

The row is addressed as in a normal DRAM WRITE cycle. However, when \overline{CAS} goes LOW, only the A2-A7 inputs are used. A2-A7 specify the "block" (out of the 64 possible) of four adjacent column locations that will be accessed. When \overline{CAS} goes LOW, the DQ inputs are then used to determine which combination of the four column locations will be changed. DQ1 acts as a write enable for column location A0=0, A1=0; DQ2 controls column location A0=1, A1=0; DQ3 controls A0=0, A1=1; and DQ4 controls A0=1, A1=1. The write enable controls are active HIGH; a logic 1 enables and a logic 0 disables the WRITE function.




Figure 4
BLOCK WRITE EXAMPLE

The contents of the color register will then be written to the column locations enabled. Each DQ location of the color register is written to the four column locations (or any of the four that are enabled) in the corresponding DQ bit plane. The DQ mask is not used in this mode.

Note: When performing a BLOCK WRITE, \overline{WE} is a "don't care". This means LATE-WRITES in the BW mode are not allowed.

NONPERSISTENT MASKED BLOCK WRITE (BWNM)

The MASKED WRITE functions can also be used during BLOCK WRITE cycles. NONPERSISTENT MASKED BLOCK WRITE operates exactly like the normal NONPERSISTENT MASKED WRITE except the mask is now applied to four column locations instead of just one column location.

Like NONPERSISTENT MASKED WRITE, the combination of $\overline{ME}/(\overline{WE})$ LOW and DSF1 LOW when \overline{RAS} goes LOW, initiates a NONPERSISTENT MASK cycle. The DSF1

pin must be driven HIGH, when \overline{CAS} goes LOW, to perform a NONPERSISTENT MASKED BLOCK WRITE. By using both the column mask input and the MASKED WRITE function, any combination of the four bit planes may be masked and any combination of the eight column locations may be masked.

PERSISTENT MASKED BLOCK WRITE (BWOM)

This cycle is also performed exactly like the normal PERSISTENT MASKED WRITE except that DSF1 is HIGH when \overline{CAS} goes LOW to indicate the BLOCK WRITE function. Both the mask data register and the color register must be loaded with the appropriate data prior to starting a PERSISTENT MASKED BLOCK WRITE.

DRAM REGISTER OPERATIONS

The MT43C8128/9 contains two 8-bit registers that are used as data registers for special functions. This section describes how to load these registers.

LOAD MASK REGISTER (LMR)

The LOAD MASK REGISTER operation and timing are identical to a normal WRITE cycle except that DSF1 is HIGH when \overline{RAS} goes LOW. As shown in the Truth Table, the combination of $\overline{TR}/(\overline{OE})$, $\overline{ME}/(\overline{WE})$, and DSF1 being HIGH when \overline{RAS} goes LOW indicates the cycle is a REGISTER load cycle. DSF1 is used when \overline{CAS} goes LOW to select the register to be loaded, and must be LOW for a LOAD MASK REGISTER cycle. The data present on the DQ lines will then be written to the mask data register.

Note: For a normal DRAM WRITE cycle, the mask data register is disabled but not modified. The contents of mask data register will not be changed unless a NONPERSISTENT MASKED WRITE cycle or a LOAD MASK REGISTER cycle is performed

The row address supplied will be refreshed, but it is not necessary to provide any particular row address. The column address inputs are ignored during a LOAD MASK REGISTER cycle.

The mask data register contents are used during PERSISTENT MASKED WRITE and PERSISTENT MASKED BLOCK WRITE cycles to selectively enable writes to the eight DQ planes.

LOAD COLOR REGISTER (LCR)

A LOAD COLOR REGISTER cycle is identical to the LOAD MASK REGISTER cycle except DSF1 is HIGH when \overline{CAS} goes LOW. The contents of the color register are retained until changed by another LOAD COLOR REGISTER cycle (or the part loses power) and are used as data inputs during BLOCK WRITE cycles.

TRANSFER OPERATIONS

This section describes transfer operations between the DRAM and either SAM. The direction of the transfer is specified with respect to the DRAM portion of the device. A write is referenced to the DRAM array and a read is referenced from the array.

Note: *The three ports of the TPDRAM are independent and asynchronous to one another. Any or all of the ports may be accessed simultaneously at the maximum allowable frequencies. The only time the ports are synchronized is during transfers to or from the DRAM and SAM portions of the device. A transfer involving a SAM does not affect access from the other SAM port. Both SAMs may be accessed during a DRAM/BMR transfer operation or any other DRAM access cycle other than a SAM transfer.*

TRANSFER operations are initiated when $\overline{TR}/(\overline{OE})$ is LOW at the falling edge of \overline{RAS} . The state of STS when \overline{RAS} goes LOW indicates which SAM the TRANSFER will address. The state of $(\overline{ME})/\overline{WE}$ when \overline{RAS} goes LOW indicates the direction of the TRANSFER. At the same time, DSF1 is used to select between normal TRANSFER cycles and SPLIT TRANSFER cycles and DSF2 is used to select between normal TRANSFER cycles and MASKED TRANSFER cycles. A TRANSFER cycle can be performed without dropping \overline{CAS} . In this case, the previously loaded Tap address will be used.

The MT43C8128/9 include a feature called BIT MASKED TRANSFER, which uses a third, 2048-bit data register to individually mask every bit involved in a TRANSFER operation. The BIT MASKED TRANSFER may be applied to either READ or WRITE TRANSFERS. The TRM pin is used to select between NORMAL and BIT MASKED TRANSFER (or BIT MASK REGISTER LOAD) cycles. The type of transfer operation is always selected on the falling edge of \overline{RAS} .

NORMAL TRANSFERS

The MT43C8128/9 support all of the popular transfer cycles available on the 1 Meg video RAMs. Each of these is described in the following section.

READ TRANSFER (RT)

A READ TRANSFER cycle is selected if $\overline{ME}/(\overline{WE})$ is HIGH, and DSF1 and $\overline{TR}/(\overline{OE})$ are LOW when \overline{RAS} goes LOW. When \overline{RAS} goes LOW, the READ TRANSFER is to SAMa if STS = LOW, or to SAMb if STS = HIGH. The row address bits indicate the eight 256-bit DRAM rows that are to be transferred to the eight SAM data registers. The column address bits indicate the start address (or Tap point)

of the next serial output cycle from the designated SAM data registers. QSF indicates the SAM half being accessed: LOW if the lower half; HIGH if the upper. Performing a READ TRANSFER cycle sets the direction of the selected SAMs I/O buffers to the output mode.

To complete a REAL-TIME READ-TRANSFER, $\overline{TR}/(\overline{OE})$ is taken HIGH while \overline{RAS} and \overline{CAS} are LOW. In order to synchronize the REAL-TIME READ-TRANSFER to the serial clock, the rising edge of $\overline{TR}/(\overline{OE})$ must occur between the rising edges of successive clocks on the SC input (refer to the AC timing diagrams). A "regular" READ TRANSFER is not synchronized with the SC pin of the addressed SAM. This type of RT is performed when $\overline{TR}/(\overline{OE})$ is taken HIGH "early," without regard to the falling edge of \overline{CAS} . The transfer will be completed internally by the device. The first serial clock must meet the tRSD, tCSD and tASD delays. (see READ TRANSFER AC timing diagram). The 2048 bits of DRAM data are then written into the SAM data registers, and the selected SAM's Tap address that was stored in the internal, 8-bit Tap address register is loaded into the address counter. If \overline{SE} for the SAM selected (\overline{SEa} for SAMa) is LOW, the first bits of the new row data will appear at the serial outputs with the next SC clock pulse. \overline{SE} enables the serial outputs, and may be either HIGH or LOW during this operation.

SPLIT READ TRANSFER (SRT)

The SPLIT READ TRANSFER cycle eliminates the critical transfer timing required to maintain a continuous serial output data stream (the "full" READ TRANSFER cycle has to occur immediately after the final bit of "old data," and before the first bit of "new data" is clocked out of the SAM port).

When using the SPLIT TRANSFER mode, the SAM is divided into an upper half and a lower half. While data is being serially read from one half of the SAM, new DRAM data may be transferred to the other half. The transfer can occur at any time while the other half is sending data and need not be synchronized with the SC clock.

The $\overline{TR}/(\overline{OE})$ timing is relaxed for SRT cycles. The rising edge of $\overline{TR}/(\overline{OE})$ is not used to complete the TRANSFER cycle and therefore is independent of the rising edges of \overline{RAS} and \overline{CAS} . The transfer timing is generated internally for SPLIT TRANSFER cycles.

SPLIT TRANSFERS do not change the SAM I/O direction. A normal (nonsplit) READ TRANSFER cycle must precede any sequence of SRT cycles to put the SAM I/O in the output mode and provide the initial SAM Tap address (which half). Then an SRT may be initiated by taking DSF1 HIGH and selecting the desired SAM (using STS) when \overline{RAS} goes LOW during the TRANSFER cycle. As in nonsplit transfers, the row address is used to specify the DRAM row to be transferred. When an SRT cycle is initiated, the half of

the SAM not actively being accessed will be the half that receives the transfer. When $\overline{\text{CAS}}$ falls, address pins A0-A6 determine the Tap address for the SAM-half selected; A7 = "don't care." If $\overline{\text{CAS}}$ does not fall, the previously loaded Tap address will be reused and the TRANSFER will be to the idle half.

Figure 5 shows a typical SRT initiation sequence. The normal READ TRANSFER is first performed, followed by an SRT of the same row to the upper half of the SAM. The purpose of the SRT from the same row is to initiate the split SAM operating mode and load the Tap address for the upper half of the SAM. For the MT43C8128, serial access continues and when the SAM address counter reaches 127 ("A7"=1, A0-A6=0), the QSF output for that SAM goes HIGH and the Tap address for the upper half is automatically loaded. Since the serial access has now switched to the upper half of the SAM, new data may now be transferred to the lower half. This sequence of waiting for the state of QSF to change and then transferring new data to the SAM half that is not being accessed may now be repeated. For ex-

ample, the next step in Figure 5 would be to wait until QSF went LOW (indicating that row-1 data is shifting out the lower SAM) and then transferring the upper half of row 1 to the upper SAM. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address load for the addressed SAM will be reused.

The split SAM operation is slightly different for the MT43C8129. Instead of having a QSF, this device has a Split SAM Special Function (SSF) input. With this input the serial access may be switched at will from one half of the SAM to the other. In other words, the address count may be stopped on the current half and the Tap address of the next half may be loaded, without waiting for the maximum address count of the current half (127; lower, 255; upper). If no SSF pulse is applied, the Tap address of the next half will be automatically loaded when the maximum count of the current SAM-half is reached. QSF = 0 when the Lower SAM (bits 0-255) is being accessed. QSF = 1 when the Upper SAM (bits 256-511) is being accessed.




Figure 5
TYPICAL SPLIT READ TRANSFER INITIATION SEQUENCE

WRITE TRANSFER (WT)

The operation of the WRITE TRANSFER is identical to the READ TRANSFER described previously, except $\overline{ME}/\overline{WE}$ and \overline{SE} must be LOW when \overline{RAS} goes LOW. The DSF2 input is used to select between the WT and DQ MASKED WRITE TRANSFER cycles, and must be LOW for the WT cycle. The STS pin is also taken LOW or HIGH to select SAMa or SAMb, respectively, when \overline{RAS} goes LOW. The row address indicates the DRAM row to which the SAM data register will be written, and the Tap address indicates the starting address of the next SERIAL INPUT cycle for the SAM data registers. QSF indicates the SAM half being accessed; LOW if the lower half, HIGH if the upper. Performing a WT sets the direction of the SAM I/O buffers to the input mode.

PSEUDO WRITE TRANSFER (PWT)

The PSEUDO WRITE TRANSFER cycle can be used to change the direction of a SAM port from output to input without disturbing the DRAM data in the selected row. A PSEUDO WRITE TRANSFER cycle is a WRITE TRANSFER cycle with the \overline{SE} of the appropriate SAM held HIGH instead of LOW. The addressed row will be refreshed. A DQ MASKED WRITE TRANSFER (with all bits masked) is an alternate method for changing the direction of the SAM port without disturbing the addressed row data.

DQ MASKED WRITE TRANSFER (DMWT)

The data being transferred from either SAM to the DRAM may be masked by performing a DQ MASKED WRITE TRANSFER cycle. The transfer of data may be selectively enabled for each of the eight DQ planes (see Figure 6). The DMWT cycle is identical to the WRITE TRANSFER cycle except DSF2 is HIGH and mask data must be on the DQ inputs at the falling edge of \overline{RAS} .

The complete SAM register will be transferred to the selected row in each DQ plane if the mask data input is HIGH, and the SAM register will not be transferred if the mask data input for that DQ plane is LOW. DRAM data is not disturbed in masked DQ planes.

SPLIT WRITE TRANSFER (SWT)

The SPLIT WRITE TRANSFER feature makes it possible to input and transfer uninterrupted bit streams. Figure 7 shows a typical initiation sequence for SWT cycles.

Like the SRT, the SPLIT WRITE TRANSFER cycle does not change the state of the SAM I/O buffers. A normal, DQ MASKED or PSEUDO WRITE TRANSFER cycle is required to set the Tap address and set the SAM I/O direction to input mode.

After the WT, a SWT is performed to enter the split SAM operating mode. This sets the Tap for the next half of the SAM. The addressed half of the SAM is immediately trans-




Figure 6
DQ MASKED WRITE TRANSFER

ferred to the first destination row. This half of the SAM may not yet contain valid data. However, another SWT to the same row will normally occur after this is loaded, so the initial invalid data will be overwritten. Another approach would be to initiate an SWT addressed to any DRAM row, but mask (disable) all eight of the DQ planes. This method can be used to initiate the SWT sequence without disturbing any DRAM data.

Write mask data must be supplied to the DQ inputs during every SWT cycle at \overline{RAS} time. The mask data acts as an individual write enable for each of the eight DRAM DQ planes. For example, the DQ1 MASKED WRITE bit enables or disables the transfer of the SAMSDQ1 register to the DQ1 plane of the DRAM row selected (see the DQ MASKED WRITE TRANSFER description). As in all other MASKED WRITE operations, a HIGH enables the WRITE TRANSFER and a LOW disables the WRITE TRANSFER. As with SPLIT READ TRANSFER, the half of the SAM not receiving data will be the half transferred and the Tap address (A0-A6) for the other half is loaded when \overline{CAS} falls (A7 is a "don't care"). If \overline{CAS} does not fall, the previously loaded Tap address, A0-A6, will be reused. The TRANSFER will be to the idle half. When the serial clock crosses the half-SAM boundary, the new Tap address for that half is automatically loaded.

The QSFa and QSFb outputs (MT43C8128) indicate which half of SAMa or SAMb, respectively, is currently accepting data. After QSF goes HIGH, indicating that serial input has now switched to the upper SAM, the contents of the lower

half of the SAM may be transferred to any DRAM row. The cycle of checking for a change in QSF and then transferring the half of the SAM just filled may now be repeated. The next step on Figure 7 is to wait for QSF to go LOW and then SWT the contents of the upper half of the SAM to row 0. If the terminal count of the SAM half is reached before an SWT is performed for the next half, the access will be repeated from the same half and previously loaded address (access will not move to the next half).


When operating the MT43C8129 in the SWT mode, the address pointer may be changed, at will, to the new Tap address of the next half when the final desired input data is clocked-in. When the final data is input, the SSF input is taken HIGH at the corresponding rising edge of SC. The next SC rising edge will input data into the Tap location of the next half of the SAM. If SSF is not applied, the Tap

address will be automatically loaded when the maximum Tap address count is reached for the current half (127 or 255). If SSF is HIGH at SC, before an SWT is performed for the next half, the access will jump to the old Tap address of the same half. Access will not proceed to the next half. If terminal count is reached before an SWT, the access will proceed as it does for the MT43C4257.

SERIAL INPUT and SERIAL OUTPUT

The control inputs for SERIAL INPUT and SERIAL OUTPUT are SCa,b and \overline{SE} a,b. The rising edge of SC increments the serial address counter and provides access to the next SAM location. \overline{SE} enables or disables the serial input/output buffers.

Serial output of the SAM contents will start at the serial start address that was loaded during the DRAM-TO-SAM



NOTE: 1) MT43C8128
2) MT43C8129

DON'T CARE

Figure 7
TYPICAL SPLIT WRITE TRANSFER INITIATION SEQUENCE




Figure 8
BIT MASKED TRANSFER BLOCK DIAGRAM

TRANSFER cycle. The SC input increments the address counter and presents the contents of the next SAM location to the 8-bit port. \overline{SE} is used as an output enable during the SAM output operation. The serial address is automatically incremented with every SC LOW-to-HIGH transition, regardless of whether \overline{SE} is HIGH or LOW. For the MT43C8128, the address progresses through the SAM and will wrap around (after count 127 or 255) to the Tap address of the next half, for split modes. Address count will wrap around (after count 255) to Tap address 0 if in the "full" SAM modes. For the MT43C8129, the address count will wrap around as it does for the MT43C8128 or it may be triggered, at will, to the next half by the SSF input (split SAM modes). If SSF is HIGH at a LOW-to-HIGH transition of SC, the Tap address of the next half will be loaded into the address pointer. The following LOW-to-HIGH transition of SC will clock data from the Tap address of the new half.

SC is also used to clock-in data when the device is in the serial input mode. As in the serial output operation, the contents of the serial address register (loaded when the serial input mode was enabled) will determine the serial address of the first 8-bit word written. \overline{SE} acts as a WRITE ENABLE for serial input data and must be LOW for valid serial input. If \overline{SE} = HIGH, the data inputs are disabled and the SAM contents will not be modified. The serial address counter is incremented with every LOW-to-HIGH transition of SC, regardless of the logic level on the \overline{SE} input.

BIT MASKED TRANSFERS

This section describes transfers between the DRAM and either of the two SAMs using the BIT MASKED TRANSFER capability. Before performing these BIT MASKED TRANSFERS, the bit mask register must first be loaded with the

mask data. See the next section, BIT MASK REGISTER OPERATIONS, for instructions on how to load the Bit Mask Register (BMR).

The BMR is a 2048-bit register that individually controls each of the 2048 transfer gates on the internal 256 x 8 transfer bus (see Figure 8). These bus transfer gates reside between the DRAM array and the three data registers and are set to the "pass-thru" mode for nonmasked transfers. For BIT MASKED TRANSFERS, the data in the BMR is coupled to the control inputs of the bus transfer gates. A logic "1" in the BMR will select the pass-thru (unmasked) mode for the corresponding SAM data bit, while a logic "0" will select the masked mode for that bit.

BIT MASKED TRANSFERS may be incorporated when doing READ, WRITE, SPLIT READ and SPLIT WRITE TRANSFERS. The timing and control required for any particular BIT MASKED TRANSFER cycle is identical to the corresponding normal TRANSFER cycle, except that TRM and DSF2 are HIGH instead of LOW. BIT MASKED TRANSFERS between the DRAM and either of the two SAM registers are possible. Figure 9 illustrates the BIT MASKED TRANSFER functions.

BIT MASKED READ TRANSFER (BMRT)

BIT MASKED READ TRANSFER can be used to transfer any combination of the 2048 bits contained in any DRAM row address to either of the two SAMs. The logic conditions and timing for the BMRT function are identical to the normal READ TRANSFER function except to select the BIT MASKED feature, TRM and DSF2 are HIGH. If a bit in the BMR is a logic "1", the bus connection between the corresponding DRAM bit and the selected SAM bit is enabled and the data at the destination (one of the SAMs for BMRT) will be changed to the source data (the DRAM row for BMRT).




Figure 9

BIT MASK TRANSFER BLOCK DIAGRAM

BIT MASKED SPLIT READ TRANSFER (BMSRT)

The BIT MASKED SPLIT READ TRANSFER operation is identical to the normal SPLIT READ TRANSFER except that the bit mask (stored in the bit mask register) is applied to the transfer data by taking TRM and DSF2 HIGH when \overline{RAS} falls. The remaining control timing is identical to the requirements for a normal SPLIT READ TRANSFER.

BIT MASKED WRITE TRANSFER (BMWT)

Like WRITE TRANSFER, the BIT MASKED WRITE TRANSFER function may be used to transfer data to any DRAM row address from either of the two SAM registers. In this case, the SAM data will be masked by the contents of the bit mask register before the data is written to the DRAM.

BIT MASKED SPLIT WRITE TRANSFER (BMSWT)

Like the other BIT MASKED TRANSFER cycles, the BMSWT is nearly identical to the SPLIT WRITE TRANSFER, except TRM and DSF2 are HIGH when \overline{RAS} falls. Two masks are applied during a BMSWT operation. Each of the individual bits are masked by the bit mask register and each of the DQ planes are masked by the DQ inputs at \overline{RAS} time. If a DQ input is LOW at \overline{RAS} time, none of the 128 SAM bits for that DQ plane will be transferred to the DRAM row-half selected. If a DQ input is HIGH, the 128 SAM bits for that row-half will be masked by the corresponding 128 mask

register bits when written to the selected DRAM row-half. The remaining control timing is identical to the requirements for a normal SPLIT WRITE TRANSFER.

BIT MASK REGISTER OPERATIONS

This section describes how to transfer data to or from the Bit Mask Register (BMR) and how to clear the BMR's contents. Data may also be inverted when being transferred between the BMR and DRAM.

BMR READ TRANSFER (BMR-RT)

Any DRAM row may be transferred to the bit mask register by using the BMR READ TRANSFER function. When \overline{RAS} falls, $\overline{TR}/(\overline{OE})$ is LOW to select a transfer cycle. TRM is HIGH to indicate that the BMR is involved in the TRANSFER cycle, and DSF2 is LOW to indicate that the data is to be transferred to the BMR (as opposed to using the contents of the BMR as bit mask data). The remainder of the timing and control required is identical to a normal READ TRANSFER cycle. No Tap address is loaded in this TRANSFER.

Note that the SAM transfer select (STS) pin is used to select whether non-inverted (STS=LOW) or inverted (STS=HIGH) data is transferred to the bit mask register. For all transfers to or from the bit mask register, the state of the MKD pin when \overline{RAS} falls selects whether the Serial Mask Input (SMI) feature is enabled (see the Functional Truth Table). SMI is a special serial input mode that allows mask information to be clocked into the BMR at the same address location as the data clocked into SAMb (see the SMI mode description). MKD is LOW when \overline{RAS} falls to disable SMI or HIGH to enable SMI. After the transfer is completed the MKD pin then acts either as a mask data input to the BMR (SMI enabled) or is "don't care" (SMI disabled). The MKD input is tied to the 8 bit-planes, the data on the MKD pin is written to each bit-plane simultaneously.

BMR INVERTED READ TRANSFER (BMR-IRT)

If the STS pin is HIGH at \overline{RAS} time the DRAM data will be inverted before being written to the BMR. All 2048 bits involved in the transfer will be complemented. The functionality and logic levels for the other control inputs are identical to the BMR READ TRANSFER cycle. Note that MKD is still used to enable or disable the SMI mode. There is no added cycle time delay for either the BMR INVERTED READ or BMR INVERTED WRITE TRANSFER cycles.

BMR WRITE TRANSFER (BMR-WT)

The contents of the BMR may also be transferred to any DRAM row by using the BMR WRITE TRANSFER cycle. $(\overline{ME})/\overline{WE}$ and DSF2 are LOW and TRM is HIGH when \overline{RAS} falls, to select a write transfer from the BMR. The DQ inputs are used to input a DQ bit-plane mask when \overline{RAS} falls. This allows each of the four DQ planes to be write enabled or disabled during the BMR-WT. The MKD input is used to enable or disable the SMI mode. STS must be LOW at \overline{RAS} time to transfer non-inverted BMR data to the DRAM row selected.

BMR INVERTED WRITE TRANSFER (BMR-IWT)

As with the BMR INVERTED READ TRANSFER, the 2048 bits involved in the transfer may be inverted while being transferred. Taking STS HIGH at \overline{RAS} time will cause the BMR data to be inverted before it is stored in the selected DRAM row. The other control and DQ (mask) inputs are the same as the BMR-WT.

SAM-TO-BMR TRANSFER (SAM-BMR)

The contents of either SAM may be transferred to the BMR in the same manner that a DRAM row is transferred. In this case, DSF1 is HIGH to indicate that the SAM is the source of the data instead of the DRAM. $(\overline{ME})/\overline{WE}$ is used to indicate the direction of the transfer and must be LOW, when \overline{RAS} falls, for a SAM-TO-BMR TRANSFER. STS is no longer used to select between normal and inverted data, it now indicates which SAM is involved in the transfer. Since a SAM-TO-BMR TRANSFER "reads" data from the SAM, the SAM will be placed into input mode by this transfer cycle. The MKD input is still used to determine if the SMI mode will be enabled after the transfer is completed. Since no DRAM access is involved, it is not necessary to provide any particular ROW address at \overline{RAS} time. However, whichever ROW address is present at \overline{RAS} time will be used as the address for a \overline{RAS} -ONLY REFRESH. Since a SAM is involved in the transfer, a new SAM starting Address (or Tap) will be loaded at CAS time. This address will be loaded into the serial address counter of the SAM selected by STS at \overline{RAS} time.

Note: Any SAM/BMR TRANSFER will take the device out of the split SAM mode, if it was in that mode before the transfer.

BMR-TO-SAM TRANSFER (BMR-SAM)

The contents of the BMR may also be transferred to one of the SAM registers. The $(\overline{ME})/\overline{WE}$ input is used to indicate the direction of the transfer and must be HIGH for a BMR-TO-SAM TRANSFER. STS is LOW to select SAMa or HIGH to select SAMb as the destination for the BMR data. The

remaining inputs and functionality are identical to the SAM-TO-BMR TRANSFER. Since a BMR-TO-SAM TRANSFER writes new data to the selected SAM register, the I/O for the SAM involved will be placed in the output mode and a new Tap address will be loaded when \overline{CAS} falls.

CLEAR BIT MASK REGISTER (CLR-BMR)

The entire contents of the BMR can be cleared (set all bit LOW) within a single transfer cycle by performing a CLEAR BMR cycle. Unlike the other cycles that access the BMR, TRM is LOW at \overline{RAS} time for the CLEAR BIT MASK REGISTER function. $\overline{TR}/(\overline{OE})$ is LOW to indicate that the cycle is a transfer cycle (although there is really no data transfer involved). The CLR-BMR function is selected when $\overline{ME}/(\overline{WE})$, DSF1 and DSF2 are HIGH when RAS falls.

When the BMR is cleared, all data will be masked when a BIT MASKED TRANSFER cycle is performed.

The BMR INVERTED WRITE and BMR WRITE TRANSFERS can be used with the CLR-BMR function to set or clear, respectively, any DRAM row. The CLR-BMR function is used to clear the BMR then the BMR TRANSFERS are performed to the addressed DRAM row.

The CLEAR BIT MASK REGISTER function is useful when using the SERIAL MASK INPUT mode. It is automatically performed (when in the SMI mode) when data is transferred from SAMb to the DRAM (see SERIAL MASK INPUT section).

SERIAL MASK INPUT (SMI)

Whenever the BMR is accessed, the MKD input is sensed and latched into the BMR control logic. If the MKD pin is LOW at \overline{RAS} time the Serial Mask Input (SMI) mode is disabled and the BMR may only be loaded via internal transfer cycles. If MKD is HIGH when \overline{RAS} falls, during a BMR access, then the BMR control logic enables the SMI mode and the BMR may be serially loaded via the MKD input.

When SMI is enabled, the MKD input is coupled to all eight of the bit mask register's DQ planes (see Figure 10). The SCb clock input and SAMb's address counter are used to input data to SAMb and the BMR. SEb will enable (LOW) or disable (HIGH) input data to SAMb and the BMR, the address count will increment regardless of the state of SEb.

The most common application of the SMI mode is to automatically load a transfer mask with the new data written to SAMb. To initialize the sequence, the BMR is cleared (CLR-BMR) with MKD=HIGH at \overline{RAS} time to enable the SMI mode. Then SAMb is prepared to accept input data by performing PSEUDO WRITE TRANSFER. The SAM starting address loaded will also apply to the BMR. For every address location that to which data is written in SAMb, the corresponding address location in the BMR will be written to the value present on MKD (all eight planes of the BMR will be written). After the input of data to SAMb




Figure 10
SERIAL-MASK-INPUT MODE BLOCK DIAGRAM

is complete, a BIT MASKED WRITE TRANSFER may be done and only the unmasked data from SAMb will be transferred to the DRAM. The BMR will be cleared automatically after a BIT MASKED WRITE TRANSFER from SAMb, if the device is in the SMI mode. A BMSWT from SAMb will clear on half of the BMR. This allows a new mask to be loaded during the next fill of SAMb, without performing a CLR-BMR cycle. If data is to be masked during the BMWT, then MKD is held LOW when the corresponding SAMb data is written. If the data is to be written (unmasked) to the DRAM during the BMWT, then MKD is held HIGH when the corresponding SAMb location is written. The function of the MKD pin is dependent on the I/O direction of SAMb. MKD is an input only, if SMI is enabled and SAMb is in input mode. If SMI is enabled and SAMb is in output mode, the MKD input is a "don't care," no new data may be written to the BMR via MKD. MKD is also "don't care" if the SMI mode is disabled. Note that the mask data loaded via SAMb may also be applied to a SAMa TRANSFER cycle, if the mask hasn't been cleared by a SAMb TRANSFER or a CLR-BMR cycle. The BMR will not be cleared after a TRANSFER involving SAMa.

POWER UP INITIALIZATION

When Vcc is initially supplied or when refresh is interrupted for more than 8ms the device must be initialized.

After Vcc is at specified operating conditions, for 100µs (minimum), eight \overline{RAS} cycles must be executed to initialize the dynamic memory array. When the device is initialized the DRAM I/O pins (DQs) are in a High-Z state, regardless of the state of $(\overline{TR})/\overline{OE}$. The DRAM array will contain random data.

The SAM portion of the device is completely static and does not require an initialization cycle. Both SAM ports will power up in the serial input mode (WRITE TRANSFERS) and the SAM I/O pins (SDQ's) are in a High-Z state, regardless of the state of \overline{SE} ab. Also, SPLIT TRANSFER and SMI modes are disabled. Both QSF (MT43C8128) outputs are in the High-Z state. Both SAMs as well as bit mask, color, and DRAM mask registers all contain random data after power-up.

MULTIPOINT DRAM

TRUTH TABLE ¹

CODE	FUNCTION	R _{AS} FALLING EDGE									CAS FALL	A0 - A8 ²		DQ1 - DQ8 ³		REGISTERS	
		CAS	TR / OE	ME / WE ⁰	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS A8=X	RAS	CAS ⁴	MASK	COLOR
DRAM OPERATIONS																	
CBR	CAS-BEFORE-RAS REFRESH	0	1 ¹¹	1 ¹¹	X	X	X	X	X	X	X	X	X	X	X	X	X
ROR	RAS ONLY REFRESH	1	1	X	X	X	X	X	X	X	—	ROW	—	X	—	X	X
RW	NORMAL DRAM READ OR WRITE	1	1	1	0	0 ¹¹	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	X	X
RWNM	NONPERSISTENT (LOAD AND USE) MASKED WRITE TO DRAM	1	1	0	0	0 ¹¹	X	X	X	X	0	ROW	COLUMN	WRITE MASK	VALID DATA	LOAD & USE	X
RWOM	PERSISTENT (USE REGISTER) MASKED WRITE TO DRAM	1	1	0	1	0 ¹¹	X	X	X	X	0	ROW	COLUMN	X	VALID DATA	USE	X
BW	BLOCK WRITE TO DRAM (NO DATA MASK)	1	1	1	0	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A7)	X	COLUMN MASK	X	USE
BWNM	NONPERSISTENT (LOAD & USE) MASKED BLOCK WRITE TO DRAM	1	1	0	0	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A7)	WRITE MASK	COLUMN MASK	LOAD & USE	USE
BWOM	PERSISTENT (USE MASK REGISTER) MASKED BLOCK WRITE TO DRAM	1	1	0	1	0 ¹¹	X	X	X	X	1	ROW	COLUMN (A2 - A7)	X	COLUMN MASK	USE	USE
REGISTER OPERATIONS																	
LMR	LOAD MASK REGISTER	1	1	1	1	0 ¹¹	X	X	X	X	0	X ⁶	X	X	WRITE MASK	LOAD	X
LCR	LOAD COLOR REGISTER	1	1	1	1	0 ¹¹	X	X	X	X	1	X ⁶	X	X	COLOR DATA	X	LOAD
TRANSFER OPERATIONS																	
RT	READ TRANSFER (DRAM-TO-SAM TRANSFER)	1	0	1	0	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
SRT ⁹	SPLIT READ TRANSFER (SPLIT DRAM-TO-SAM TRANSFER)	1	0	1	1	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
WT	WRITE TRANSFER (SAM-TO-DRAM TRANSFER)	1	0	0	0	0	0	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
PWT	PSEUDO WRITE TRANSFER (SERIAL INPUT MODE ENABLE)	1	0	0	0	0	1	0	X	0=SAMa 1=SAMb	X	X ⁶	TAP ⁶	X	X	X	X
SWT ⁹	SPLIT WRITE TRANSFER (SPLIT SAM- TO-DRAM TRANSFER WITH MASK)	1	0	0	1	0	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X
DMWT	DQ MASKED WRITE TRANSFER	1	0	0	0	1	X	0	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X

TRUTH TABLE¹

CODE	FUNCTION	RAS FALLING EDGE									CAS FALL	A0 - A8 ²		DQ1 - DQ4 ³		REGISTERS	
		CAS	TR / OE	ME / WE ¹⁰	DSF1	DSF2	SEa, SEb	TRM	MKD	STS	DSF1	RAS	CAS A8=X	RAS	CAS ⁴	MASK	COLOR
BIT MASK REGISTER OPERATIONS																	
BMR-RT	BMR READ TRANSFER (DRAM→BMR TRANSFER)	1	0	1	0	0	X	1	0/1 ⁷	0	X	ROW	X	X	X	X	X
BMR-IRT	BMR READ TRANSFER (DRAM→INVERT→BMR TRANSFER)	1	0	1	0	0	X	1	0/1 ⁷	1	X	ROW	X	X	X	X	X
BMR-WT	BMR WRITE TRANSFER (BMR→DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 ⁷	0	X	ROW	X	DQ MASK	X	X	X
BMR-IWT	BMR WRITE TRANSFER (BMR→INVERT→DRAM TRANSFER)	1	0	0	0	0	X	1	0/1 ⁷	1	X	ROW	X	DQ MASK	X	X	X
SAM-BMR	SAM→BMR TRANSFER	1	0	0	1	0	X	1	0/1 ⁷	0=SAMa 1=SAMb	X	X ⁵	TAP ⁶	X	X	X	X
BMR-SAM	BMR→SAM TRANSFER	1	0	1	1	0	X	1	0/1 ⁷	0=SAMa 1=SAMb	X	X ⁵	TAP ⁶	X	X	X	X
CLR-BMR	CLEAR BIT MASK REGISTER (SETS BMR TO ALL "0's")	1	0	1	1	1	X	0	0/1 ⁷	X	X	X ⁵	X	X	X	X	X
BIT MASKED TRANSFER OPERATIONS																	
BMRT	BIT MASKED READ TRANSFER (BM DRAM→SAM TRANSFER)	1	0	1	0	1	X	1	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
BMSRT ⁹	BIT MASKED SPLIT READ TRANSFER (BM SPLIT DRAM→SAM TRANSFER)	1	0	1	1	1	X	1	X	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
BMWT	BIT MASKED WRITE TRANSFER (BM SAM→DRAM TRANSFER)	1	0	0	0	1	X	1	X ⁸	0=SAMa 1=SAMb	X	ROW	TAP ⁶	X	X	X	X
BMSWT ⁹	BIT MASKED SPLIT WRITE TRANSFER (BM SPLIT SAM→DRAM TRANSFER)	1	0	0	1	1	X	1	X ⁸	0=SAMa 1=SAMb	X	ROW	TAP ⁶	DQ MASK	X	LOAD & USE	X

NOTES: 1. 0 = LOW (V_{IL}), 1 = HIGH (V_{IH}), X = "don't care", - = "not applicable"

- These columns show what must be present on the A0-A8 inputs when \overline{RAS} falls and A0-A7 when \overline{CAS} falls.
- These columns show what must be present on the DQ1-DQ8 inputs when \overline{RAS} falls and when \overline{CAS} falls.
- On WRITE cycles (except BLOCK WRITE), the input data is latched at the falling edge of \overline{CAS} or $\overline{ME/WE}$, whichever is later. Similarly, on READ cycles, the output data is enabled on the falling edge of \overline{CAS} or $\overline{TR/OE}$, whichever is later.
- The ROW that is addressed will be refreshed, but no particular ROW address is required.
- Tap Address; this is the SAM location that the first SC cycle will access. For SPLIT TRANSFERS the half receiving the transfer is determined by the MSB of the internal address counter. The SAM half not currently being accessed will be the half receiving the transfer. Column address A7 is a "don't care" for SPLIT TRANSFERS.
- The Serial Mask Input mode (SMI) is enabled ("1") or disabled ("0") when the BMR is accessed (see BMR OPERATIONS). If SMI is enabled (MKD = "1"), mask data is serially clocked into the BMR with SCb and the BMR is automatically cleared after a BIT MASKED WRITE or BIT MASKED SPLIT WRITE TRANSFER cycle from SAMb. For BIT MASKED READ TRANSFERS to any SAM and BIT MASKED WRITE TRANSFERS from SAMa, the BMR is not cleared automatically.
- If the SMI mode is enabled, mask data is clocked into the BMR with SCb. A HIGH will allow data from the SAM address location to be written to the DRAM, a LOW will mask data to the DRAM during a BIT MASKED WRITE or BIT MASKED SPLIT WRITE TRANSFER.
- SPLIT TRANSFERS do not change SAM I/O direction.
- SAM I/O direction is a function of the state of $\overline{ME/WE}$ at \overline{RAS} time. If $\overline{ME/WE}$ is LOW, then the selected SAM is an input; if $\overline{ME/WE}$ is HIGH then the SAM is an output.
- The MT43C8128/9 operates properly if this state is "X", but to allow for future functional enhancements it is recommended that they are driven as shown in the Truth Table.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, Ta(Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-1.0	0.8	V	1

DC ELECTRICAL CHARACTERISTICS(Notes 3, 4, 5) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
INPUT LEAKAGE CURRENT (any input (0V ≤ V _{IN} ≤ V _{CC} , all other pins not under test = 0V).	I _L	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V _{OUT} ≤ V _{CC}).	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.5mA)	V _{OL}		0.4	V	1

CAPACITANCE(T_A = 25°C; V_{CC} = 5.0V; f = 1MHz)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A ₀ -A ₈ , TRM, MKD	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, ME/WE, TR/OE, SCa,b, SEa,b, DSF1,2, STS SSFa,b	C _{I2}		7	pF	2
Input/Output Capacitance: DQ, SDQa,b	C _{I/O}		9	pF	2
Output Capacitance: QSFa,b	C _O		9	pF	2

CURRENT DRAIN, SAMa and SAMb IN STANDBY(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	Icc1	100	90	80	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	Icc2	90	80	70	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$, after 8 $\overline{\text{RAS}}$ cycles min)	Icc3	7	7	7	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$, after 8 $\overline{\text{RAS}}$ cycles min). All other inputs at V _{CC} -0.2V or V _{SS} +0.2V	Icc4	1	1	1	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{\text{IH}}$)	Icc5	100	90	80	mA	3
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	Icc6	90	80	70	mA	3,5
TRANSFER CURRENT: SAM/DRAM DATA TRANSFER	Icc7	110	100	90	mA	3

CURRENT DRAIN, SAMa and SAMb ACTIVE(Notes 3, 4) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ = Cycling; $t_{\text{RC}} = t_{\text{RC}}(\text{MIN})$)	Icc8	180	170	160	mA	
OPERATING CURRENT: FAST PAGE MODE ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ = Cycling; $t_{\text{PC}} = t_{\text{PC}}(\text{MIN})$)	Icc9	160	150	140	mA	
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$, after 8 $\overline{\text{RAS}}$ cycles min)	Icc10	85	85	85	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{CC}} - 0.2\text{V}$, after 8 $\overline{\text{RAS}}$ cycles min). All other inputs at V _{CC} -0.2V or V _{SS} +0.2V	Icc11	75	75	75	mA	
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY ($\overline{\text{RAS}}$ =Cycling; $\overline{\text{CAS}}=V_{\text{IH}}$)	Icc12	180	170	160	mA	
REFRESH CURRENT: $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ =Cycling)	Icc13	170	160	150	mA	5
TRANSFER CURRENT: SAM/DRAM DATA TRANSFER	Icc14	180	170	160	mA	

DRAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	150		180		210		ns	
READ-MODIFY-WRITE cycle time	t^1_{RWC}	205		235		280		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	45		55		65		ns	
FAST-PAGE-MODE READ-MODIFY-WRITE cycle time	t^1_{PRWC}	100		110		140		ns	
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		80		100		120	ns	14, 17
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		20		25		30	ns	15
Access time from $(\overline{\text{TR}})/\text{OE}$	t^1_{OE}		20		25		30	ns	
Access time from column address	t^1_{AA}		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^1_{CPA}		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t^1_{RASP}	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	60		70		80		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	15		15		20		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	60	20	75	25	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^1_{CRP}	5		5		10		ns	
Row address setup time	t^1_{ASR}	0		0		0		ns	
Row address hold time	t^1_{RAH}	12		15		15		ns	
$\overline{\text{RAS}}$ to column address delay time	t^1_{RAD}	17	40	20	50	25	60	ns	18
Column address setup time	t^1_{ASC}	0		0		0		ns	
Column address hold time	t^1_{CAH}	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$)	t^1_{AR}	60		70		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t^1_{RAL}	40		50		60		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^1_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t^1_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t^1_{OFF}	0	20	0	20	0	30	ns	20
Output Disable	t^1_{OD}	0	20	0	20	0	30	ns	
Output Disable hold time from start of write	t^1_{OEH}		15		15		20	ns	
Output Enable to $\overline{\text{RAS}}$ delay	t^1_{ORD}		0		0		0	ns	

DRAM TIMING PARAMETERS (Continued)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command setup time	t^{WCS}	0		0		0		ns	21
Write command hold time	t^{WCH}	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	60		75		85		ns	
Write command pulse width	t^{WP}	15		15		20		ns	
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	20		20		25		ns	
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	20		20		25		ns	
Data-in setup time	t^{DS}	0		0		0		ns	22
Data-in hold time	t^{DH}	20		20		25		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	60		70		90		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t^{RWD}	110		130		160		ns	21
Column address to $\overline{\text{WE}}$ delay time	t^{AWD}	70		80		100		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t^{CWD}	50		60		70		ns	21
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t^{REF}		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^{RPC}	0		0		0		ns	
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	t^{CHR}	30		30		30		ns	5
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ setup time	t^{WSR}	0		0		0		ns	
$\overline{\text{ME}}/\overline{\text{WE}}$ to $\overline{\text{RAS}}$ hold time	t^{RWH}	12		15		15		ns	
Mask data to $\overline{\text{RAS}}$ setup time	t^{MS}	0		0		0		ns	
Mask data to $\overline{\text{RAS}}$ hold time	t^{MH}	12		15		15		ns	

TRANSFER AND MODE CONTROL TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
TRANSFER command to $\overline{\text{RAS}}$ setup time	t_{TLS}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time	t_{TLH}	12	10,000	15	10,000	15	10,000	ns	25
TRANSFER command to $\overline{\text{RAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{RTH}	70	10,000	80	10,000	90	10,000	ns	25
TRANSFER command to $\overline{\text{CAS}}$ hold time (REAL-TIME READ TRANSFER only)	t_{CTH}	20		25		30		ns	25
TRANSFER command to column address hold time (For REAL-TIME READ TRANSFER only)	t_{ATH}	25		30		35		ns	25
TRANSFER command to SC lead time	t_{TSL}	5		5		5		ns	25
TRANSFER command to $\overline{\text{RAS}}$ HIGH lead time	t_{TRL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{RAS}}$ delay time	t_{TRD}	15		15		15		ns	25
TRANSFER command to $\overline{\text{CAS}}$ HIGH lead time	t_{TCL}	0		0		0		ns	25
TRANSFER command to $\overline{\text{CAS}}$ delay time	t_{TCD}	15		15		15		ns	25
First SC edge to TRANSFER command delay time	t_{TSD}	10		10		10		ns	25
$\overline{\text{RAS}}$ to first SC edge delay time	t_{RSD}	80		95		105		ns	
$\overline{\text{CAS}}$ to first SC edge delay time	t_{CSD}	25		30		35		ns	
Column address to first SC edge delay time	t_{ASD}	50		60		65		ns	
Serial output buffer turn-off delay from $\overline{\text{RAS}}$	t_{SDZ}	10	35	10	40	10	45	ns	
SC to $\overline{\text{RAS}}$ setup time	t_{SRS}	30		30		40		ns	
$\overline{\text{RAS}}$ to SC delay time	t_{SRD}	20		25		30		ns	
Serial data input to $\overline{\text{SE}}$ delay time	t_{SZE}	0		0		0		ns	
$\overline{\text{RAS}}$ to SD buffer turn-on time	t_{SRO}	10		15		15		ns	
Serial data input delay from $\overline{\text{RAS}}$	t_{SDD}	45		50		55		ns	
Serial data input to $\overline{\text{RAS}}$ delay time	t_{SZS}	0		0		0		ns	
Serial Input Mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ setup time	t_{ESR}	0		0		0		ns	
Serial Input Mode enable ($\overline{\text{SE}}$) to $\overline{\text{RAS}}$ hold time	t_{REH}	12		15		15		ns	
NONTRANSFER command to $\overline{\text{RAS}}$ setup time	t_{YS}	0		0		0		ns	26
NONTRANSFER command to $\overline{\text{RAS}}$ hold time	t_{YH}	12		15		15		ns	26
DSF, TRM, STS, MKD to $\overline{\text{RAS}}$ setup time	t_{FSR}	0		0		0		ns	
DSF, TRM, STS, MKD to $\overline{\text{RAS}}$ hold time	t_{RFH}	12		15		15		ns	
DSF to $\overline{\text{RAS}}$ hold time	t_{FHR}	60		65		70		ns	
DSF to $\overline{\text{CAS}}$ setup time	t_{FSC}	0		0		0		ns	
DSF to $\overline{\text{CAS}}$ hold time	t_{CFH}	15		20		20		ns	
SC to QSF delay time	t_{SQD}		35		40		45	ns	
$\overline{\text{RAS}}$ to QSF delay time	t_{RQD}		65		85		105	ns	
$\overline{\text{CAS}}$ to QSF delay time	t_{CQD}		35		40		45	ns	
$\overline{\text{TR}}/\overline{\text{OE}}$ to QSF delay time	t_{TQD}		25		30		35	ns	
SPLIT TRANSFER setup time	t_{STS}	30		35		40		ns	
SPLIT TRANSFER hold time	t_{STH}	30		35		40		ns	
Split SAM setup time to $\overline{\text{RAS}}$ from last SC	t_{SCR}	30		35		40		ns	29
Split SAM hold time to $\overline{\text{RAS}}$ from first SC	t_{RSC}	30		35		40		ns	29

MULTIPORT DRAM

SAM TIMING PARAMETERS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 6, 7, 8, 9, 10) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)


A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Serial clock cycle time	t_{SC}	25		30		35		ns	
Access time from SC	t_{SAC}		25		30		35	ns	24
SC precharge time (SC LOW time)	t_{SP}	10		10		12		ns	
SC pulse width (SC HIGH time)	t_{SAS}	5		10		12		ns	
Access time from \overline{SE}	t_{SEA}		15		20		30	ns	24
\overline{SE} precharge time	t_{SEP}	10		15		15		ns	
\overline{SE} pulse width	t_{SE}	10		15		15		ns	
Serial data out hold time after SC HIGH	t_{SOH}	5		5		5		ns	24
Serial output buffer turn-off delay from \overline{SE}	t_{SEZ}	0	12	0	15	0	25	ns	24
Serial data in setup time	t_{SDS}	0		0		0		ns	24
Serial data in hold time	t_{SDH}	10		15		20		ns	24
SERIAL INPUT (Write) Enable setup time	t_{SWS}	0		0		0		ns	
SERIAL INPUT (Write) Enable hold time	t_{SWH}	15		15		25		ns	
SERIAL INPUT (Write) Disable setup time	t_{SWIS}	0		0		0		ns	
SERIAL INPUT (Write) Disable hold time	t_{SWIH}	15		15		25		ns	
SSF to SC setup time	t_{SFS}	0		0		0		ns	29
SSF to SC hold time	t_{SFH}	15		20		20		ns	29
SSF LOW to SC HIGH delay	t_{SFD}	0		0		0		ns	29

NOTES


- All voltages referenced to V_{SS} .
- This parameter is sampled. Capacitance is calculated from the equation $C = \frac{I\Delta t}{\Delta V}$ with $\Delta V = 3V$ and $V_{CC} = 5V$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading. Specified values are obtained with minimum cycle time and the outputs open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by any $8 \overline{RAS}$ cycles before proper device operation is assured. The $8 \overline{RAS}$ cycle wake-up should be repeated any time the $8ms$ refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- $V_{IH \text{ MIN}}$ and $V_{IL \text{ MAX}}$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, DRAM data outputs (DQ1-DQ8) is high impedance.
- If $\overline{CAS} = V_{IL}$, DRAM data outputs (DQ1-DQ8) may contain data from the last valid READ cycle.
- DRAM output timing measured with a load equivalent to 1 TTL gate and 50pF. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
- Assumes that $t_{RCD} < t_{RCD \text{ (MAX)}}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD \text{ (MAX)}}$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , DQ will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD \text{ (MAX)}}$ limit ensures that $t_{RAC \text{ (MAX)}}$ can be met. $t_{RCD \text{ (MAX)}}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD \text{ (MAX)}}$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD \text{ (MAX)}}$ limit ensures that $t_{RCD \text{ (MAX)}}$ can be met. $t_{RAD \text{ (MAX)}}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD \text{ (MAX)}}$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF \text{ (MAX)}}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS \text{ (MIN)}}$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle, regardless of $\overline{TR}/\overline{OE}$. If $t_{WCS} \leq t_{WCS \text{ (MIN)}}$, the cycle is a LATE-WRITE and $\overline{TR}/\overline{OE}$ must control the output buffers during the write to avoid data contention. If $t_{RWD} \geq t_{RWD \text{ (MIN)}}$, $t_{AWD} \geq t_{AWD \text{ (MIN)}}$ and $t_{CWD} \geq t_{CWD \text{ (MIN)}}$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the output buffers (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate but the WRITE will be valid, if t_{OD} and t_{OE} are met. See the LATE-WRITE AC Timing diagram.
- These parameters are referenced to \overline{CAS} leading edge in early WRITE cycles and $\overline{ME}/\overline{WE}$ leading edge in late WRITE or READ-WRITE cycles.
- During a READ cycle, if $\overline{TR}/\overline{OE}$ is LOW then taken HIGH, DQ goes open. The DQs will go open with \overline{OE} or \overline{CAS} , whichever goes HIGH first.
- SAM output timing is measured with a load equivalent to 1 TTL gate and 30pF. Output reference levels: $V_{OH} = 2.0V$; $V_{OL} = 0.8V$.
- TRANSFER command means that $\overline{TR}/\overline{OE}$ is LOW when \overline{RAS} goes LOW.
- NON-TRANSFER command means that $\overline{TR}/\overline{OE}$ is HIGH when \overline{RAS} goes LOW.
- LATE-WRITE and READ-MODIFY-WRITE cycles must have t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide previously read data if \overline{CAS} remains LOW and \overline{OE} is taken LOW after t_{OE} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
- Applies to the MT43C8128 only.
- Applies to the MT43C8129 only.

DRAM READ CYCLE

MULTI-PORT DRAM



DRAM FAST PAGE MODE READ CYCLE



MULTI-PORT DRAM

WRITE CYCLE FUNCTION TABLE ¹

LOGIC STATES ²						FUNCTION	CODE
RAS Falling Edge			CAS Falling Edge				
A ME/WE	B DSF1	C DQ (Input)	D ME/WE	E DSF1	F DQ (Input)		
1	0	X	0/1 ⁵	0	DRAM	Normal DRAM WRITE	RW
0	0	Write Mask	0/1 ⁵	0	DRAM (Masked)	NONPERSISTENT (Load and Use) MASKED WRITE to DRAM	RWNM
0	1	X	0/1 ⁵	0	DRAM (Masked)	PERSISTENT (Use Register) MASKED WRITE to DRAM	RWOM
1	0	X	X ³	1	Column Mask	BLOCK WRITE to DRAM (No Data Mask)	BW
0	0	Write Mask	X ³	1	Column Mask	NONPERSISTENT (Load and Use) MASKED BLOCK WRITE to DRAM	BWNM
0	1	X	X ³	1	Column Mask	PERSISTENT (Use Register) MASKED BLOCK WRITE to DRAM	BWOM
1	1	X	X ⁴	0	Write Mask	LOAD MASK REGISTER	LMR
1	1	X	X ⁴	1	Color Data	LOAD COLOR REGISTER	LCR

MULTIPORT DRAM

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D", "E" and "F" for the WRITE cycle timing diagrams on the following pages.
 2. TRM, MKD and STS are "don't care" for all WRITE cycles.
 3. \overline{WE} is a "don't care" for BLOCK WRITE cycles. It occurs on the falling edge of \overline{CAS} .
 4. Register load cycles can be either EARLY or LATE-WRITE cycles.
 5. If $\overline{ME/WE}$ is LOW, an EARLY-WRITE is performed; if it is HIGH, a LATE-WRITE is performed if $\overline{ME/WE}$ falls after \overline{CAS} .


DRAM EARLY-WRITE CYCLE



MULTI-PORT DRAM

NOTE: The logic states of "A", "B", "C", "D", "E" and "F" determine the type of WRITE operation performed. See the WRITE Cycle Function Table for a detailed description.


DRAM LATE-WRITE CYCLE



NOTE: 1. The logic states of "A", "B", "C", "E", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.
 2. LATE-WRITE cycles are not valid for BLOCK WRITES. $(\overline{\text{ME}})/\overline{\text{WE}}$ = "don't care" at the falling edge of $\overline{\text{CAS}}$.

MULTIPORT DRAM


**DRAM READ-WRITE CYCLE
(READ-MODIFY-WRITE CYCLE)**




MULTIPORT DRAM

NOTE: The logic states of "A", "B", "C", and "F" determine the type of WRITE operation performed. See the Write Cycle Function Table for a detailed description.

**DRAM $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
(ADDR = A0-A8)**




CAS-BEFORE-RAS REFRESH CYCLE



DON'T CARE
 UNDEFINED

NOTE: 1. The MT43C8128/9 operates with this state as "don't care", but to allow for future functional enhancements it is recommended that they be driven as illustrated for system upgradability.

DRAM HIDDEN-REFRESH CYCLE




NOTE: A HIDDEN REFRESH may also be performed after a WRITE or TRANSFER cycle. In the WRITE case, $\overline{ME/WE}$ = LOW (when \overline{CAS} goes LOW) and $\overline{TR/OE}$ = HIGH. In the TRANSFER case, $\overline{TR/OE}$ = LOW (when \overline{RAS} goes LOW) and the DQ pins stay High-Z during the refresh period, regardless of $\overline{TR/OE}$.

DRAM/BMR TRANSFER CYCLE FUNCTION TABLE

LOGIC STATES							FUNCTION	CODE
RAS Falling Edge								
A ME/WE	B DSF1	C DSF2	D TRM	E STS	F MKD	G DQ (input)		
1	0	0	1	0	X'	X	BMR READ TRANSFER (DRAM→BMR TRANSFER)	BMR-RT
1	0	0	1	1	X'	X	BMR READ TRANSFER (DRAM→invert→BMR TRANSFER)	BMR-IRT
0	0	0	1	0	X'	MASK	BMR WRITE TRANSFER (BMR→DRAM TRANSFER)	BMR-WT
0	0	0	1	1	X'	MASK	BMR WRITE TRANSFER (BMR→invert→DRAM TRANSFER)	BMR-IWT
1	1	1	0	X	X'	X	CLEAR BMR (CLR-BMR)	CLR-BMR

MULTIPOINT DRAM

DRAM/BMR TRANSFERS




- NOTE:**
1. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.
 2. It is not necessary to drop \overline{CAS} during a DRAM/BMR TRANSFER.

READ TRANSFER CYCLE FUNCTION TABLE¹

LOGIC STATES ²					FUNCTION	CODE
RAS Falling Edge						
A DSF1	B DSF2	C TRM	D STS	E MKD		
0	0	0	0/1 ²	X	READ TRANSFER (DRAM→SAM)	RW
1	0	0	0/1 ²	X	SPLIT READ TRANSFER (DRAM→SAM)	SRT
0	1	1	0/1 ²	X	BIT MASKED READ TRANSFER	BMRT
1	1	1	0/1 ²	X	BIT MASKED SPLIT READ TRANSFER	BMSRT
1	0	1	0/1 ²	0/1 ³	BMR→SAM TRANSFER	BMR-SAM

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for READ TRANSFER cycle timing diagrams on the following pages.
 2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW the transfer is to SAMa; when STS = HIGH the transfer is to SAMb.
 3. Serial Mask Input mode is enabled if MKD = HIGH; disabled if MKD = LOW.

READ TRANSFER^{1,4}
(DRAM-TO-SAM TRANSFER)
(When part was previously in the SERIAL INPUT mode)




DON'T CARE
 UNDEFINED

- NOTE:**
1. SSF = "Don't Care"
 2. CAS is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused.
 3. There must be no rising edges on the SC input during this time period.
 4. The logic states of "A", "B", "C", and "D" determine the type of TRANSFER operation performed. See the Read Transfer Cycle Function Table.
 5. QSF = 0 when the Lower SAM (bits 0-127) is being accessed.
QSF = 1 when the Upper SAM (bits 128-255) is being accessed.

MULTIPORT DRAM

**REAL-TIME READ TRANSFER^{1,4}
(DRAM-TO-SAM TRANSFER)**

(When part was previously in the SERIAL OUTPUT mode)




- NOTE:**
1. SSF = "Don't Care"
 2. CAS is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed
 3. The $\overline{\text{SE}}$ pulse is shown to illustrate the serial output enable and disable timing. It is not required.
 4. The logic states of "A", "B", "C", and "D" determine the type of TRANSFER operation performed. See the Read Transfer Cycle Function Table.
 5. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.

DON'T CARE
 UNDEFINED



MULTIPORT DRAM

**SPLIT READ TRANSFER³
(SPLIT DRAM-TO-SAM TRANSFER)**



MULTI-PORT DRAM

- NOTE:**
1. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused for the idle half.
 2. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.
 3. The logic states of "A", "B", "C", and "D" determine the type of TRANSFER operation performed. See the Read Transfer Cycle Function Table.


 DON'T CARE
 UNDEFINED

WRITE TRANSFER CYCLE FUNCTION TABLE¹

LOGIC STATES								FUNCTION	CODE
RAS Falling Edge							SC		
A DSF1	B DSF2	C DQ	D TRM	E STS	F SE	G MKD	H MKD		
0	0	X	0	0/1 ²	0	X	-	WRITE TRANSFER (SAM→DRAM)	WT
0	0	X	0	0/1 ²	1	X	-	PSEUDO WRITE TRANSFER	PWT
1	0	mask	0	0/1 ²	X	X	-	SPLIT WRITE TRANSFER (SAM→DRAM)	SWT
0	1	mask	0	0/1 ²	X	X	-	DQ MASKED WRITE TRANSFER (SAM→DRAM)	DMWT
0	1	X	1	0/1 ²	X	X	0/1 ⁴	BIT MASKED WRITE TRANSFER (SAM→DRAM)	BMWT
1	1	mask	1	0/1 ²	X	X	0/1 ⁴	BIT MASKED SPLIT WRITE TRANSFER (SAM→DRAM)	BMSWT
1	0	X	1	0/1 ²	X	0/1 ³	-	SAM→BMR TRANSFER	SAM-BMR

- NOTE:**
1. Refer to this function table to determine the logic states of "A", "B", "C", "D", "E", "F", "G", and "H" for WRITE TRANSFER cycle timing diagrams on the following pages.
 2. The state of STS at the falling edge of RAS determines the SAM involved in the transfer. When STS = LOW the transfer is to SAMa; when SAM = HIGH the transfer is to SAMb.
 3. Serial Mask Input (SMI) mode is enabled if MKD = HIGH and disabled if MKD = LOW.
 4. When in the SMI mode (see BMR transfer waveforms) MKD is the SMI data input. MKD data is clocked into all bit planes of the bit mask register with SCb. A logic "1" on MKD will allow data to pass through all the mask; a logic "0" will mask the corresponding location of the SAM during a BIT MASKED TRANSFER. BIT MASKED TRANSFERS to or from SAMa must not take place while mask data is being serially input via SCb and MKD.


WRITE TRANSFER⁴
(When part was previously in the SERIAL OUTPUT mode)



- NOTE:**
1. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused.
 2. There must be no rising edges on the SC input during this time period.
 3. $\overline{\text{SE}}$ must be LOW to input new serial data, but the serial address register is incremented by SC regardless of $\overline{\text{SE}}$.
 4. The logic states of "A", "B", "C", "D", "E", "F", "G" and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.
 5. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed. SSFa,b = "don't care" (MT43C8129).


DON'T CARE
 UNDEFINED

SPLIT WRITE TRANSFER³
(SPLIT SAM-TO-DRAM TRANSFER)




- NOTE:**
1. $\overline{\text{CAS}}$ is used to load the Tap address. If $\overline{\text{CAS}}$ does not fall, the last Tap address loaded for the addressed SAM will be reused.
 2. QSF = 0 when the Lower SAM (bits 0–127) is being accessed.
QSF = 1 when the Upper SAM (bits 128–255) is being accessed.
 3. The logic states of "A", "B", "C", "D", "E", and "H" determine the type of TRANSFER operation performed. See the Write Transfer Cycle Function Table.

SAMa or SAMb SERIAL INPUT



SAMa or SAMb SERIAL OUTPUT



NOTE : \overline{SEa} , SCa and SDQa are used when accessing SAMa and \overline{SEb} ; SCb and SDQb are used when access in SAMb.

MULTIPOINT DRAM

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS.....	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION.....	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION.....	12

SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package and Number of Pins						Process	Page
				PDIP	SOJ	CDIP	LCC	ZIP	TSOP		
16K x 1	CE only	MT5C1601	12 to 35	20	24	20	20	-	-	CMOS	4-1
64K x 1	CE only	MT5C6401	12 to 35	22	24	22	-	-	-	CMOS	4-9
256K x 1	CE only	MT5C2561	20 to 45	24	24	24	28	-	-	CMOS	4-17
1 Meg x 1	CE only	MT5C1001	25 to 45	28	28	28	32	*	28	CMOS	4-25
4K x 4	CE only	MT5C1604	12 to 35	20	24	20	20	-	-	CMOS	4-33
4K x 4	CE & OE	MT5C1605	12 to 35	22	24	22	-	-	-	CMOS	4-41
4K x 4	Separate I/O	MT5C1606	12 to 35	24	24	24	28	-	-	CMOS	4-49
4K x 4	Separate I/O High-Z	MT5C1607	12 to 35	24	24	24	28	-	-	CMOS	4-49
16K x 4	CE only	MT5C6404	12 to 35	22	24	22	-	-	-	CMOS	4-57
16K x 4	CE & OE	MT5C6405	12 to 35	24	24	24	28	-	-	CMOS	4-65
16K x 4	Separate I/O, CE1, CE2	MT5C6406	12 to 35	28	28	28	28	-	-	CMOS	4-73
16K x 4	Separate I/O High-Z	MT5C6407	12 to 35	28	28	28	28	-	-	CMOS	4-73
64K x 4	CE only	MT5C2564	20 to 45	24	24	24	28	-	-	CMOS	4-81
64K x 4	CE & OE	MT5C2565	20 to 45	28	28	28	28	-	-	CMOS	4-89
256K x 4	CE & OE	MT5C1005	25 to 45	28	28	28	32	*	28	CMOS	4-97
2K x 8	CE & OE	MT5C1608	12 to 35	24	24	24	24	-	-	CMOS	4-105
8K x 8	CE1, CE2 & OE	MT5C6408	12 to 35	28	28	28	32	-	-	CMOS	4-113
32K x 8	CE & OE	MT5C2568	20 to 45	28	28	28	32	28	-	CMOS	4-121
128K x 8	OE, CE1 & CE2	MT5C1008	25 to 45	32	32	32	32	*	32	CMOS	4-129
16K x 16	Latched Address/Data	MT5C2516	15 to 25	-	-	-	-	-	-	CMOS	4-137
16K x 18	Latched Address/Data	MT5C2818	15 to 25	-	-	-	-	-	-	CMOS	4-151

* ZIP introduced in Q191

SRAM

16K x 1 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Ceramic DIP (300 mil) C
 - Plastic SOJ (300 mil) DJ
 - Ceramic LCC EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


20L/300 DIP (A-4, B-4)



24L/300 SOJ (E-4)




20L/LCC (F-3)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



TRUTH TABLE

MODE	CE	WE	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τ _{RC} , Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τ _{RC} , Outputs Open	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, tHZCE is less than tLZCE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- tRC = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-165.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data		VDR	2		—	V		
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	Vcc = 2V	IccDR		95	250	μA	
			Vcc = 3V			300	400	μA
Chip Deselect to Data Retention Time		tCDR	0		—	ns	4	
Operation Recovery Time		tR	tRC			ns	4, 11	

LOW Vcc DATA RETENTION WAVEFORM






FAST SRAM

READ CYCLE NO. 1 ^{8, 9}




READ CYCLE NO. 2 ^{7, 8, 10}






 **DON'T CARE**
 **UNDEFINED**

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

64K x 1 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
- Packages
 - Plastic DIP (300 mil)
 - Ceramic DIP (300 mil)
 - Plastic SOJ (300 mil)
 - Ceramic LCC
- Two Volt Data Retention

MARKING

-12	
-15	
-20	
-25	
-30	
-35	
None	
C	
DJ	
EC	
L	

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

22L/300 DIP (A-6, B-6)




24L/300 SOJ (E-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



TRUTH TABLE

MODE	\overline{CE}	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/'RC, Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/'RC, Outputs Open	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to V_{SS} (GND).
- 3.0V for pulse width < 20ns.
- I_{CC} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- ^tRC = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-167.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	95	250	μA	
		V _{CC} = 3v		300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11



LOW V_{CC} DATA RETENTION WAVEFORM




READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10



WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

256K x 1 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access

MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Ceramic DIP (300 mil) C
 - Plastic SOJ (300 mil) DJ
 - Ceramic LCC EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x1 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300 DIP
(A-7, B-7)



24L/300 SOJ
(E-4)




28L/LCC
(F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

TRUTH TABLE

MODE	\overline{CE}	\overline{WE}	OUTPUT	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-40		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} +0.2V; V _{IH} ≥ V _{CC} -0.2V; f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	6		6		6		6		6		ns	
Chip Disable to output in High-Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		20		25		30		35		45	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data setup time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		5		ns	
Write Enable to output in High-Z	t_{HZWE}		10		10		12		15		18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t_{HZCE} and t_{HZWE} are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- t_{RC} = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-169.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}	95	300	μA	
		V _{CC} = 3V		350	400	μA	
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11



LOW V_{cc} DATA RETENTION WAVEFORM




READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10





WRITE CYCLE NO. 1
(Write Enable Controlled) ¹²



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

1 MEG x 1 SRAM

FEATURES

- High speed: 25, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access

MARKING

-25
-35
-45

- Packages

Plastic DIP (400 mil)
Ceramic DIP (400mil)
Plastic SOJ (400 mil)

None
C
DJ

- Two Volt Data Retention

L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) capability. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while \overline{CE} goes LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

28L/400 DIP (A-10)




28L/400 SOJ (E-9)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

NOTE: The two least significant row address bits (A6 and A14) are encoded using a gray code.

TRUTH TABLE

MODE	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = MAX$ f = MAX = 1/4RC, Outputs Open	I _{CC}		120	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = MAX$ f = MAX = 1/4RC, Outputs Open	I _{SB1}		30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = MAX$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}		7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	25		35		45		ns	
Address access time	t_{AA}		25		35		45	ns	
Chip Enable access time	t_{ACE}		25		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		10		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		ns	
Chip Disable to power-down time	t_{PD}		25		35		45	ns	
WRITE Cycle									
WRITE cycle time	t_{WC}	25		35		45		ns	
Chip Enable to end of write	t_{CW}	15		20		25		ns	
Address valid to end of write	t_{AW}	15		20		25		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
Write pulse width	t_{WP}	15		20		25		ns	
Data setup time	t_{DS}	10		15		20		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	0		0		0		ns	
Write Enable to output in High-Z	t_{HZWE}	0	10	0	15	0	18	ns	6, 7

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.

8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables and output enable held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-171.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}	95	500	μA	
		V _{CC} = 3V		350	750	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{CC} DATA RETENTION WAVEFORM






FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 **DON'T CARE**
 **UNDEFINED**

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

4K x 4 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

- Packages
 - Plastic DIP (300 mil)
 - Ceramic DIP (300 mil)
 - Plastic SOJ (300 mil)
 - Ceramic LCC

- Two Volt Data Retention

MARKING

-12
-15
-20
-25
-30
-35

None
C
DJ
EC

L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


20L/300 DIP
(A-4, B-4)



24L/300 SOJ
(E-4)




20L/LCC
(F-3)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SRAM

TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	C _E ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/4RC, Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	C _E ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/4RC, Outputs Open	I _{SB1}	50	45	40	30	30	30	mA	
	C _E ≥ V _{CC} -0.2V; V _{CC} = MAX V _{IL} ≤ V _{SS} +0.2V; V _{IH} ≥ V _{CC} -0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- ^tRC = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-165.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}		95	250	μA
		V _{CC} = 3V			300	400	μA
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10

LOW V_{cc} DATA RETENTION WAVEFORM





DON'T CARE
 UNDEFINED


READ CYCLE NO. 1 ^{8, 9}




READ CYCLE NO. 2 ^{7, 8, 10}





WRITE CYCLE NO. 1
(Write Enable Controlled)^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled)¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

4K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

22L/300DIP (A-6, B-6)




24L/300 SOJ (E-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

FAST SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-165.

FAST SRAM


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	95	250	μA	
		V _{CC} = 3v		300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM





READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE
 UNDEFINED

FAST SRAM

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

4K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible
- MT5C1606 – output tracks input during WRITE
- MT5C1607 – output high impedance during WRITE

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

- Packages

Plastic DIP (300 mil)
Ceramic DIP (300 mil)
Plastic SOJ (300 mil)
Ceramic LCC

- Two Volt Data Retention

MARKING

-12
-15
-20
-25
-30
-35

None
C
DJ
EC

L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300DIP (A-7, B-7)



24L/300 SOJ (E-4)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SDRAM



TRUTH TABLE

MODE	\overline{CE}	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE (1)	L	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	D	ACTIVE

NOTE: 1. MT5C1607 ONLY
2. MT5C1606 ONLY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τ _{RC} , Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τ _{RC} , Outputs Open	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t _{RC}	12		15		20		25		30		35		ns	
Address access time	t _{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t _{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t _{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t _{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t _{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t _{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t _{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t _{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t _{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t _{AW}	12		12		15		20		25		25		ns	
Address setup time	t _{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		0		ns	
Write pulse width	t _{WP}	10		12		15		20		25		25		ns	
Data setup time	t _{DS}	7		8		10		10		15		15		ns	
Data hold time	t _{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t _{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t _{HZWE}		6		6		8		10		12		15	ns	
Write Enable to output valid	t _{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t _{ADV}		12		15		20		25		30		35	ns	

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- ^tRC = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-165.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}		95	250	μA	
	V _{cc} = 2v						
	V _{cc} = 3v			300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{cc} DATA RETENTION WAVEFORM






FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled)¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

16K x 4 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

MARKING

- Packages

Plastic DIP (300 mil)	None
Ceramic DIP (300 mil)	C
Plastic SOJ (300 mil)	DJ
Ceramic LCC	EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

22L/300 DIP (A-6, B-6)




24L/300 SOJ (E-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SDRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	DIN	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. tHZCE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, tHZCE is less than tLZCE.
8. WE is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. tRC = Read Cycle Time.
12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-167.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		—	V	
Data Retention Current	CE ≥ (Vcc - 0.2V) VIN ≥ (Vcc - 0.2V) or ≤ 0.2V	IccDR	Vcc = 2V	95	250	μA	
			Vcc = 3V		300	400	μA
Chip Deselect to Data Retention Time		tCDR	0		—	ns	4
Operation Recovery Time		tR	tRC			ns	4, 11

LOW Vcc DATA RETENTION WAVEFORM






FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled)¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

16K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

• Packages

- Plastic DIP (300 mil)
- Ceramic DIP (300 mil)
- Plastic SOJ (300 mil)
- Ceramic LCC

- Two Volt Data Retention

MARKING

- 12
- 15
- 20
- 25
- 30
- 35
- None
- C
- DJ
- EC
- L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300 DIP (A-7, B-7)



24L/300 SOJ (E-4)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC, Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/τRC, Outputs Open	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output Enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-167.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
V _{cc} for Retention Data		V _{DR}	2		—	V		
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}	V _{cc} = 2v		95	250	μA	
	V _{cc} = 3v			300	400	μA		
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4	
Operation Recovery Time		^t R	^t RC			ns	4, 11	


LOW V_{cc} DATA RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE

 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SDRAM

FAST SRAM

SRAM

16K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with $\overline{CE1}$, $\overline{CE2}$ and \overline{OE} options
- All inputs and outputs are TTL compatible
- MT5C6406 – output tracks input during WRITE
- MT5C6407 – output high impedance during WRITE

OPTIONS

- Timing
- 12ns access
- 15ns access
- 20ns access
- 25ns access
- 30ns access
- 35ns access

MARKING

- Packages
- Plastic DIP (300 mil) None
- Ceramic DIP (300 mil) C
- Plastic SOJ (300 mil) DJ
- Ceramic LCC EC
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x4 configuration features separate data input and output.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300 DIP (A-9, B-9)



28L/300 SOJ (E-8)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

TRUTH TABLE

MODE	CE1	CE2	OE	WE	OUTPUTS	POWER
STANDBY	H	X	X	X	HIGH-Z	STANDBY
STANDBY	X	H	X	X	HIGH-Z	STANDBY
READ	L	L	L	H	Q	ACTIVE
READ	L	L	H	H	HIGH-Z	ACTIVE
WRITE (1)	L	L	X	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	L	L	D	ACTIVE
WRITE (2)	L	L	H	L	HIGH-Z	ACTIVE

NOTE: 1. MT5C6407 ONLY
2. MT5C6406 ONLY

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	µA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	µA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} +0.2V; V _{IH} ≥ V _{CC} -0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output Enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6
Write Enable to output valid	t_{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t_{ADV}		12		15		20		25		30		35	ns	

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-167.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{cc} = 2v	I _{ccDR}	95	250	μA	
		V _{cc} = 3v		300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{cc} DATA RETENTION WAVEFORM






FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled)¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

64K x 4 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} option
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access
- Packages
 - Plastic DIP (300 mil)
 - Ceramic DIP (300 mil)
 - Plastic SOJ (300 mil)
 - Ceramic LCC
- Two Volt Data Retention

MARKING

-20	None
-25	C
-30	DJ
-35	EC
-45	
	L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300 DIP (A-7, B-7)



24L/300 SOJ (E-4)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



TRUTH TABLE

MODE	CE	WE	DQ	POWER
STANDBY	H	X	HIGH-Z	STANDBY
READ	L	H	Q	ACTIVE
WRITE	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-40		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	6		6		6		6		6		ns	
Chip Disable to output in High-Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		20		25		30		35		45	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data setup time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		5		ns	
Write Enable to output in High-Z	t_{HZWE}		10		10		12		15		18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. ICC is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-169.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	95	300	μA	
		V _{CC} = 3v			350	400	μA
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10

LOW Vcc DATA RETENTION WAVEFORM





FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




FAST SDRAM

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

SRAM

64K x 4 SRAM WITH OUTPUT ENABLE

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access

MARKING

- | | |
|---------------------------|------|
| • Packages | |
| Plastic DIP (300 mil) | None |
| Ceramic DIP (300 mil) | C |
| Plastic SOJ (300 mil) | DJ |
| Ceramic LCC | EC |
| • Two Volt Data Retention | L |

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) on this organization. These enhancements can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300 DIP (A-9, B-9)



28L/300 SOJ (E-8)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-40		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	C _i		7	pF	4
Output Capacitance	V _{CC} = 5V	C _o		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	6		6		6		6		6		ns	
Chip Disable to output in High-Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		20		25		30		35		45	ns	
Output Enable access time	t_{AOE}		8		8		10		12		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		7		7		10		12		15	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data setup time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		5		ns	
Write Enable to output in High-Z	t_{HZWE}		10		10		12		15		18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-169.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}	95	300	μA	
		V _{CC} = 3V		350	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM




READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 **DON'T CARE**
 **UNDEFINED**

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SDRAM

FAST SRAM

SRAM

256K x 4 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 25, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access

MARKING

- Packages

Plastic DIP (400 mil)	None
Ceramic DIP (400mil)	C
Plastic SOJ (400 mil)	DJ
- Two Volt Data Retention L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) capability. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while output enable (\overline{OE}) and \overline{CE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single $\pm 5V$ power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)

28L/400 DIP (A-10)




28L/400 SOJ (E-9)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

NOTE: The two least significant row address bits (A11 and A3) are encoded using a gray code.

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}		120	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}		30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}		7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	25		35		45		ns	
Address access time	t_{AA}		25		35		45	ns	
Chip Enable access time	t_{ACE}		25		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		10		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		ns	
Chip Disable to power-down time	t_{PD}		25		35		45	ns	
Output Enable access time	t_{AOE}		8		12		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	25		35		45		ns	
Chip Enable to end of write	t_{CW}	15		20		25		ns	
Address valid to end of write	t_{AW}	15		20		25		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
Write pulse width	t_{WP}	15		20		25		ns	
Data setup time	t_{DS}	10		15		20		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	0		0		0		ns	
Write Enable to output in High-Z	t_{HZWE}	0	10	0	15	0	18	ns	6, 7

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{SS} (GND).
- 3.0V for pulse width < 20ns.
- I_{CC} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t_{HZCE}, t_{HZOE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} and t_{HZWE} is less than t_{LZWE}.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enable held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- t_{RC} = Read Cycle Time.
- Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-171.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	95	500	μA	
		V _{CC} = 3v			350	750	μA
Chip Deselect to Data Retention Time		t _{CDR}	0		—	ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4, 11

LOW V_{CC} DATA RETENTION WAVEFORM





FAST SRAM


READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10



WRITE CYCLE NO. 1
(Write Enable Controlled) ¹²



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

SRAM

2K x 8 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access

- Packages
 - Plastic DIP (300 mil)
 - Ceramic DIP (300 mil)
 - Plastic SOJ (300 mil)
 - Ceramic LCC (28 pin)
- Two Volt Data Retention

MARKING

-12
-15
-20
-25
-30
-35

None
C
DJ
EC

L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


24L/300DIP (A-7, B-7)



24L/300 SOJ (E-4)




28L/LCC (F-4)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

FAST SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	140	125	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	50	45	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _i		7	pF	4
Output Capacitance		C _o		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output Enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	7		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{ss} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{cc} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-165.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{cc} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	95	250	μA	
		V _{CC} = 3v		300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11



LOW V_{cc} DATA RETENTION WAVEFORM




READ CYCLE NO. 1 ^{8, 9}




READ CYCLE NO. 2 ^{7, 8, 10}



WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



FAST SRAM

SRAM

8K x 8 SRAM

FEATURES

- High speed: 12, 15, 20, 25, 30 and 35ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with $\overline{CE}1$, CE2 and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 12ns access -12
 - 15ns access -15
 - 20ns access -20
 - 25ns access -25
 - 30ns access -30
 - 35ns access -35

Packages

- Plastic DIP (300 mil)
- Ceramic DIP (300 mil)
- Plastic SOJ (300 mil)
- Ceramic LCC (28 pin)
- Ceramic LCC (32 pin)

- Two Volt Data Retention

MARKING

- None
- C
- DJ
- EC
- ECW
- L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers two chip enables on the x8 organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and CE inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300 DIP (A-9, B-9)




28L/300 SOJ (E-8)



28L/LCC (F-4)




32L/LCC (F-6)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



TRUTH TABLE

MODE	CE1	CE2	WE	OE	DQ OPERATION	POWER
STANDBY	H	X	X	X	HIGH-Z	STANDBY
STANDBY	X	L	X	X	HIGH-Z	STANDBY
READ	L	H	H	L	Q	ACTIVE
READ	L	H	H	H	HIGH-Z	ACTIVE
WRITE	L	H	L	X	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{CC}	140	130	120	110	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{SB1}	60	50	40	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output Enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	8		8		10		10		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZWE and ^tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-167.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I _{CCDR}		95	250	μA	
	V _{CC} = 2v						
	V _{CC} = 3v			300	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11

LOW V_{CC} DATA RETENTION WAVEFORM




FAST SRAM

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE

 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

32K x 8 SRAM

FEATURES

- High speed: 20, 25, 30, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL compatible

OPTIONS

- Timing

20ns access	-20
25ns access	-25
30ns access	-30
35ns access	-35
45ns access	-45
- Packages

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (300 mil)	C
Ceramic DIP (600 mil)	CW
Plastic SOJ (300 mil)	DJ
Ceramic LCC (28 pin)	EC
Ceramic LCC (32 pin)	ECW
- Two Volt Data Retention L
- Temperature

Industrial (-40°C to +85°C)	IT
-----------------------------	----

MARKING

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) on this organization. These enhancements can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and \overline{OE} go LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


28L/300/600 DIP (A-9, A-11, B-9, B-11)




28L/300 SOJ (E-8)




28L/LCC (F-4)



28L ZIP (C-5)




32L/LCC (F-6)



FAST SRAM

FUNCTIONAL BLOCK DIAGRAM

FAST SDRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
 (0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ Vcc	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ Vcc	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-40		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	105	95	95	90	90	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	30	25	25	25	25	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	7	7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _I		7	pF	4
Output Capacitance		C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5, 13) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	6		6		6		6		6		ns	
Chip Disable to output in High-Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		20		25		30		35		45	ns	
Output Enable access time	t_{AOE}		8		8		10		12		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		7		7		10		12		15	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	15		15		18		20		25		ns	
Address valid to end of write	t_{AW}	15		15		18		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		15		18		20		25		ns	
Data setup time	t_{DS}	10		10		12		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		5		ns	
Write Enable to output in High-Z	t_{HZWE}		10		10		12		15		18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. ^tRC = Read Cycle Time.
12. Chip enable (\overline{CE}) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications refer to page 4-169.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v		95	300	μA	
		V _{CC} = 3v		350	400	μA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 DON'T CARE



 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{7, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ¹²



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

128K x 8 SRAM

WITH OUTPUT ENABLE

FEATURES

- High speed: 25, 35, and 45ns
- High-performance, low-power, CMOS double metal process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with $\overline{CE1}$, CE2 and \overline{OE} options
- All inputs and outputs are TTL compatible
- Fast Output Enable access time: 8ns

OPTIONS

- Timing
- 25ns access
- 35ns access
- 45ns access

Packages

- Plastic DIP (400 mil)
- Plastic DIP (600 mil)
- Ceramic DIP (400 mil)
- Ceramic DIP (600 mil)
- Plastic SOJ (400 mil)
- Ceramic LCC (32 pin)

- Two Volt Data Retention

MARKING

-25
-35
-45

None
W
C
CW
DJ
EC

L

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high speed memory applications, Micron offers dual chip enables ($\overline{CE1}$, CE2). This enhancement can place the outputs in a high impedance state for additional flexibility in system design.

Writing to these devices is accomplished when write enable (\overline{WE}) and $\overline{CE1}$ inputs are both LOW and CE2 is HIGH. Reading is accomplished when \overline{WE} and CE2 remain HIGH and $\overline{CE1}$ goes LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.


All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

PIN ASSIGNMENT (Top View)


32L/400/600 DIP (A-12, A-13, B-12, B-13)



32L/400 SOJ (E-11)




32L/LCC (F-8)



*Contact factory for no-connect (NC) option on pin 30

FAST SRAM

FUNCTIONAL BLOCK DIAGRAM



FAST SDRAM

NOTE: The two least significant row address bits (A8 and A6) are encoded using a gray code.

TRUTH TABLE

MODE	\overline{OE}	$\overline{CE1}$	$\overline{CE2}$	\overline{WE}	DQ	POWER
STANDBY	X	H	X	X	HIGH-Z	STANDBY
STANDBY	X	X	L	X	HIGH-Z	STANDBY
READ	L	L	H	H	Q	ACTIVE
READ	H	L	H	H	HIGH-Z	ACTIVE
WRITE	X	L	H	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = MAX$ f = MAX = 1/τRC, Outputs Open	I _{CC}		120	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = MAX$ f = MAX = 1/τRC, Outputs Open	I _{SB1}		30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = MAX$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}		7	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5, 14) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	25		35		45		ns	
Address access time	t_{AA}		25		35		45	ns	
Chip Enable access time	t_{ACE}		25		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		10		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		ns	
Chip Disable to power-down time	t_{PD}		25		35		45	ns	
Output Enable access time	t_{AOE}		8		12		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	25		35		45		ns	
Chip Enable to end of write	t_{CW}	15		20		25		ns	
Address valid to end of write	t_{AW}	15		20		25		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
Write pulse width	t_{WP}	15		20		25		ns	
Data setup time	t_{DS}	10		15		20		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	0		0		0		ns	
Write Enable to output in High-Z	t_{HZWE}	0	10	0	15	0	18	ns	6

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enable held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- ^tRC = Read Cycle Time.
- CE2 timing is the same as $\overline{CE1}$ timing. The wave form is inverted.
- Chip enable ($\overline{CE1}$, CE2) and write enable (\overline{WE}) can initiate and terminate a WRITE cycle.
- For automotive, industrial and extended temperature specifications refer to page 4-171.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
V _{cc} for Retention Data		V _{DR}	2		—	V		
Data Retention Current	$\overline{CE1} \geq (V_{cc} - 0.2V)$ or $CE2 \leq (V_{ss} + 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{ccDR}	V _{CC} = 2V		95	500	μA	
	V _{CC} = 3V			350	750	μA		
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4	
Operation Recovery Time		^t R	^t RC			ns	4, 11	


LOW V_{cc} DATA RETENTION WAVEFORM





WRITE CYCLE NO. 1
(Write Enable Controlled) 7, 12, 13



WRITE CYCLE NO. 2
(Chip Enable Controlled) 12, 13



 DON'T CARE
 UNDEFINED

FAST SRAM

SRAM

16K x 16 SRAM

WITH ADDRESS / DATA INPUT LATCHES

FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast output enable: 6, 8 and 10ns
- Single +5V ($\pm 10\%$) power supply
- Separate, electrically isolated output buffer power supply and ground (V_{ccQ} , V_{ssQ})
- Optional +3.3V ($\pm 10\%$) output buffer operation
- Separate Data Input Latch
- Common Data Inputs and Data Outputs
- BYTE WRITE capability via Dual Write Strokes
- Address and Chip Enable input latches

OPTIONS


- Timing
 - 15ns access
 - 17ns access
 - 20ns access
 - 25ns access
- Packages
 - 52-pin PLCC
 - 52-pin PQFP
- Density
 - 16K x 16

MARKING

-15	
-17	
-20	
-25	
	EJ
	LG
	MT5C2516

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-5)



FAST SRAM

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2516 SRAM integrates a 16K x 16 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip

enable latch inputs are disabled. This input latch simplifies READ and WRITE cycles by guaranteeing address hold time in a simple fashion.


Dual write strobes (\overline{BWL} and \overline{BWH}) allow individual bytes to be written. \overline{BWL} controls DQ1-DQ8 the lower bits. While \overline{BWH} controls DQ9-DQ16 the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, the data latch inputs are disabled. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2516 operates from a +5V power supply. Separate and electrically isolated output buffer power (V_{ccQ}) and ground (V_{ssQ}) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	\overline{WE}	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. \overline{WE} is LOW for a WRITE cycle and HIGH for a READ cycle
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and \overline{CE} inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	\overline{BWL} , \overline{BWH}	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When \overline{BWL} is LOW, data is written to the lower byte, D1-D8. When \overline{BWH} is LOW, data is written to the upper byte, D9-D16. When both \overline{BWH} and \overline{BWL} are HIGH and meet the required setup time to the falling edge of \overline{WE} , then the WRITE cycle is aborted.
5, 47	\overline{CE} , CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW (\overline{CE}) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	\overline{OE}	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	NC	Input/ Output	Parity Data I/O: These signals are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12, 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the required setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V \pm 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V \pm 10% or 3.3V \pm 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1,27	Vss	Supply	Ground: GND

TRUTH TABLE

OPERATION	CE	\overline{CE}	WE	BWL	BWH	ALE	DLE	\overline{OE}	DQ
Deselected cycle	L	X	X	X	X	X	X	X	High-Z
Deselected	X	H	X	X	X	X	X	X	High-Z
READ	H	L	H	X	X	H	X	H	High-Z
READ	H	L	H	X	X	H	X	L	Q1-Q16
LATCHED READ	H	L	H	X	X	L	X	L	Q1-Q16
WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	H	H	X	D1-D16
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	L	H	X	D1-D16
WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	H	L	X	D1-D16
LATCHED WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	L	L	X	D1-D16
ABORTED WRITE	H	L	L	H	H	X	X	X	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	H	H	X	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	L	H	X	D1-D8
BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	H	H	X	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	L	H	X	D9-D16
BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	H	L	X	D1-D8
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	L	L	X	D1-D8
BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	H	L	X	D9-D16
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	L	L	X	D9-D16

- NOTE:**
1. Latched inputs (Addresses, CE, and \overline{CE}) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
 2. A transparent WRITE cycle is defined by DLE HIGH during the \overline{DLW} time.
 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc/VccQ supply relative to Vss/VssQ -1.0V to +7.0V
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1.5W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%; Vss = VssQ, Unless Otherwise Noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1
Output Buffer Supply Voltage	5.0V TTL Compatible	V _{CCQ}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, CE \geq V_{IH};$ V _{CC} = MAX; Outputs Open f = MAX = 1/τ _{RC}	I _{CC}	150	250	mA	3
Power Supply Current: Standby	CE ≤ V _{IL} , $\overline{CE} \geq V_{IH};$ V _{CC} = MAX Outputs Open f = MAX = 1/τ _{RC}	I _{SB1}	20	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2; CE \leq V_{SS} + 0.2,$ V _{CC} = MAX; V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}	8	10	mA	
	CE ≤ V _{IL} ; $\overline{CE} \geq V_{IH};$ V _{CC} = MAX f = 0; Outputs Open	I _{SB3}	10	15	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		6	pF	4
Input/Output Capacitance (D/Q)		C _{I/O}		8	pF	4

FAST SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = V_{CCQ} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
ADDRESS LATCH											
Latch cycle time	t_{LC}	15		17		20		25		ns	
Latch high time	t_{LEH}	5		5		5		5		ns	
Address / Chip Enable setup to latch LOW	t_{LS}	2		2		2		2		ns	
Address / Chip Enable hold from latch LOW	t_{LH}	3		3		3		3		ns	
Address / Chip Enable setup to latch HIGH	t_{LHS}	0		0		0		0		ns	
Latch HIGH to output active (Low-Z)	t_{LZL}	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	t_{HZL}	2	7	2	7	2	7	2	10	ns	6, 7, 4
READ CYCLE											
READ cycle time	t_{RC}	15		17		20		25		ns	
Address access time	t_{AA}		15		17		20		25	ns	
Chip Enable access time	t_{ACE}		15		17		20		25	ns	
Output hold from address change	t_{OH}	4		4		4		4		ns	
Chip Enable to output in Low-Z	t_{LZCE}	2		2		2		2		ns	6, 7, 4
Chip Disable to output in High-Z	t_{HZCE}	2	7	2	7	2	7	2	10	ns	6, 7, 4
Chip Enable to power-up time	t_{PU}	0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		15		17		20		25	ns	
Output Enable access time	t_{AOE}		6		7		8		10	ns	
Output Enable to output in Low-Z	t_{LZOE}	2		2		2		2		ns	6, 7, 4
Output Disable to output in High-Z	t_{HZOE}	2	6	2	7	2	8	2	10	ns	6, 7, 4
WRITE Cycle											
WRITE cycle time	t_{WC}	15		17		20		25		ns	
Chip Enable to end of write	t_{CW}	13		14		15		20		ns	
Address valid to end of write	t_{AW}	13		14		15		20		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	
Write pulse width	t_{WP}	13		14		15		20		ns	
Data setup time	t_{DS}	6		7		8		10		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	t_{HZWE}	0	7	0	7	0	7	0	10	ns	6, 7, 4
Byte write enable setup time	t_{BWS}	6		7		8		10		ns	
Byte write enable hold time	t_{BWH}	2		2		2		2		ns	
Byte write disable setup time	t_{BWDS}	0		0		0		0		ns	
Data setup to DLE LOW	t_{DLS}	1		1		1		1		ns	9
Data hold from DLE LOW	t_{DLH}	3		3		3		3		ns	9
DLE HIGH to end of write	t_{DLW}	6		7		8		10		ns	8
End of write to DLE HIGH	t_{WDLH}	0		0		0		0		ns	9
End of write to ALE HIGH	t_{WLH}	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	t_{LWS}	0		0		0		0		ns	
ALE HIGH to end of write	t_{LW}	13		14		15		20		ns	

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZOE is less than ^tLZOE.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold time with respect to DLE.
10. Any combination of write enable (\overline{WE}) and chip enable (\overline{CE}) can initiate and terminate a WRITE cycle.
11. \overline{WE} is HIGH for READ cycle.
12. Device is continuously selected. All chip enables held in their active state.
13. Address valid prior to or coincident with the latest occurring chip enable.
14. CE timing is the same as \overline{CE} timing. The wave form is inverted.


FAST SRAM

FAST SRAM

READ CYCLE NO. 1 11, 12




READ CYCLE NO. 2 7, 11, 13, 14




 DON'T CARE
 UNDEFINED

READ CYCLE NO. 3
(ALE=DLE=HIGH) 7, 11, 14




FAST SRAM

WRITE CYCLE NO. 1
Chip Enable Controlled
(ALE=DLE=HIGH) ^{10, 14}



WRITE CYCLE NO. 2


Write Enable Initiated / Chip Enable Terminate
(ALE=DLE=HIGH)^{10, 14}




FAST SRAM

WRITE CYCLE NO. 3
(ALE=DLE=HIGH) 7, 10, 14

FAST SDRAM



WRITE CYCLE NO. 4 7, 10, 14



FAST SRAM

FAST SRAM

SRAM

16K x 18 SRAM

WITH ADDRESS / DATA INPUT LATCHES

FEATURES

- Fast access times: 15, 17, 20 and 25ns
- Fast output enable: 6, 8 and 10ns
- Single +5V ($\pm 10\%$) power supply
- Separate, electrically isolated output buffer power supply and ground (V_{ccQ} , V_{ssQ})
- Optional +3.3V ($\pm 10\%$) output buffer operation
- Separate Data Input Latch
- Common Data Inputs and Data Outputs
- BYTE WRITE capability via Dual Write Strokes
- Parity bits
- Address and Chip Enable input latches

OPTIONS

- Timing
 - 15ns access -15
 - 17ns access -17
 - 20ns access -20
 - 25ns access -25
- Packages
 - 52-pin PLCC EJ
 - 52-pin PQFP LG

MARKING

MT5C2818


- Density
 - 16K x 18

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT5C2818 SRAM integrates a 16K x 18 SRAM core with advanced peripheral circuitry consisting of address and data input latches, latched active HIGH and active LOW chip enables, separate upper and lower byte write strobes and a fast output enable. The device is ideally suited for "pipelined" systems and systems that benefit from a wide data bus. Parity bits are provided for added data integrity.

Address and chip enable latches are provided. When address latch enable (ALE) is HIGH, the address and chip enable latches are transparent, allowing the input to flow through the latch. If ALE is LOW, the address and chip



FAST SRAM

enable latch inputs are disabled. This input latch simplifies READ and WRITE cycles by guaranteeing address hold time in a simple fashion.


Dual write strobes (\overline{BWL} and \overline{BWH}) allow individual bytes to be written. \overline{BWL} controls DQ1-DQ8 and DQP1, the lower bits. While \overline{BWH} controls DQ9-DQ16 and DQP2, the upper bits.

A data input latch is provided. When data latch enable (DLE) is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, the data latch inputs are disabled. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT5C2818 operates from a +5V power supply. Separate and electrically isolated output buffer power (V_{ccQ}) and ground (V_{ssQ}) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

FUNCTIONAL BLOCK DIAGRAM

FAST SRAM



PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are either latched or unlatched depending on the state of ALE.
52	\overline{WE}	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. \overline{WE} is LOW for a WRITE cycle and HIGH for a READ cycle
51	ALE	Input	Address Latch Enable: This signal latches the address, CE, and CE inputs on its falling edge. When ALE is HIGH, the latch is transparent.
3, 4	\overline{BWL} , \overline{BWH}	Input	Byte Write Enables: These active LOW inputs allow individual bytes to be written. When \overline{BWL} is LOW, data is written to the lower byte, D1-D8, DQP1. When \overline{BWH} is LOW, data is written to the upper byte, D9-D16, DQP2. When both \overline{BWH} and \overline{BWL} are HIGH and meet the required setup time to the falling edge of \overline{WE} , then the WRITE cycle is aborted.
5, 47	\overline{CE} , CE	Input	Chip Enables: These signals are used to enable the device. Both active HIGH (CE) and active LOW (\overline{CE}) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	\overline{OE}	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH, the data latch is transparent. Input data is latched into the on-chip data latch on the falling edge of DLE.
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. When data is latched, DQ1-DQ16 must meet the setup and hold times around DLE.
2, 28	Vcc	Supply	Power Supply: +5V \pm 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V \pm 10% or 3.3V \pm 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

TRUTH TABLE

OPERATION	CE	\overline{CE}	WE	BWL	BWH	ALE	DLE	\overline{OE}	DQ	DQP
Deselected cycle	L	X	X	X	X	X	X	X	High-Z	High-Z
Deselected	X	H	X	X	X	X	X	X	High-Z	High-Z
READ	H	L	H	X	X	H	X	H	High-Z	High-Z
READ	H	L	H	X	X	H	X	L	Q1-Q16	QP1, QP2
LATCHED READ	H	L	H	X	X	L	X	L	Q1-Q16	QP1, QP2
WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	H	H	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 transparent data-in	H	L	L	L	L	L	H	X	D1-D16	DP1, DP2
WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	H	L	X	D1-D16	DP1, DP2
LATCHED WORD WRITE DQ1-DQ16 latched data-in	H	L	L	L	L	L	L	X	D1-D16	DP1, DP2
ABORTED WRITE	H	L	L	H	H	X	X	X	High-Z	High-Z
BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	H	H	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 transparent data-in	H	L	L	L	H	L	H	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	H	H	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 transparent data-in	H	L	L	H	L	L	H	X	D9-D16	DP2
BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	H	L	X	D1-D8	DP1
LATCHED BYTE WRITE DQ1-DQ8 latched data-in	H	L	L	L	H	L	L	X	D1-D8	DP1
BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	H	L	X	D9-D16	DP2
LATCHED BYTE WRITE DQ9-DQ16 latched data-in	H	L	L	H	L	L	L	X	D9-D16	DP2

- NOTE:**
1. Latched inputs (Addresses, CE, and \overline{CE}) must satisfy the specified setup and hold times around the falling edge of ALE. Data-in must satisfy the specified setup and hold times for DLE.
 2. A transparent WRITE cycle is defined by DLE HIGH during the t_{DLW} time.
 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold times for DLE.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc/VccQ supply relative to Vss/VssQ -1.0V to +7.0V
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1.5W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%; V_{SS} = V_{SSQ}, Unless Otherwise Noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1
Output Buffer Supply Voltage	5.0V TTL Compatible	V _{CCQ}	4.5	5.5	V	1

FAST SRAM

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}, CE \geq V_{IH}; V_{CC} = MAX$ Outputs Open f = MAX = 1/‘RC	I _{CC}	150	250	mA	3
Power Supply Current: Standby	$CE \leq V_{IL}, \overline{CE} \geq V_{IH}; V_{CC} = MAX$ Outputs Open f = MAX = 1/‘RC	I _{SB1}	20	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; CE \leq V_{SS} + 0.2V,$ V _{CC} = MAX; V _{IL} ≤ V _{SS} + 0.2V, V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	8	10	mA	
	$CE \leq V_{IL}; \overline{CE} \geq V_{IH}; V_{CC} = MAX$ f = 0; Outputs Open	I _{SB3}	10	15	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		6	pF	4
Input/Output Capacitance (D/Q)		C _{I/O}		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = V_{CCQ} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
ADDRESS LATCH											
Latch cycle time	t_{LC}	15		17		20		25		ns	
Latch high time	t_{LEH}	5		5		5		5		ns	
Address / Chip Enable setup to latch LOW	t_{LS}	2		2		2		2		ns	
Address / Chip Enable hold from latch LOW	t_{LH}	3		3		3		3		ns	
Address / Chip Enable setup to latch HIGH	t_{LHS}	0		0		0		0		ns	
Latch HIGH to output active (Low-Z)	t_{LZL}	2		2		2		2		ns	6, 7, 4
Latch HIGH to output in High-Z	t_{HZL}	2	7	2	7	2	7	2	10	ns	6, 7, 4
READ CYCLE											
READ cycle time	t_{RC}	15		17		20		25		ns	
Address access time	t_{AA}		15		17		20		25	ns	
Chip Enable access time	t_{ACE}		15		17		20		25	ns	
Output hold from address change	t_{OH}	4		4		4		4		ns	
Chip Enable to output in Low-Z	t_{LZCE}	2		2		2		2		ns	6, 7, 4
Chip Disable to output in High-Z	t_{HZCE}	2	7	2	7	2	7	2	10	ns	6, 7, 4
Chip Enable to power-up time	t_{PU}	0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		15		17		20		25	ns	
Output Enable access time	t_{AOE}		6		7		8		10	ns	
Output Enable to output in Low-Z	t_{LZOE}	2		2		2		2		ns	6, 7, 4
Output Disable to output in High-Z	t_{HZOE}	2	6	2	7	2	8	2	10	ns	6, 7, 4
WRITE Cycle											
WRITE cycle time	t_{WC}	15		17		20		25		ns	
Chip Enable to end of write	t_{CW}	13		14		15		20		ns	
Address valid to end of write	t_{AW}	13		14		15		20		ns	
Address setup time	t_{AS}	0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		ns	
Write pulse width	t_{WP}	13		14		15		20		ns	
Data setup time	t_{DS}	6		7		8		10		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		ns	6, 7, 4
Write Enable to output in High-Z	t_{HZWE}	0	7	0	7	0	7	0	10	ns	6, 7, 4
Byte write enable setup time	t_{BWS}	6		7		8		10		ns	
Byte write enable hold time	t_{BWH}	2		2		2		2		ns	
Byte write disable setup time	t_{BWDS}	0		0		0		0		ns	
Data setup to DLE LOW	t_{DLS}	1		1		1		1		ns	9
Data hold from DLE LOW	t_{DLH}	3		3		3		3		ns	9
DLE HIGH to end of write	t_{DLW}	6		7		8		10		ns	8
End of write to DLE HIGH	t_{WDLH}	0		0		0		0		ns	9
End of write to ALE HIGH	t_{WLH}	0		0		0		0		ns	
ALE HIGH setup time to write enable LOW	t_{LWS}	0		0		0		0		ns	
ALE HIGH to end of write	t_{LW}	13		14		15		20		ns	

FAST SRAM

AC TEST CONDITIONS

Input pulse levels	V _{ss} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{ss} (GND).
- 3.0V for pulse width < 20ns.
- I_{cc} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, and t_{HZOE} is less than t_{LZOE}.
- A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
- A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and data satisfying the specified setup and hold time with respect to DLE.
- Any combination of write enable (\overline{WE}) and chip enable (\overline{CE}) can initiate and terminate a WRITE cycle.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with the latest occurring chip enable.
- CE timing is the same as \overline{CE} timing. The wave form is inverted.

READ CYCLE NO. 1 11, 12




READ CYCLE NO. 2 7, 11, 13, 14



FAST SRAM


READ CYCLE NO. 3
(ALE=DLE=HIGH)^{7, 11, 14}

FAST SDRAM






WRITE CYCLE NO. 1
Chip Enable Controlled
(ALE=DLE=HIGH) ^{10, 14}

FAST SRAM




WRITE CYCLE NO. 2
Write Enable Initiated / Chip Enable Terminate
(ALE=DLE=HIGH)^{10, 14}




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 3
(ALE=DLE=HIGH) 7, 10, 14

FAST SRAM



WRITE CYCLE NO. 4 7, 10, 14



FAST SRAM

FAST SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}-1.0V to +7.0V
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation1W
 Short Circuit Output Current 50mA
 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 **IT- (-40°C to +85°C),
 AT- (-40°C to +125°C),
 XT- (-55°C to +125°C)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-40°C ≤ T_A ≤ 85°C; -40°C ≤ T_A ≤ 125°C; -55°C ≤ T_A ≤ 125°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{CC}	150	135	120	110	110	110	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC, Outputs Open	I _{SB1}	55	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	3	3	3	3	3	3	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V _{IN} ≥ (V _{CC} - 0.2V) or ≤ -0.2V	I _{CCDR}	V _{CC} = 2V		150	300	mA
	V _{CC} = 3V			450	550	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		7	pF	4
Output Capacitance		C _O		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) $(-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}; -40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; -55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; V_{CC} = 5.0 \pm 10\%)$

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t_{RC}	12		15		20		25		30		35		ns	
Address access time	t_{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t_{ACE}		11		12		15		20		25		30	ns	
Output hold from address change	t_{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t_{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t_{HZCE}		7		7		10		10		15		20	ns	6,7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		12		15		20		25		30		35	ns	
Output enable access time	t_{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t_{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t_{AW}	12		12		15		20		25		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		0		ns	
Write pulse width	t_{WP}	10		12		15		20		25		25		ns	
Data setup time	t_{DS}	9		9		10		12		15		15		ns	
Data hold time	t_{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t_{HZWE}		6		6		8		10		12		15	ns	6
Write Enable to output valid	t_{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t_{ADV}		12		15		20		25		30		35	ns	

FAST SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA
 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**IT- (-40°C to +85°C),
 AT- (-40°C to +125°C),
 XT- (-55°C to +125°C)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-40°C ≤ T_A ≤ 85°C; -40°C ≤ T_A ≤ 125°C; -55°C ≤ T_A ≤ 125°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX						UNITS	NOTES
			-12	-15	-20	-25	-30	-35		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/'RC, Outputs Open	I _{CC}	150	140	130	120	110	110	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/'RC, Outputs Open	I _{SB1}	60	50	45	40	40	40	mA	
	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	5	5	5	5	5	5	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V _{IN} ≥ (V _{CC} - 0.2V) or ≤ -0.2V	V _{CC} = 2V		150	300	mA	
		V _{CC} = 3V		450	550	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	C _i		7	pF	4
Output Capacitance	V _{CC} = 5V	C _o		7	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) $(-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}; -40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; -55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; V_{CC} = 5.0 \pm 10\%)$
FAST SRAM

DESCRIPTION	SYM	-12		-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t _{RC}	12		15		20		25		30		35		ns	
Address access time	t _{AA}		12		15		20		25		30		35	ns	
Chip Enable access time	t _{ACE}		12		12		15		20		25		30	ns	
Output hold from address change	t _{OH}	3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t _{LZCE}	3		3		5		5		5		5		ns	
Chip Disable to output in High-Z	t _{HZCE}		7		7		10		10		15		20	ns	6, 7
Chip Enable to power-up time	t _{PU}	0		0		0		0		0		0		ns	
Chip Disable to power-down time	t _{PD}		12		15		20		25		30		35	ns	
Output Enable access time	t _{AOE}		7		7		9		10		15		20	ns	
Output Enable to output in Low-Z	t _{LZOE}	0		0		0		0		0		0		ns	
Output Disable to output in High-Z	t _{HZOE}		6		6		10		10		15		20	ns	6
WRITE Cycle															
WRITE cycle time	t _{WC}	12		15		20		25		30		35		ns	
Chip Enable to end of write	t _{CW}	10		12		15		20		25		25		ns	
Address valid to end of write	t _{AW}	12		12		15		20		25		25		ns	
Address setup time	t _{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		0		ns	
Write pulse width	t _{WP}	10		12		15		20		25		25		ns	
Data setup time	t _{DS}	9		9		10		12		15		15		ns	
Data hold time	t _{DH}	0		0		0		0		0		0		ns	
Write Disable to output in Low-Z	t _{LZWE}	2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t _{HZWE}		6		6		8		10		12		15	ns	6
Write Enable to output valid	t _{AWE}		12		15		20		25		30		35	ns	
Data valid to output valid	t _{ADV}		12		15		20		25		30		35	ns	

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**IT- (-40°C to +85°C),
 AT- (-40°C to +125°C),
 XT- (-55°C to +125°C)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-40°C ≤ T_A ≤ 85°C; -40°C ≤ T_A ≤ 125°C; -55°C ≤ T_A ≤ 125°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-20	-25	-30	-35	-40		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; V _{CC} = MAX f = MAX = 1/τ _{RC} , Outputs Open	I _{CC}	120	110	100	100	100	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; V _{CC} = MAX f = MAX = 1/τ _{RC} , Outputs Open	I _{SB1}	30	30	30	30	30	mA	
	$\overline{CE} \geq V_{CC} - 0.2V$; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	8	8	8	8	8	mA	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{CC} - 0.2V)$ V _{IN} ≥ (V _{CC} - 0.2V) or ≤ -0.2V	I _{CCDR}	V _{CC} = 2V		95	500	mA
	V _{CC} = 3V			300	900	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	C _I		7	pF	4
Output Capacitance	V _{CC} = 5V	C _O		5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
 (Note 5) $(-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}; -40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; -55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; V_{CC} = 5.0 \pm 10\%)$
FAST SRAM

DESCRIPTION	SYM	-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t_{RC}	20		25		30		35		45		ns	
Address access time	t_{AA}		20		25		30		35		45	ns	
Chip Enable access time	t_{ACE}		20		25		30		35		45	ns	
Output hold from address change	t_{OH}	3		5		5		5		5		ns	
Chip Enable to output in Low-Z	t_{LZCE}	6		6		6		6		6		ns	
Chip Disable to output in High-Z	t_{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable to power-up time	t_{PU}	0		0		0		0		0		ns	
Chip Disable to power-down time	t_{PD}		20		25		30		35		45	ns	
Output Enable access time	t_{AOE}		10		10		12		15		15	ns	
Output Enable to output in Low-Z	t_{LZOE}	0		0		0		0		0		ns	
Output Disable to output in High-Z	t_{HZOE}		7		7		10		12		15	ns	
WRITE Cycle													
WRITE cycle time	t_{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t_{CW}	15		18		20		20		25		ns	
Address valid to end of write	t_{AW}	15		18		20		20		25		ns	
Address setup time	t_{AS}	0		0		0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		0		0		ns	
Write pulse width	t_{WP}	15		18		20		20		25		ns	
Data setup time	t_{DS}	10		12		15		15		20		ns	
Data hold time	t_{DH}	0		0		0		0		0		ns	
Write Disable to output in Low-Z	t_{LZWE}	5		5		5		5		5		ns	
Write Enable to output in High-Z	t_{HZWE}		10		10		12		15		18	ns	6

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{cc} supply relative to V_{ss} -1.0V to +7.0V
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA
 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**IT- (-40°C to +85°C),
 AT- (-40°C to +125°C),
 XT- (-55°C to +125°C)

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-40°C ≤ T_A ≤ 85°C; -40°C ≤ T_A ≤ 125°C; -55°C ≤ T_A ≤ 125°C; V_{cc} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{cc} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{cc}	I _{LI}	-5	5	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{cc}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; V _{cc} = MAX f = MAX = 1/4RC, Outputs Open	I _{cc}		120	mA	3
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; V _{cc} = MAX f = MAX = 1/4RC, Outputs Open	I _{SB1}		30	mA	
	$\overline{CE} \geq V_{cc} - 0.2V$; V _{cc} = MAX V _{IL} ≤ V _{ss} + 0.2V; V _{IH} ≥ V _{cc} - 0.2V; f = 0	I _{SB2}		7	mA	
Power Supply Current: Data Retention	$\overline{CE} \geq (V_{cc} - 0.2V)$ V _{IN} ≥ (V _{cc} - 0.2V) or ≤ -0.2V	I _{ccDR}	V _{cc} = 2V	500	mA	
			V _{cc} = 3V	750	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{cc} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) $(-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}; -40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; -55^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	25		35		45		ns	
Address access time	t _{AA}		25		35		45	ns	
Chip Enable access time	t _{ACE}		25		35		45	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip Enable to output in Low-Z	t _{LZCE}	5		5		5		ns	
Chip Disable to output in High-Z	t _{HZCE}		10		15		18	ns	6, 7
Chip Enable to power-up time	t _{PU}	0		0		0		ns	
Chip Disable to power-down time	t _{PD}		25		35		45	ns	
Output Enable access time	t _{AOE}		8		12		15	ns	
Output Enable to output in Low-Z	t _{LZOE}	0		0		0		ns	
Output Disable to output in High-Z	t _{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t _{WC}	25		35		45		ns	
Chip Enable to end of write	t _{CW}	15		20		25		ns	
Address valid to end of write	t _{AW}	15		20		25		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		ns	
Write pulse width	t _{WP}	15		20		25		ns	
Data setup time	t _{DS}	10		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write Disable to output in Low-Z	t _{LZWE}	0		0		0		ns	
Write Enable to output in High-Z	t _{HZWE}	0	10	0	15	0	18	ns	6, 7

FAST SRAM

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

SYNCHRONOUS SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package		Process	Page
				PLCC	PQFP		
Dual 16K x 16	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1616	15, 17, 20, 25	52	52	CMOS	5-1
Dual 16K x 18	Registered Address, Write Control, Dual Chip Enable; Data Input Latch	MT58C1618	15, 17, 20, 25	52	52	CMOS	5-11

SYNCHRONOUS SRAM

16K x 16 SRAM WITH CLOCKED, REGISTERED INPUTS

FEATURES

- Fast access times: 15, 17, 20, and 25ns
- Fast Output Enable: 6, 7, 8, and 10ns
- Single +5V ($\pm 10\%$) power supply
- Separate, electrically isolated output buffer power supply and ground (V_{ccQ} , V_{ssQ})
- Optional +3.3V ($\pm 10\%$) output buffer operation
- Data Input Latch
- Common Data Inputs and Data Outputs
- BYTE WRITE capability via Dual Write Strokes
- Clock controlled registered address, Write Control and Dual Chip Enables

OPTIONS

- Timing
 - 15ns access
 - 17ns access
 - 20ns access
 - 25ns access
- Packages
 - 52-pin PLCC
 - 52-pin PQFP

MARKING

15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
52-pin PLCC	EJ
52-pin PQFP	LG
16K x 16	MT58C1616


GENERAL DESCRIPTION

The Micron Synchronous SRAM family employs high speed, low power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58C1616 SRAM integrates a 16K x 16 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, the two chip selects (\overline{SCE} , \overline{SCE}) and the synchronous write enable (\overline{SWE}). Asynchronous inputs include the byte write enables (\overline{WEL} , \overline{WEH}), output enable (\overline{OE}), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by \overline{OE} during READ cycles, is asynchronous. The entire data word (DQ1 - DQ16) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-5)




SYNCHRONOUS SRAM

Address and write control are registered on-chip to simplify WRITE cycles. Dual write enables allow individual bytes to be written. \overline{WEL} controls DQ1-DQ8 while \overline{WEH} controls DQ9-DQ16. $\overline{WEL}/\overline{WEH}$ allow late WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables (\overline{SCE} , \overline{SCE}) allow on-chip address decoding to be accomplished when the devices are used in a dual bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, the data latch inputs are disabled. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1616 operates from a +5V power supply. Separate and electrically isolated output buffer power (V_{ccQ}) and ground (V_{ssQ}) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

FUNCTIONAL BLOCK DIAGRAM



SYNCHRONOUS SRAM

PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
52	\overline{SWE}	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. \overline{SWE} is LOW for a WRITE cycle and HIGH for a READ cycle
51	CLK	Input	Clock: This signal registers the address, SCE, \overline{SCE} , and \overline{SWE} inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3, 4	\overline{WEL} , \overline{WEH}	Input	Asynchronous Write Enables: These asynchronous, active LOW inputs allow individual bytes to be written. When \overline{WEL} is LOW, data is written to the lower byte, D1-D8. When \overline{WEH} is LOW, data is written to the upper byte, D9-D16. A late WRITE cycle can be aborted if both \overline{WEL} and \overline{WEH} are HIGH during the LOW period of CLK.
5, 47	\overline{SCE} , SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW (\overline{SCE}) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	\overline{OE}	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent. Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around CLK if data is latched.
20, 46	NC NC	Input/ Output	These pins are no connects (NC). No connects are not internally bonded.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.
2, 28	Vcc	Supply	Power Supply: +5V \pm 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V \pm 10% or 3.3V \pm 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

TRUTH TABLE

OPERATION	SCE	$\overline{\text{SCE}}$	SWE	$\overline{\text{WEL}}$	WEH	DLE	$\overline{\text{OE}}$	DQ
Deselected Cycle	L	X	X	X	X	X	X	High-Z
Deselected Cycle	X	H	X	X	X	X	X	High-Z
Read Cycle	H	L	H	X	X	X	H	High-Z
Read Cycle	H	L	H	X	X	X	L	Q1-Q16
Word Write Cycle DQ1-DQ16 Transparent data-in	H	L	L	L	L	H	X	D1-D16
Word Write Cycle DQ1-DQ16 Latched data-in	H	L	L	L	L	L	X	D1-D16
Aborted Write Cycle	H	L	L	H	H	X	X	High-Z
Byte Write Cycle DQ1-DQ8 Transparent data-in	H	L	L	L	H	H	X	D1-D8
Byte Write Cycle DQ9-DQ16 Transparent data-in	H	L	L	H	L	H	X	D9-D16
Byte Write Cycle DQ1-DQ8 Latched data-in	H	L	L	L	H	L	X	D1-D8
Byte Write Cycle DQ9-DQ16 Latched data-in	H	L	L	H	L	L	X	D9-D16

- NOTE:**
1. Registered inputs (Addresses, $\overline{\text{SWE}}$, SCE, and $\overline{\text{SCE}}$) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
 2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc/Vccq supply relative to Vss/Vssq	-1.0V to +7.0V
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 10%; V_{ss} = V_{ssq}, Unless Otherwise Noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{cc} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{cc}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{cc}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{cc}	4.5	5.5	V	1
Output Buffer Supply Voltage	5.0V TTL Compatible	V _{ccq}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{SCE} \leq V_{IL}$; $SCE \geq V_{IH}$; f = MAX, V _{cc} = MAX; Outputs Open	I _{cc}	150	300	mA	3
Power Supply Current: Standby	f = MAX; $SCE \leq V_{IL}$; $\overline{SCE} \geq V_{IH}$, V _{cc} = MAX	I _{SB1}	20	50	mA	
	$\overline{SCE} \geq V_{cc} - 0.2$; $SCE \leq V_{ss} + 0.2$, V _{cc} = MAX; V _{IL} ≤ V _{ss} + 0.2, V _{IH} ≥ V _{cc} - 0.2; f = 0	I _{SB2}	8	15	mA	
	f = 0; $SCE \leq V_{IL}$; $\overline{SCE} \leq V_{IH}$, V _{cc} = MAX	I _{SB3}	10	25	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{cc} = 5V	C _I		6	pF	4
Input/Output Capacitance (D/Q)		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = V_{CCQ} = 5V \pm 10\%$)

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock											
Clock cycle time	t_{KC}	15		17		20		25		ns	
Clock high time	t_{KH}	4		4		4		4		ns	
Clock low time	t_{KL}	8		8		8		8		ns	
Chip Enable											
SCE/ $\overline{\text{SCE}}$ setup time	t_{SCES}	2		2		2		2		ns	10
SCE/ $\overline{\text{SCE}}$ hold time	t_{SCEH}	2		2		2		2		ns	10
Address											
Address setup time	t_{SAS}	2		2		2		2		ns	10
Address hold time	t_{SAH}	2		2		2		2		ns	10
READ Cycle											
READ cycle time	t_{RC}	15		17		20		25		ns	11
Clock to output valid	t_{KQ}		15		17		20		25	ns	
Clock to output invalid	t_{KQX}	3		3		3		3		ns	10
Clock to output in Low-Z	t_{KQLZ}	10		10		10		10		ns	6, 7
Clock to output in High-Z	t_{KQHZ}	3	8	3	8	3	8	3	12	ns	6, 7
$\overline{\text{SWE}}$ setup time	t_{SWNS}	2		2		2		2		ns	10
$\overline{\text{SWE}}$ hold time	t_{SWNH}	2		2		2		2		ns	10
$\overline{\text{OE}}$ to output valid	t_{OEQ}		6		7		8		10	ns	
$\overline{\text{OE}}$ to output in Low-Z	t_{OELZ}	0		0		0		0		ns	6, 7
$\overline{\text{OE}}$ to output in High-Z	t_{OEHZ}		8		8		8		8	ns	6, 7
WRITE Cycle											
WRITE cycle time	t_{WC}	15		17		20		25		ns	11
$\overline{\text{SWE}}$ setup time	t_{SWES}	2		2		2		2		ns	10
$\overline{\text{SWE}}$ hold time	t_{SWEH}	2		2		2		2		ns	10
Data setup time	t_{DS}	5		6		6		7		ns	8, 10
Data hold time	t_{DH}	2		2		2		2		ns	8, 10
Data to DLE not setup time	t_{DLNS}	1		1		1		1		ns	9, 10
Data to DLE not hold time	t_{DLNH}	3		3		3		3		ns	3, 10
DLE setup time	t_{DLS}	6		6		6		7		ns	9, 10
DLE hold time	t_{DLH}	2		2		2		2		ns	9, 10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ setup time	t_{WES}	6		6		6		7		ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ hold time	t_{WEH}	2		2		2		2		ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ not setup time	t_{WNS}		0		0		0		0	ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ not hold time	t_{WNH}	2		2		2		2		ns	10

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tKQHZ is less than ^tKQLZ and ^tOEHZ is less than ^tOELZ.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
11. ^tRC = ^tWC = ^tKC


READ TIMING ²



SYNCHRONOUS SRAM

- NOTE:**
1. When synchronous chip enables (SCE, \overline{SCE}) are inactive, the part is deselected.
 2. \overline{WEL} / \overline{WEH} are Don't Care signals during a READ cycle.
 3. Data out (Q) is disabled whenever asynchronous output enable (\overline{OE}) is inactive, during a READ cycle.

WRITE TIMING




SYNCHRONOUS SRAM

- NOTE:**
1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
 2. Asynchronous write enables (\overline{WEH} , \overline{WEL}) are available for use as byte write enables at the system level. They are also available to perform a late WRITE cycle abort.
 3. When synchronous chip enables (SCE, \overline{SCE}) are inactive, the part is deselected.

READ/WRITE TIMING

SYNCHRONOUS SRAM



SYNCHRONOUS SRAM

16K x 18 SRAM WITH CLOCKED, REGISTERED INPUTS

FEATURES

- Fast access times: 15, 17, 20, and 25ns
- Fast Output Enable: 6, 7, 8, and 10ns
- Single +5V (±10%) power supply
- Separate, electrically isolated output buffer power supply and ground (VccQ, VssQ)
- Optional +3.3V (±10%) output buffer operation
- Data Input Latch
- Common Data Inputs and Data Outputs
- BYTE WRITE capability via Dual Write Strobes
- Parity Bits
- Clock controlled registered address, Write Control and Dual Chip Enables

OPTIONS

- Timing
 - 15ns access
 - 17ns access
 - 20ns access
 - 25ns access
- Packages
 - 52-pin PLCC
 - 52-pin PQFP

MARKING

-15
-17
-20
-25

EJ
LG

- Density
16K x 18

MT58C1618


GENERAL DESCRIPTION

The Micron Synchronous SRAM family employs high speed, low power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT58C1618 SRAM integrates a 16K x 18 SRAM core with advanced synchronous peripheral circuitry. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, the two chip selects (SCE, SCE) and the synchronous write enable (SWE). Asynchronous inputs include the byte write enables (WEL, WEH), output enable (OE), data latch enable (DLE) and the clock. Input data can be asynchronously latched by DLE to provide simplified data-in (D) timing during WRITE cycles. Data-out (Q), enabled by OE during READ cycles, is asynchronous. The entire data word (DQ1-DQ16, DQP1/2) is output during each READ cycle. The devices are ideally suited for "pipelined" systems and those systems which benefit from a wide data bus.

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-5)




SYNCHRONOUS SRAM

Address and write control are registered on-chip to simplify WRITE cycles. Dual write enables allow individual bytes to be written. WEL controls DQ1-DQ8 and DQP1 while WEH controls DQ9-DQ16 and DQP2. WEL/WEH allow late WRITE cycles to be aborted if they are both HIGH during the LOW period of the clock. Dual chip enables (SCE, SCE) allow on-chip address decoding to be accomplished when the devices are used in a dual bank mode.

A data input latch is provided. When DLE is HIGH, the data latches are in the transparent mode and input data flows through the latch. When DLE is LOW, the data latch inputs are disabled. The data input latch simplifies WRITE cycles by guaranteeing data hold times.

The MT58C1618 operates from a +5V power supply. Separate and electrically isolated output buffer power (VccQ) and ground (VssQ) pins are provided to allow either +3.3V or +5V TTL operation of the output drivers.

FUNCTIONAL BLOCK DIAGRAM



SYNCHRONOUS SRAM

PIN DESCRIPTIONS

PLCC and PQFP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
33, 32, 31, 30, 29, 26, 25, 24, 23, 22, 7, 6, 49, 48	A0-A13	Input	Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
52	$\overline{\text{SWE}}$	Input	Synchronous Write Enable: This input is a synchronous write enable and must meet the setup and hold times around the rising edge of CLK. $\overline{\text{SWE}}$ is LOW for a WRITE cycle and HIGH for a READ cycle
51	CLK	Input	Clock: This signal latches the address, SCE, $\overline{\text{SCE}}$, and $\overline{\text{SWE}}$ inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3, 4	$\overline{\text{WEL}}$, $\overline{\text{WEH}}$	Input	Asynchronous Write Enables: These asynchronous, active LOW inputs allow individual bytes to be written. When $\overline{\text{WEL}}$ is LOW, data is written to the lower byte, D1-D8, DQP1. When $\overline{\text{WEH}}$ is LOW, data is written to the upper byte, D9-D16, DQP2. A late WRITE cycle can be aborted if both $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ are HIGH during the LOW period of CLK.
5, 47	$\overline{\text{SCE}}$, SCE	Input	Synchronous Chip Selects: These synchronous signals are used to enable the device. Both active HIGH (SCE) and active LOW ($\overline{\text{SCE}}$) enables are supplied to provide on-chip address decoding when multiple devices are used, as in a dual bank configuration.
50	$\overline{\text{OE}}$	Input	Output Enable: This active LOW input enables the output drivers.
21	DLE	Input	Data Latch Enable: When DLE is HIGH the latch is transparent. Input data is latched asynchronously into the on-chip data latch on the falling edge of DLE. DLE must meet the setup and hold times around DLE if data is latched.
20, 46	DQP1 DQP2	Input/ Output	Parity Data I/O: These signals are data parity bits. The DQP1 is the parity bit for the lower byte, DQ1-DQ8. DQP2 is the parity bit for the upper byte, DQ9-DQ16. Parity data must meet the setup and hold time around DLE when being latched.
34, 35, 38, 39, 40, 41, 44, 45, 8, 9, 12 13, 14, 15, 18, 19	DQ1-DQ16	Input/ Output	SRAM Data I/O: Lower byte is DQ1-DQ8; Upper byte is DQ9-DQ16. Input data must meet the setup and hold time around DLE when being latched.
2, 28	Vcc	Supply	Power Supply: +5V \pm 10%
10, 17, 36, 43	VccQ	Supply	Isolated Output Buffer Supply: +5V \pm 10% or 3.3V \pm 10%
11, 16, 37, 42	VssQ	Supply	Isolated Output Buffer Ground: GND
1, 27	Vss	Supply	Ground: GND

TRUTH TABLE

OPERATION	SCE	$\overline{\text{SCE}}$	SWE	WEL	WEH	DLE	$\overline{\text{OE}}$	DQ
Deselected Cycle	L	X	X	X	X	X	X	High-Z
Deselected Cycle	X	H	X	X	X	X	X	High-Z
Read Cycle	H	L	H	X	X	X	H	High-Z
Read Cycle	H	L	H	X	X	X	L	Q1-Q16, QP1, QP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2 Transparent data-in	H	L	L	L	L	H	X	D1-D16, DP1, DP2
Word Write Cycle DQ1-DQ16, DQP1, DQP2 Latched data-in	H	L	L	L	L	L	X	D1-D16, DP1, DP2
Aborted Write Cycle	H	L	L	H	H	X	X	High-Z
Byte Write Cycle DQ1-DQ8, DQP1 Transparent data-in	H	L	L	L	H	H	X	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Transparent data-in	H	L	L	H	L	H	X	D9-D16, DP2
Byte Write Cycle DQ1-DQ8, DQP1 Latched data-in	H	L	L	L	H	L	X	D1-D8, DP1
Byte Write Cycle DQ9-DQ16, DQP2 Latched data-in	H	L	L	H	L	L	X	D9-D16, DP2

SYNCHRONOUS SRAM

- NOTE:**
1. Registered inputs (Addresses, $\overline{\text{SWE}}$, SCE, and $\overline{\text{SCE}}$) must satisfy the specified setup and hold times around the rising edge of clock (CLK). Data-in must satisfy the specified setup and hold times for DLE.
 2. A transparent WRITE cycle is defined by DLE HIGH during the WRITE cycle.
 3. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold times.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc/VccQ supply relative to Vss/VssQ -1.0V to +7.0V
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1.5W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%; Vss = VssQ, Unless Otherwise Noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1
Output Buffer Supply Voltage	5.0V TTL Compatible	V _{CCQ}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{SCE} \leq V_{IL}; SCE \geq V_{IH}; f = MAX;$ V _{CC} = MAX; Outputs Open	I _{CC}	150	300	mA	3
Power Supply Current: Standby	SCE ≤ V _{IL} ; SCE ≥ V _{IH} ; V _{CC} = MAX; f = MAX	I _{SB1}	20	50	mA	
	SCE ≥ V _{CC} - 0.2; SCE ≤ V _{SS} + 0.2; V _{CC} = MAX; V _{IL} ≤ V _{SS} + 0.2; V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}	8	15	mA	
	f = 0, $\overline{SCE} \leq V_{IL}; SCE \leq V_{IH};$ V _{CC} = MAX	I _{SB3}	10	25	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C, f = 1MHz V _{CC} = 5V	C _I		6	pF	4
Input/Output Capacitance (D/Q)		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{cc} = V_{ccQ} = 5V \pm 10\%$)

DESCRIPTION	SYM	-15		-17		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock											
Clock cycle time	t_{KC}	15		17		20		25		ns	
Clock high time	t_{KH}	4		4		4		4		ns	
Clock low time	t_{KL}	8		8		8		8		ns	
Chip Enable											
SCE/ $\overline{\text{SCE}}$ setup time	t_{SCES}	2		2		2		2		ns	10
SCE/ $\overline{\text{SCE}}$ hold time	t_{SCEH}	2		2		2		2		ns	10
Address											
Address setup time	t_{SAS}	2		2		2		2		ns	10
Address hold time	t_{SAH}	2		2		2		2		ns	10
READ Cycle											
READ cycle time	t_{RC}	15		17		20		25		ns	11
Clock to output valid	t_{KQ}		15		17		20		25	ns	
Clock to output invalid	t_{KQX}	3		3		3		3		ns	10
Clock to output in Low-Z	t_{KQLZ}	10		10		10		10		ns	6, 7
Clock to output in High-Z	t_{KQHZ}	3	8	3	8	3	8	3	12	ns	6, 7
$\overline{\text{SWE}}$ setup time	t_{SWNS}	2		2		2		2		ns	10
$\overline{\text{SWE}}$ hold time	t_{SWNH}	2		2		2		2		ns	10
$\overline{\text{OE}}$ to output valid	t_{OEQ}		6		7		8		10	ns	
$\overline{\text{OE}}$ to output in Low-Z	t_{OELZ}	0		0		0		0		ns	6, 7
$\overline{\text{OE}}$ to output in High-Z	t_{OEHZ}		8		8		8		8	ns	6, 7
WRITE Cycle											
WRITE cycle time	t_{WC}	15		17		20		25		ns	11
$\overline{\text{SWE}}$ setup time	t_{SWES}	2		2		2		2		ns	10
$\overline{\text{SWE}}$ hold time	t_{SWEH}	2		2		2		2		ns	10
Data setup time	t_{DS}	5		6		6		7		ns	8, 10
Data hold time	t_{DH}	2		2		2		2		ns	8, 10
Data to DLE not setup time	t_{DLNS}	1		1		1		1		ns	9, 10
Data to DLE not hold time	t_{DLNH}	3		3		3		3		ns	9, 10
DLE setup time	t_{DLS}	6		6		6		/		ns	9, 10
DLE hold time	t_{DLH}	2		2		2		2		ns	9, 10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ setup time	t_{WES}	6		6		6		7		ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ hold time	t_{WEH}	2		2		2		2		ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ not setup time	t_{WNS}		0		0		0		0	ns	10
$\overline{\text{WEL}} / \overline{\text{WEH}}$ not hold time	t_{WNH}	2		2		2		2		ns	10

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. Output loading is specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tKQHZ is less than ^tKQLZ and ^tOEHZ is less than ^tOELZ.
8. A transparent WRITE cycle is defined by DLE being HIGH during the WRITE cycle.
9. A latched WRITE cycle is defined by DLE transitioning LOW during the WRITE cycle and satisfying the specified setup and hold time with respect to the rising edge of clock (CLK).
10. This is a synchronous device. All synchronous inputs must meet the setup and hold times with stable logic levels for all falling edges of address latch enable (ALE) and data latch enable (DLE).
11. ^tRC = ^tWC = ^tKC

SYNCHRONOUS SRAM


READ TIMING²

SYNCHRONOUS SRAM



- NOTE:**
1. When synchronous chip enables (SCE, \overline{SCE}) are inactive, the part is deselected.
 2. \overline{WEL} / \overline{WEH} are Don't Care signals during a READ cycle.
 3. Data out (Q) is disabled whenever asynchronous output enable (\overline{OE}) is inactive, during a READ cycle.


WRITE TIMING



SYNCHRONOUS SRAM

- NOTE:**
1. Data is latched when DLE transitions from HIGH to LOW. When DLE is HIGH, the latch is transparent and data flows through the latch.
 2. Asynchronous write enables (\overline{WEH} , \overline{WEL}) are available for use as byte write enables at the system level. They are also available to perform a late WRITE cycle abort.
 3. When synchronous chip enables (SCE, \overline{SCE}) are inactive, the part is deselected.

READ/WRITE TIMING



DON'T CARE
 UNDEFINED

SYNCHRONOUS SRAM

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

SRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Package and No. of Pins		Process	Page
				DIP	ZIP		
128K x 8	CE & OE	MT4S1288	30, 35, 45	32	-	CMOS	6-1
32K x 16	CE & OE	MT2S3216	30, 35, 45	40	-	CMOS	6-9
64K x 16	CE & OE	MT4S6416	30, 35, 45	40	-	CMOS	6-17
16K x 32	CE & OE	MT8S1632	15, 20, 25, 30, 35, 45	-	64	CMOS	6-25
64K x 32	CE & OE	MT8S6432	20, 25, 30, 35, 45	-	64	CMOS	6-33
128K x 32	CE & OE	MT4S12832	25, 35, 45	-	64	CMOS	6-41
256K x 32	CE & OE	MT8S25632	25, 35, 45	-	64	CMOS	6-49

SRAM MODULE

128K x 8 SRAM

FEATURES

- High speed: 30ns, 35ns, and 45ns
- High-performance, low-power CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- All inputs and outputs are TTL compatible
- Pin compatible with monolithic 1 Meg SRAM

OPTIONS

- Timing


30ns access	-30
35ns access	-35
45ns access	-45
- Packages

32-pin DIP (600 mil)	D
----------------------	---
- 2V data retention **L**
(Available in 45ns, CMOS decoder version only)

MARKING

PIN ASSIGNMENT (Top View)

32-Pin DIP (K-1)



SRAM MODULE

GENERAL DESCRIPTION


The MT4S1288 is a high-speed SRAM memory module containing 131,072 words organized in a x8-bit configuration. The module consists of four 32K x 8 fast static RAMs and a single decoder mounted on a 32-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

The decoder interprets the higher order address bits (A15 and A16) to select one of the four fast static RAMs. Data is written into the SRAM memory when both write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are LOW. Reading is accomplished when \overline{WE} remains HIGH, and \overline{CE} and output

enable (\overline{OE}) are LOW. \overline{CE} sets the output in a high impedance state for additional system design flexibility, and memory expansion may be achieved through use of the \overline{OE} and \overline{CE} functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



U1-U4 = MT5C2568DJ

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

SRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V _{CC} +1	V	
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	A0-A14, WE, OE	-20	20	20	μA	
		A15, A16, CE		600	1.0	μA	
Input/Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	DQ1-DQ8 I _{LO}	-20	20	20	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4			V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}	0.4	0.4	0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Operating Current: TTL Input Levels	CE ≤ V _{IL} ; V _{CC} = MAX; f = MAX = 1/τ _{RC} , Outputs Open	I _{CC}		190	180	mA	3
Standby Current: TTL Input Levels	CE ≥ V _{IH} , V _{CC} = MAX f = MAX = 1/τ _{RC} , Outputs Open	I _{SB1}		120	100	mA	
Standby Current: CMOS Input Levels	CE ≥ V _{CC} - 0.2; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}		40	20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Input Capacitance: A0-A14 WE, & OE	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _{I1}		28	28	pF	4
Input Capacitance: A15, A16, & CE		C _{I2}		5	4.5	pF	4
Input/Output Capacitance: DQ1-DQ8		C _{IO}		28	28	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	30		35		45		ns	
Address access time	t _{AA}		30		35		45	ns	
Chip Enable access time	t _{ACE}		30		35		45	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t _{LZCE}	5		5		5		ns	7
Chip Enable to output in High-Z	t _{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	t _{PU}	0		0		0		ns	
Chip Enable HIGH to power-down time	t _{PD}		30		35		45	ns	
Output Enable access time	t _{AOE}		10		12		15	ns	
Output Enable LOW to output in Low-Z	t _{LZOE}	0		0		0		ns	
Output Enable HIGH to output in High-Z	t _{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t _{WC}	25		30		35		ns	
Chip Enable to end of write	t _{CW}	25		30		30		ns	
Address Valid to end of write	t _{AW}	18		20		25		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		ns	
Write pulse width	t _{WP}	25		25		30		ns	
Data setup time	t _{DS}	15		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write Enable LOW to output in Low-Z	t _{LZWE}	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t _{HZWE}		12		15		18	ns	6, 7

SRAM MODULE

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE, and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, ^tHZWE is less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All \overline{CE} s held in their active state.
10. Address valid prior to or coincident with latest occurring \overline{CE} .
11. The output will be in the High-Z state if \overline{OE} is High.
12. The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.

SRAM MODULE


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I _{CCDR}	V _{cc} = 2v		0.5	2	mA
	V _{cc} = 3v			1.5	3	mA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4, 10



LOW V_{CC} DATA-RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






SRAM MODULE

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



 DON'T CARE
 UNDEFINED

SRAM MODULE

SRAM MODULE

32K x 16 SRAM

FEATURES

- High speed: 30ns, 35ns and 45ns
- High-performance, low-power CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Upper and Lower Byte Select
- All inputs and outputs are TTL compatible

OPTIONS

- Timing

30ns access	-30
35ns access	-35
45ns access	-45
- Packages

40-pin DIP (600 mil)	D
----------------------	---
- 2V data retention


(Available in 45ns, CMOS decoder versions only)	L
---	---

MARKING

GENERAL DESCRIPTION

The MT2S3216 is a high-speed SRAM memory module containing 32,768 words organized in a x16-bit configuration. The module consists of two 32K x 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

Data is written into the SRAM memory when both write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are LOW. Reading occurs when \overline{WE} remains HIGH, and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{LB} and \overline{UB} control the lower and upper byte




SRAM MODULE

selection. \overline{CE} sets the output in a high impedance state for additional system design flexibility, and memory expansion may be achieved through use of the \overline{CE} functions.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	\overline{CE}	UB	LB	\overline{OE}	WE	A15	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	L	HIGH-Z	STANDBY
STANDBY	L	H	H	X	X	L	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	H	L	Q (1-16)	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	L	H	L	Q (1-8)	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	L	H	L	Q (9-16)	ACTIVE (x8)
READ: WORD	L	L	L	H	H	L	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	H	H	L	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	H	H	L	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	X	L	L	D (1-16)	ACTIVE (x16)
WRITE: LOWER BYTE	L	H	L	X	L	L	D (1-8)	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	H	X	L	L	D (9-16)	ACTIVE (x8)

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Input High (Logic 1) Voltage	A0-A14, \overline{WE} , \overline{OE}	V _{IH}	2.2	V _{CC} +1	V _{CC} +1	V	
	A15, \overline{CE} , \overline{UB} , \overline{LB}	V _{IH}	2.0	V _{CC} +1	V _{CC} +1	V	
Input Low (Logic 0) Voltage	A0-A14, \overline{WE} , \overline{OE}	V _{IL}	-0.5	0.8	0.8	V	1, 2
	A15, \overline{CE} , \overline{UB} , \overline{LB}	V _{IL}	-0.5	0.8	0.9	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	A0-A14, \overline{WE} , \overline{OE}	I _{LI}	-10	10	10	μA
		A15, \overline{CE}			1200	2.0	μA
		\overline{UB} , \overline{LB}			600	1.0	μA
Input/Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	DQ1-DQ16 I _{LO}	-5	5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4			V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$; V _{CC} = MAX f = MAX = 1/τ _{RC} , Outputs Open	I _{CC}		210	200	mA	3
				140	130		
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$; V _{CC} = MAX f = MAX = 1/τ _{RC} , Outputs Open	I _{SB1}		70	50	mA	
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2$; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}		35	15	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Input Capacitance: A0-A14, \overline{WE} , \overline{OE}	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _{I1}		14	14	pF	4
Input Capacitance: A15, \overline{CE}		C _{I2}		10	9	pF	4
Input Capacitance: \overline{UB} , \overline{LB}		C _{I3}		5	4.5	pF	4
Input/Output Capacitance: DQ		C _{IO}		7	7	pF	4

SRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

SRAM MODULE

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	30		35		45		ns	
Address access time	t _{AA}		30		35		45	ns	
Chip Enable access time	t _{ACE}		30		35		45	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t _{LZCE}	5		5		5		ns	7
Chip Enable to output in High-Z	t _{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	t _{PU}	0		0		0		ns	
Chip Enable HIGH to power-down time	t _{PD}		30		35		45	ns	
Output Enable access time	t _{AOE}		10		12		15	ns	
Output Enable LOW to output in Low-Z	t _{LZOE}	0		0		0		ns	
Output Enable HIGH to output in High-Z	t _{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t _{WC}	25		30		35		ns	
Chip Enable to end of write	t _{CW}	25		30		30		ns	
Address valid to end of write	t _{AW}	18		20		25		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		ns	
WRITE command pulse width	t _{WP}	25		25		30		ns	
Data setup time	t _{DS}	15		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write Enable LOW to output in Low-Z	t _{LZWE}	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t _{HZWE}		12		15		18	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to V_{SS} (GND).
- 3.0V for pulse width < 20ns.
- I_{CC} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, ^tHZWE is less than ^tLZWE.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- The output will be in the High-Z state if \overline{OE} is High.
- The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I _{CCDR}	V _{CC} = 2v	0.3	1.0	mA	
	V _{CC} = 3v		0.8	1.6	mA		
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4

LOW V_{CC} DATA-RETENTION WAVEFORM






SRAM MODULE

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10





 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



SRAM MODULE

SRAM MODULE

64K x 16 SRAM

FEATURES

- High speed: 30ns, 35ns and 45ns
- High-performance, low-power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Upper and Lower Byte Select
- All inputs and outputs are TTL compatible

OPTIONS


- Timing
 - 30ns access
 - 35ns access
 - 45ns access
- Packages
 - 40-pin DIP (600 mil)

MARKING

- 30ns access -30
- 35ns access -35
- 45ns access -45
- Packages
 - 40-pin DIP (600 mil) D
- 2V data retention L
(Available in the 45ns, CMOS decoder version only)

PIN ASSIGNMENT (Top View)

40-Pin DIP (K-3)



SRAM MODULE

GENERAL DESCRIPTION


The MT4S6416 is a high-speed SRAM memory module containing 65,536 words organized in a $\times 16$ -bit configuration. The module consists of four 32K \times 8 fast static RAMs and a single decoder mounted on a 40-pin DIP, double-sided FR4 printed circuit board. Depending upon the speed of the module, the decoder will be either TTL (30ns and 35ns) or CMOS (45ns).

The decoder interprets the higher order address bit (A15) to select two of the four fast static RAMs. Data is written into the SRAM memory when both write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are LOW. Reading occurs when \overline{WE} remains HIGH, and \overline{CE} and output enable (\overline{OE}) are LOW.

\overline{LB} and \overline{UB} control the lower and upper byte selection. \overline{CE} sets the output in a high-impedance state for additional system design flexibility, and memory expansion may be achieved through use of the \overline{OE} function.

The Micron SRAM family uses high-speed, low-power CMOS designs featuring a four-transistor memory cell and double-layer metal, double-layer polysilicon technology. All module components can be powered from a single +5V DC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



SRAM MODULE

TRUTH TABLE

MODE	\overline{CE}	\overline{UB}	\overline{LB}	\overline{OE}	\overline{WE}	DQ OPERATION	POWER
STANDBY	H	X	X	X	X	HIGH-Z	STANDBY
STANDBY	L	H	H	X	X	HIGH-Z	STANDBY
READ: WORD	L	L	L	L	H	Q (1-16)	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	L	H	Q (1-8)	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	L	H	Q (9-16)	ACTIVE (x8)
READ: WORD	L	L	L	H	H	HIGH-Z	ACTIVE (x16)
READ: LOWER BYTE	L	H	L	H	H	HIGH-Z	ACTIVE (x8)
READ: UPPER BYTE	L	L	H	H	H	HIGH-Z	ACTIVE (x8)
WRITE: WORD	L	L	L	X	L	D (1-16)	ACTIVE (x16)
WRITE: LOWER BYTE	L	H	L	X	L	D (1-8)	ACTIVE (x8)
WRITE: UPPER BYTE	L	L	H	X	L	D (9-16)	ACTIVE (x8)

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 4W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES	
				-30, -35	-45			
Input High (Logic 1) Voltage	A0-A14, \overline{WE} , \overline{OE}	V _{IH}	2.2	V _{CC} +1	V _{CC} +1	V		
	A15, \overline{CE} , \overline{UB} , \overline{LB}	V _{IH}	2.0	V _{CC} +1	V _{CC} +1	V		
Input Low (Logic 0) Voltage	A0-A14, \overline{WE} , \overline{OE}	V _{IL}	-0.5	0.8	0.8	V	1, 2	
	A15, \overline{CE} , \overline{UB} , \overline{LB}	V _{IL}	-0.5	0.8	1.3	V	1, 2	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	A0-A14	I _{L1}	-40	40	40	μA	
		A15, \overline{CE}			1200	1.0	μA	
		\overline{UB} , \overline{LB}			600	1.0	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-20	20	20	μA		
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4			V	1	
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	0.4	V	1	

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$, V _{CC} = MAX f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}		210	250	mA	3
				(x16)	105		
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$, V _{CC} = MAX f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}		120	100	mA	
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}		40	20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX		UNITS	NOTES
				-30, -35	-45		
Input Capacitance: A0-A14, \overline{WE} , \overline{OE}	T _A = 25°C; f = 1MHz V _{CC} =5V	C _{I1}		32	16	pF	4
Input Capacitance: A15, \overline{CE}		C _{I2}		10	9	pF	4
Input Capacitance: \overline{UB} , \overline{LB}		C _{I3}		5	4.5	pF	4
Input/Output Capacitance: DQ		C _{I0}		16	16	pF	4

SRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	30		35		45		ns	
Address access time	t_{AA}		30		35		45	ns	
Chip Enable access time	t_{ACE}		30		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t_{LZCE}	5		5		5		ns	7
Chip Enable to output in High-Z	t_{HZCE}		20		20		25	ns	6, 7
Chip Enable LOW to power-up time	t_{PU}	0		0		0		ns	
Chip Enable HIGH to power-down time	t_{PD}		30		35		45	ns	
Output Enable access time	t_{AOE}		20		20		25	ns	
Output Enable LOW to output in Low-Z	t_{LZOE}	0		0		0		ns	
Output Enable HIGH to output in High-Z	t_{HZOE}		20		20		30	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	30		35		45		ns	
Chip Enable to end of write	t_{CW}	25		30		30		ns	
Address valid to end of write	t_{AW}	25		25		30		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	2		2		2		ns	
Write command pulse width	t_{WP}	25		25		30		ns	
Data setup time	t_{DS}	15		15		18		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Enable LOW to output in Low-Z	t_{LZWE}	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t_{HZWE}		20		15		15	ns	6, 7

SRAM MODULE

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE and ^tHZWE are less than ^tLZCE and ^tLZWE respectively.
- \overline{WE} is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- The output will be in the High-Z state if \overline{OE} is High.
- The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			V _{DR}	2		—	V	
Data Retention Current	CE ≥ (V _{CC} - 0.2V) VIN ≥ (V _{CC} - 0.2V) or ≤ 0.2V	V _{CC} = 2v			0.5	2	mA	
		V _{CC} = 3v			1.5	3	mA	
Chip Deselect to Data Retention Time			^t CDR	0		—	ns	4
Operation Recovery Time			^t R	^t RC			ns	4


LOW Vcc DATA-RETENTION WAVEFORM





READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 **DON'T CARE**
 **UNDEFINED**

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



SRAM MODULE

SRAM MODULE

16K x 32 SRAM

FEATURES

- High speed: 15ns, 20ns, 25ns, 30ns, 35ns and 45ns
- High-performance, low-power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} and \overline{OE} functions
- Low profile (.50 inches MAX height)
- All inputs and outputs are TTL compatible
- Industry standard pinout
- Pin compatible with 64K x 32, 128K x 32 and 256K x 32 modules

OPTIONS

- Timing
 - 15ns access
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access
- Packages
 - 64-pin ZIP
- 2V data retention


MARKING

-15
-20
-25
-30
-35
-45

Z
L

PIN ASSIGNMENT (Top View)

64-Pin ZIP (J-1)



GENERAL DESCRIPTION

The MT8S1632 is a high-speed SRAM memory module containing 16,384 words organized in a x32-bit configuration. The module consists of eight 16K x 4 fast static RAMs mounted on a 64-pin ZIP, double-sided, FR4 printed circuit board.


Data is written into to the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} can set the output in a high-impedance state for additional flexibility in system design, and memory expansion is accomplished by use of the \overline{OE} function.

PD0 and PD1 identify the module's density, allowing interchangeable use of alternate-density, industry standard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$), are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

SRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT5C6405DJ

PRESENCE DETECT

PD0 = Vss

PD1 = No Connect

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-40	40	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

SRAM MODULE

DESCRIPTION	CONDITIONS	SYMBOL	MAX				UNITS	NOTES
			-15	-20	-25	-30, -35, -45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}, V_{CC} = MAX$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	1040	960	880	800	mA	3
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}, V_{CC} = MAX$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	400	320	240	240	mA	
Power Supply Current: Standby	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = MAX$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	40	40	40	40	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Ao-A13, \overline{WE} , \overline{CE} , \overline{OE}	T _A = 25°C; f = 1MHz	C _i		70	pF	4
Input/Output Capacitance: DQ1-DQ32	V _{CC} = 5V	C _{i/o}		15	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

SRAM MODULE

DESCRIPTION	SYM	-15		-20		-25		-30		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle															
READ cycle time	t _{RC}	15		20		25		30		35		45		ns	
Address access time	t _{AA}		15		20		25		30		35		45	ns	
Chip Enable access time	t _{ACE}		12		15		20		25		30		40	ns	
Output hold from address change	t _{OH}	3		3		3		3		3		3		ns	
Chip Enable LOW to output in Low-Z	t _{LZCE}	3		5		5		5		5		5		ns	7
Chip Enable to output in High-Z	t _{HZCE}		7		10		10		15		20		20	ns	6, 7
Chip Enable LOW to power-up time	t _{PU}	0		0		0		0		0		0		ns	
Chip Enable HIGH to power-down time	t _{PD}		15		20		25		30		35		45	ns	
Output Enable access time	t _{AOE}		7		9		10		15		20		20	ns	
Output Enable LOW to output in Low-Z	t _{LZOE}	0		0		0		0		0		0		ns	
Output Enable HIGH to output in High-Z	t _{HZOE}		6		10		10		15		20		20	ns	6
WRITE Cycle															
WRITE cycle time	t _{WC}	15		20		25		30		35		45		ns	
Chip Enable to end of write	t _{CW}	12		15		20		25		25		30		ns	
Address valid to end of write	t _{AW}	12		15		20		25		25		30		ns	
Address setup time	t _{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		0		ns	
Write command pulse width	t _{WP}	12		15		20		25		25		30		ns	
Data setup time	t _{DS}	8		10		10		15		15		20		ns	
Data hold time	t _{DH}	0		0		0		0		0		0		ns	
Write Enable LOW to output in Low-Z	t _{LZWE}	2		2		2		2		2		2		ns	7
Write Enable HIGH to output in High-Z	t _{HZWE}		6		8		10		12		15		20	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if \overline{OE} is High.
12. The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.


DATA RETENTION ELECTRICAL CHARACTERISTICS (-L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2	—	V		
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	I _{CCDR}			0.8	4	mA
	V _{CC} = 2v				2.8	6	
Chip Deselect to Data Retention Time		^t C _{DR}	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4


LOW V_{CC} DATA-RETENTION WAVEFORM





READ CYCLE NO. 1 ^{8, 9}




READ CYCLE NO. 2 ^{7, 8, 10}




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) 11, 12



WRITE CYCLE NO. 2
(Chip Enable Controlled) 11, 12



 DON'T CARE
 UNDEFINED

SRAM MODULE

64K x 32 SRAM

FEATURES

- Industry compatible pinout
- High speed: 20ns, 25ns, 30ns, 35ns and 45ns
- High-performance, low-power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Low profile (.50 inches MAX height)
- All inputs and outputs are TTL compatible

OPTIONS


- Timing
 - 20ns access
 - 25ns access
 - 30ns access
 - 35ns access
 - 45ns access
- Packages
 - 64-pin ZIP
- 2V data retention

MARKING

- 20
- 25
- 30
- 35
- 45
- Z
- L

PIN ASSIGNMENT (Top View)

64-Pin ZIP (J-1)



SRAM MODULE

GENERAL DESCRIPTION

The MT8S6432 is a high-speed SRAM memory module containing 65,536 words organized in a x32-bit configuration. The module consists of eight 64K x 4 fast static RAMs mounted on a 64-pin ZIP, double-sided, FR4 printed circuit board.


Data is written into to the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} can set the output in a high-impedance state for additional flexibility in system design, and memory expansion is accomplished by use of the \overline{OE} function.

PD0 and PD1 identify the module's density allowing inter-

changeable use of alternate density, industry-standard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT5C2565DJ

PRESENCE DETECT

PD0 = No Connect

PD1 = Vss

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

SRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature	-55°C to +150°C
Power Dissipation	8W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-40	40	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

SRAM MODULE

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-20	-25, -30	-35, -45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}$, V _{CC} = MAX f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	840	760	720	mA	3
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}$, V _{CC} = MAX f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	240	200	200	mA	
Power Supply Current: Standby	$\overline{CE} \geq V_{CC} - 0.2$, V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2, f = 0	I _{SB2}	40	40	56	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Ao-A13, \overline{WE} , \overline{CE} , \overline{OE}	T _A = 25°C; f = 1MHz	C _I		72	pF	4
Input/Output Capacitance: DQ1-DQ32	V _{CC} = 5V	C _{I/O}		15	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

SRAM MODULE

DESCRIPTION	SYM	-20		-25		-30		-40		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle													
READ cycle time	t _{RC}	20		25		30		35		45		ns	
Address access time	t _{AA}		20		25		30		35		45	ns	
Chip Enable access time	t _{ACE}		20		25		30		35		45	ns	
Output hold from address change	t _{OH}	3		5		5		5		5		ns	
Chip Enable LOW to output in Low-Z	t _{LZCE}	6		6		6		6		6		ns	7
Chip Enable to output in High-Z	t _{HZCE}		9		9		12		15		18	ns	6, 7
Chip Enable LOW to power-up time	t _{PU}	0		0		0		0		0		ns	
Chip Enable HIGH to power-down time	t _{PD}		20		25		30		35		45	ns	
Output Enable access time	t _{AOE}		8		8		10		12		15	ns	
Output Enable LOW to output in Low-Z	t _{LZOE}	2		2		2		2		2		ns	
Output Enable HIGH to output in High-Z	t _{HZOE}		7		7		10		12		15	ns	6
WRITE Cycle													
WRITE cycle time	t _{WC}	20		20		25		30		35		ns	
Chip Enable to end of write	t _{CW}	15		15		18		20		25		ns	
Address valid to end of write	t _{AW}	15		15		18		20		25		ns	
Address setup time	t _{AS}	0		0		0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		ns	
Write pulse width	t _{WP}	15		15		18		20		25		ns	
Data setup time	t _{DS}	10		10		12		15		20		ns	
Data hold time	t _{DH}	0		0		0		0		0		ns	
Write Enable LOW to output in Low-Z	t _{LZWE}	5		5		5		5		5		ns	7
Write Enable HIGH to output in High-Z	t _{HZWE}	0	10	0	10	0	10	0	12	0	15	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE and ^tHZOE are less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if \overline{OE} is High.
12. The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.

DATA RETENTION ELECTRICAL CHARACTERISTICS (-L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}	0.8	4	mA	
		V _{CC} = 3V		3	6	mA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4

LOW Vcc DATA-RETENTION WAVEFORM






SRAM MODULE

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



 DON'T CARE
 UNDEFINED

SRAM MODULE

SRAM MODULE

128K x 32 SRAM

FEATURES

- Industry compatible pinout
- High speed: 25ns, 35ns and 45ns
- High-density 512KB design
- High-performance, low-power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Low profile (.600 inches MAX height)
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - 64-pin ZIP
- Optional, 2V data retention

MARKING


-25
-35
-45

Z

L

PIN ASSIGNMENT (Top View)

64-Pin ZIP (J-2)



SRAM MODULE

GENERAL DESCRIPTION

The MT4S12832 is a high-speed SRAM memory module containing 131,072 words organized in a x32-bit configuration. The module consists of four 128K x 8 fast static RAMs mounted on a 64-pin ZIP, double-sided, FR4 printed circuit board.


Data is written into the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} can set the output in a high-impedance state for additional flexibility in system design. Memory expansion is accomplished by use of the \overline{OE} function.

PD0 and PD1 identify the module's density allowing inter-

changeable use of alternate density, industry-standard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



U1-U4 = MT5C1008

PRESENCE DETECT
PD0 = No Connect
PD1 = No Connect

SRAM MODULE

TRUTH TABLE

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation 4W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-20	20	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-20	20	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

SRAM MODULE

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-25	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}, V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{CC}	480	480	480	mA	3
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}, V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} , Outputs Open	I _{SB1}	100	100	100	mA	
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2, V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} +0.2, V _{IH} ≥ V _{CC} -0.2, f = 0	I _{SB2}	28	28	28	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Ao-A13, WE, OE	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _i		32	pF	4
Input/Output Capacitance: DQ1-DQ32		C _{i/o}		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t _{RC}	25		35		45		ns	
Address access time	t _{AA}		25		35		45	ns	
Chip Enable access time	t _{ACE}		25		35		45	ns	
Output hold from address change	t _{OH}	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t _{LZCE}	5		5		5		ns	7
Chip Enable to output in High-Z	t _{HZCE}		10		15		18	ns	6, 7
Chip Enable LOW to power-up time	t _{PU}	0		0		0		ns	
Chip Enable HIGH to power-down time	t _{PD}		25		35		45	ns	
Output Enable access time	t _{AOE}		8		12		15	ns	
Output Enable LOW to output in Low-Z	t _{LZOE}	0		0		0		ns	
Output Enable HIGH to output in High-Z	t _{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t _{WC}	25		35		45		ns	
Chip Enable to end of write	t _{CW}	15		20		25		ns	
Address valid to end of write	t _{AW}	15		20		25		ns	
Address setup time	t _{AS}	0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		ns	
Write command pulse width	t _{WP}	15		20		25		ns	
Data setup time	t _{DS}	10		15		20		ns	
Data hold time	t _{DH}	0		0		0		ns	
Write Enable LOW to output in Low-Z	t _{LZWE}	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t _{HZWE}		10		15		18	ns	6, 7

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE, ^tHZOE and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE and ^tHZOE are less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if \overline{OE} is High.
12. The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.

SRAM MODULE


DATA RETENTION ELECTRICAL CHARACTERISTICS (-L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2V	I _{CCDR}	0.4	2	mA	
		V _{CC} = 3V		1.4	3	mA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4


LOW V_{CC} DATA-RETENTION WAVEFORM





READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10




 **DON'T CARE**
 **UNDEFINED**

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



 DON'T CARE
 UNDEFINED

SRAM MODULE

256K x 32 SRAM

FEATURES

- Industry compatible pinout
- High speed: 25ns, 35ns and 45ns
- High-density 1MB design
- High-performance, low-power, CMOS process
- Single +5V ($\pm 10\%$) power supply
- Easy memory expansion with \overline{CE} function
- Low profile (.600 inches MAX height)
- All inputs and outputs are TTL compatible

OPTIONS

- Timing
 - 25ns access
 - 35ns access
 - 45ns access
- Packages
 - 64-pin ZIP
- Optional, 2V data retention

MARKING

- 25
- 35
- 45
- Z
- L

GENERAL DESCRIPTION


The MT8S25632 is a high-speed SRAM memory module containing 262,144 words organized in a x32-bit configuration. The module consists of eight 256K x 4 fast static RAMs mounted on a 64-pin ZIP, double-sided, FR4 printed circuit board.

Data is written into the SRAM memory when write enable (\overline{WE}) and chip enable (\overline{CE}) inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} and output enable (\overline{OE}) are LOW. \overline{CE} can set the output in a high impedance state for additional flexibility in system design, and memory expansion is accomplished by use of the \overline{OE} and \overline{CE} functions.

PD0 and PD1 identify the module's density allowing inter-

PIN ASSIGNMENT (Top View)

64-Pin ZIP (J-3)




SRAM MODULE

changeable use of alternate density, industry-standard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$) are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5VDC supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT5C1005

PRESENCE DETECT
 PDO = V_{ss}
 PD1 = V_{ss}

TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	WE	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1.0V to +7.0V
 Storage Temperature-55°C to +150°C
 Power Dissipation8W
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-5	5	μA	
Input/Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	DQ1-DQ32 I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNITS	NOTES
			-25	-35	-45		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} ; Outputs Open	I _{CC}	960	960	960	mA	3
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/ t _{RC} ; Outputs Open	I _{SB1}	200	200	200	mA	
Standby Current: CMOS Input Levels	$\overline{CE} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}	56	56	56	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance; A0-A17, \overline{WE} , \overline{OE}	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _{I1}		64	pF	4
Input Capacitance; $\overline{CE}1-\overline{CE}4$		C _{I2}		16	pF	4
Input/Output Capacitance: DQ1-DQ32		C _{I/O}		8	pF	4

SRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYM	-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	t_{RC}	25		35		45		ns	
Address access time	t_{AA}		25		35		45	ns	
Chip Enable access time	t_{ACE}		25		35		45	ns	
Output hold from address change	t_{OH}	5		5		5		ns	
Chip Enable LOW to output in Low-Z	t_{LZCE}	5		5		5		ns	7
Chip Enable to output in High-Z	t_{HZCE}		10		15		18	ns	6, 7
Chip Enable LOW to power-up time	t_{PU}	0		0		0		ns	
Chip Enable HIGH to power-down time	t_{PD}		25		35		45	ns	
Output Enable access time	t_{AOE}		8		12		15	ns	
Output Enable LOW to output in Low-Z	t_{LZOE}	0		0		0		ns	
Output Enable HIGH to output in High-Z	t_{HZOE}		10		12		15	ns	6
WRITE Cycle									
WRITE cycle time	t_{WC}	25		35		45		ns	
Chip Enable to end of write	t_{CW}	15		20		25		ns	
Address valid to end of write	t_{AW}	15		20		25		ns	
Address setup time	t_{AS}	0		0		0		ns	
Address hold from end of write	t_{AH}	0		0		0		ns	
Write pulse width	t_{WP}	15		20		25		ns	
Data setup time	t_{DS}	10		15		20		ns	
Data hold time	t_{DH}	0		0		0		ns	
Write Enable LOW to output in Low-Z	t_{LZWE}	0		0		0		ns	7
Write Enable HIGH to output in High-Z	t_{HZWE}		10		15		18	ns	6, 7

SRAM MODULE

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. ^tHZCE and ^tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.
7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.
8. \overline{WE} is HIGH for READ cycle.
9. Device is continuously selected. All chip enables held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. The output will be in the High-Z state if \overline{OE} is High.
12. The first falling edge of either \overline{CE} or \overline{WE} will initiate a WRITE cycle, and the first rising edge of either \overline{CE} or \overline{WE} will terminate a WRITE cycle.

DATA RETENTION ELECTRICAL CHARACTERISTICS (-L Version Only)


DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V _{CC} = 2v	I _{CCDR}	0.8	4	mA	
		V _{CC} = 3v		2.8	6	mA	
Chip Deselect to Data Retention Time		^t CDR	0		—	ns	4
Operation Recovery Time		^t R	^t RC			ns	4

LOW V_{CC} DATA-RETENTION WAVEFORM






SRAM MODULE

READ CYCLE NO. 1 8, 9




READ CYCLE NO. 2 7, 8, 10






 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled) ^{11, 12}



WRITE CYCLE NO. 2
(Chip Enable Controlled) ^{11, 12}



 DON'T CARE
 UNDEFINED

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

CACHE DATA SRAM PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Access Time (ns)	Package		Process	Page
				PLCC	PQFP		
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select CE, OE Address Latch (A0 - A11)	MT56C0816	20, 25, 35	52	52	CMOS	7-1
Dual 4K x 16 or Single 8K x 16	Mode, Byte Select CE, OE Address Latch (A0 - A12)	MT56C3816	20, 25, 35	52	52	CMOS	7-11
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select CE, OE Address Latch (A0 - A11)	MT56C0818	20, 25, 35	52	52	CMOS	7-21
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select CE, OE Synchronous Write Enable	MT56C2818	24, 28	52	52	CMOS	7-31
Dual 4K x 18 or Single 8K x 18	Mode, Byte Select CE, OE Address Latch (A0 - A12)	MT56C3818	20, 25, 35	52	52	CMOS	7-41

CACHE DATA STATIC RAM

DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers

OPTIONS

- Timing
 - 20ns access (40 MHz)
 - 25ns access (33 MHz)
 - 35ns access (25 MHz)

- Packages
 - 52-pin PLCC
 - 52-pin PQFP

MARKING

-20
-25
-35

EJ
LG


GENERAL DESCRIPTION

The MT56C0816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{COEA} and \overline{COEB}) and write enable (\overline{CWEA} and \overline{CWEB}) signals.



CACHE DATA SRAM

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable. Alternately \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.


Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable. Alternately \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM


DUAL 4K x 16
(TWO-WAY SET ASSOCIATIVE)

CACHE DATA SRAM



FUNCTIONAL BLOCK DIAGRAM

8K x 16
(DIRECT MAP)



CACHE DATA SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 16 configuration. It is not used in the dual 4K x 16 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 16 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 are enabled.
45	\overline{CE}	Input	Chip Enable: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	\overline{COEA} , \overline{COEB}	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the DIRECT mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the output.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	Write Enable: In the dual configuration the signal that is LOW enables a data WRITE to the addressed memory location. In the DIRECT mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V ± 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	\overline{CE}	$\overline{CS0}$	$\overline{CS1}$	\overline{COEA}	\overline{COEB}	\overline{CWEA}	\overline{CWEB}
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1 - DQ8 bank A	L	L	H	L	H	H	H
READ DQ1 - DQ8 bank B	L	L	H	H	L	H	H
READ DQ9 - DQ16 bank A	L	H	L	L	H	H	H
READ DQ9 - DQ16 bank B	L	H	L	H	L	H	H
READ DQ1 - DQ16 bank A	L	L	L	L	H	H	H
READ DQ1 - DQ16 bank B	L	L	L	H	L	H	H
WRITE DQ1 - DQ8 bank A	L	L	H	X	X	L	H
WRITE DQ1 - DQ8 bank B	L	L	H	X	X	H	L
WRITE DQ9 - DQ16 bank A	L	H	L	X	X	L	H
WRITE DQ9 - DQ16 bank B	L	H	L	X	X	H	L
WRITE DQ1 - DQ16 bank A	L	L	L	X	X	L	H
WRITE DQ1 - DQ16 bank B	L	L	L	X	X	H	L
WRITE DQ1 - DQ8 bank A & B	L	L	H	X	X	L	L
WRITE DQ9 - DQ16 bank A & B	L	H	L	X	X	L	L
WRITE DQ1 - DQ16 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

TRUTH TABLE

8K x 16 (MODE PIN = LOW)

OPERATION	\overline{CE}	$\overline{CS0}$	$\overline{CS1}$	\overline{COEA}	\overline{COEB}	\overline{CWEA}	\overline{CWEB}
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1 - DQ8	L	L	H	L	L	H	H
READ DQ9 - DQ16	L	H	L	L	L	H	H
READ DQ1 - DQ16	L	L	L	L	L	H	H
WRITE DQ1 - DQ8	L	L	H	X	X	L	L
WRITE DQ9 - DQ16	L	H	L	X	X	L	L
WRITE DQ1 - DQ16	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

\overline{COEA} and \overline{COEB} must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly \overline{CWEA} and \overline{CWEB} must both be LOW to enable a WRITE cycle. Either \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the WRITE function.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation (PLCC) 1.2W
 Power Dissipation (PQFP) 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	Vcc+0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to Vcc	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to Vcc Output(s) Disabled	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to Vcc	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to Vcc	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	C _{S0} = C _{S1} ≥ Vcc - 0.2V Vcc = MAX V _{IL} ≤ Vss + 0.2V V _{IH} ≥ Vcc - 0.2V	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz	C _{IN}		6	pF	3
Output Capacitance	Vcc = 5V	C _{I/O}		6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ _{JA}		100	°C/W	
Thermal resistance - Junction to Case		θ _{JC}		45	°C/W	
Maximum Case Temperature		T _C		110	°C	

CACHE DATA SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	¹ RC	20		25		35		ns	4, 5
Address access time (A0-A11)	¹ AA		20		25		35	ns	
A12 address access time	¹ A12A		15		17		25	ns	
Chip Enable access time	¹ ACE		20		20		25	ns	
Chip Select access time	¹ ACS		20		25		35	ns	
Output Enable access time	¹ AOE		8		10		13	ns	
Output hold from address change	¹ OH	3		3		3		ns	
Chip Select to output Low-Z	¹ LZCS	3		3		3		ns	
Output Enable to output Low-Z	¹ LZOE	2		2		2		ns	
Chip deselect to output High-Z	¹ HZCS		15		15		25	ns	6
Output disable to output High-Z	¹ HZOE		10		10		14	ns	6
Address latch enable pulse width	¹ CALEN	8		8		10		ns	
Address setup to latch LOW	¹ ASL	4		4		6		ns	
Address hold from latch LOW	¹ AHL	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	¹ WC	20		25		35		ns	
Address valid to end of write	¹ AW	15		18		25		ns	
A12 address valid to end of write	¹ A12W	15		18		25		ns	
Chip Select to end of write	¹ CW	15		18		25		ns	
Data valid to end of write	¹ DW	10		10		10		ns	
Data hold from end of write	¹ DH	0		0		0		ns	
Write Enable output in High-Z	¹ HZWE		12		15		15	ns	6
Write disable to output in Low-Z	¹ LZWE	3		3		3		ns	
Write pulse width	¹ WP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	¹ CP	15		18		25		ns	
Address setup time	¹ AS	0		0		0		ns	
Write recovery time	¹ WR	0		0		0		ns	
Address latch enable pulse width	¹ CALEN	8		8		10		ns	
Address setup to latch LOW	¹ ASL	4		4		6		ns	
Address hold from latch LOW	¹ AHL	5		5		5		ns	

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. C_{WE} is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. ¹HZCS, ¹HZOE, and ¹HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

READ CYCLE NO. 1

(Address Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$





READ CYCLE NO. 2


(CALEN Controlled)

$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$




 DON'T CARE
 UNDEFINED


READ CYCLE NO. 3
 $CWEA = CWEB = V_{IH}$





WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



 DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAM

DUAL 4K x 16 SRAM, SINGLE 8K x 16 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 16 SRAMs with common addresses and data; also configurable as a single 8K x 16 SRAM
- Built-in input address latches (A0-A12)
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers

OPTIONS

- Timing
 - 20ns access (40 MHz)
 - 25ns access (33 MHz)
 - 35ns access (25 MHz)

- Packages
 - 52-pin PLCC
 - 52-pin PQFP

MARKING

- 20
- 25
- 35
- EJ
- LG


GENERAL DESCRIPTION

The MT56C3816 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C3816 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE MODE. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 16-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 16-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{COEA} and \overline{COEB}) and write enable (\overline{CWEA} and \overline{CWEB}) signals.



CACHE DATA SRAM

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3816 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.


FUNCTIONAL BLOCK DIAGRAM

DUAL 4K x 16
(TWO-WAY SET ASSOCIATIVE)



FUNCTIONAL BLOCK DIAGRAM

8K x 16
(DIRECT MAP)



CACHE DATA SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 16 configuration. It is not used in the dual 4K x 16 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 16 configuration. When the pin is tied LOW, the device is configured as an 8K x 16 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 are enabled.
45	\overline{CE}	Input	Chip Enable: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	\overline{COEA} , \overline{COEB}	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the DIRECT mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	WRITE ENABLE: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the DIRECT mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16, 17, 18, 19, 35, 36, 37, 38, 40, 41, 42, 43	DQ1-DQ16	Input/Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V \pm 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K x 16 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1 - DQ8 bank A	L	L	H	L	H	H	H
READ DQ1 - DQ8 bank B	L	L	H	H	L	H	H
READ DQ9 - DQ16 bank A	L	H	L	L	H	H	H
READ DQ9 - DQ16 bank B	L	H	L	H	L	H	H
READ DQ1 - DQ16 bank A	L	L	L	L	H	H	H
READ DQ1 - DQ16 bank B	L	L	L	H	L	H	H
WRITE DQ1 - DQ8 bank A	L	L	H	X	X	L	H
WRITE DQ1 - DQ8 bank B	L	L	H	X	X	H	L
WRITE DQ9 - DQ16 bank A	L	H	L	X	X	L	H
WRITE DQ9 - DQ16 bank B	L	H	L	X	X	H	L
WRITE DQ1 - DQ16 bank A	L	L	L	X	X	L	H
WRITE DQ1 - DQ16 bank B	L	L	L	X	X	H	L
WRITE DQ1 - DQ8 bank A & B	L	L	H	X	X	L	L
WRITE DQ9 - DQ16 bank A & B	L	H	L	X	X	L	L
WRITE DQ1 - DQ16 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

TRUTH TABLE

8K x 16 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1 - DQ8	L	L	H	L	L	H	H
READ DQ9 - DQ16	L	H	L	L	L	H	H
READ DQ1 - DQ16	L	L	L	L	L	H	H
WRITE DQ1 - DQ8	L	L	H	X	X	L	L
WRITE DQ9 - DQ16	L	H	L	X	X	L	L
WRITE DQ1 - DQ16	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

\overline{COEA} and \overline{COEB} must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly \overline{CWEA} and \overline{CWEB} must both be LOW to enable a WRITE cycle. Either \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the WRITE function.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature	-55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	1.2W
Short Circuit Output Current	50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V _{CC}	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	V _{CC} +0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to V _{CC} Output(s) Disabled	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to V _{CC}	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to V _{CC}	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	C _{S0} = C _{ST} ≥ V _{CC} - 0.2V V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2V V _{IH} ≥ V _{CC} - 0.2V	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _{IN}		6	pF	3
Output Capacitance		C _{I/O}		6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ _{JA}		100	°C/W	
Thermal resistance - Junction to Case		θ _{JC}		45	°C/W	
Maximum Case Temperature		T _C		110	°C	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C; V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	^t RC	20		25		35		ns	4, 5
Address access time (A0-A12)	^t AA		20		25		35	ns	
Chip Enable access time	^t ACE		20		20		25	ns	
Chip Select access time	^t ACS		20		25		35	ns	
Output Enable access time	^t AOE		8		10		13	ns	
Output hold from address change	^t OH	3		3		3		ns	
Chip Select to output Low-Z	^t LZCS	3		3		3		ns	
Output Enable to output Low-Z	^t LZOE	2		2		2		ns	
Chip deselect to output High-Z	^t HZCS		15		15		25	ns	6
Output disable to output High-Z	^t HZOE		10		10		14	ns	6
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	^t WC	20		25		35		ns	
Address valid to end of write	^t AW	15		18		25		ns	
Chip Select to end of write	^t CW	15		18		25		ns	
Data valid to end of write	^t DW	10		10		10		ns	
Data hold from end of write	^t DH	0		0		0		ns	
Write Enable output in High-Z	^t HZWE		12		15		15	ns	6
Write disable to output in Low-Z	^t LZWE	3		3		3		ns	
Write pulse width	^t WP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	^t CP	15		18		25		ns	
Address setup time	^t AS	0		0		0		ns	
Write recovery time	^t WR	0		0		0		ns	
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. C_{WE} is HIGH for a READ cycle.

5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. ^tHZCS, ^tHZOE, and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

READ CYCLE NO. 1

(Address Controlled)



$\overline{CWEA} = \overline{CWEB} = V_{IH}$; \overline{COEA} and/or $\overline{COEB} = V_{IL}$




READ CYCLE NO. 2

(CALEN Controlled)


$\overline{CWEA} = \overline{CWEB} = V_{IH}$; \overline{COEA} and/or $\overline{COEB} = V_{IL}$




READ CYCLE NO. 3
 $\overline{CWEA} = \overline{CWEB} = V_{IH}$





WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



 DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAM

DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM

CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

OPTIONS

- Timing
 - 20ns access (40 MHz)
 - 25ns access (33 MHz)
 - 35ns access (25 MHz)

MARKING

- Packages
 - 52-pin PLCC
 - 52-pin PQFP

-20
-25
-35

EJ
LG

GENERAL DESCRIPTION

The MT56C0818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.


The MT56C0818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{COEA} and \overline{COEB}) and write enable (\overline{CWEA} and \overline{CWEB}) signals.

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-4)



In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.


FUNCTIONAL BLOCK DIAGRAM

DUAL 4K x 18
(TWO-WAY SET ASSOCIATIVE)



FUNCTIONAL BLOCK DIAGRAM

**8K x 18
(DIRECT MAP)**



CACHE DATA SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	\overline{CE}	Input	Chip Enable: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	\overline{COEA} , \overline{COEB}	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	Write Enable: In the dual configuration the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20,34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V \pm 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1 - DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1 - DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9 - DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9 - DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1 - DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1 - DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9 - DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9 - DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1 - DQ8, DQP1 bank A & B	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2 bank A & B	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

TRUTH TABLE

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1 - DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9 - DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1 - DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1 - DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

\overline{COEA} and \overline{COEB} must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly \overline{CWEA} and \overline{CWEB} must both be LOW to enable a WRITE cycle. Either \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the WRITE function.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1.0V to +7.0V
 Storage Temperature -55°C to +150°C
 Power Dissipation (PLCC) 1.2W
 Power Dissipation (PQFP) 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	Vcc+0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to Vcc	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to Vcc Output(s) Disabled	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to Vcc	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to Vcc	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	CS ₀ = CS ₁ ≥ Vcc - 0.2V Vcc = MAX V _{IL} ≤ Vss + 0.2V V _{IH} ≥ Vcc - 0.2V	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _{IN}		6	pF	3
Output Capacitance		C _{I/O}		6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ _{JA}		100	°C/W	
Thermal resistance - Junction to Case		θ _{JC}		45	°C/W	
Maximum Case Temperature		T _c		110	°C	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	^t RC	20		25		35		ns	4, 5
Address access time (A0-A11)	^t AA		20		25		35	ns	
A12 address access time	^t A12A		15		17		25	ns	
Chip Enable access time	^t ACE		20		20		25	ns	
Chip Select access time	^t ACS		20		25		35	ns	
Output Enable access time	^t AOE		8		10		13	ns	
Output hold from address change	^t OH	3		3		3		ns	
Chip Select to output Low-Z	^t LZCS	3		3		3		ns	
Output Enable to output Low-Z	^t LZOE	2		2		2		ns	
Chip deselect to output High-Z	^t HZCS		15		15		25	ns	6
Output disable to output High-Z	^t HZOE		10		10		14	ns	6
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	^t WC	20		25		35		ns	
Address valid to end of write	^t AW	15		18		25		ns	
A12 address valid to end of write	^t A12W	15		18		25		ns	
Chip Select to end of write	^t CW	15		18		25		ns	
Data valid to end of write	^t DW	10		10		10		ns	
Data hold from end of write	^t DH	0		0		0		ns	
Write enable output in High-Z	^t HZWE		12		15		15	ns	6
Write disable to output in Low-Z	^t LZWE	3		3		3		ns	
Write pulse width	^t WP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	^t CP	15		18		25		ns	
Address setup time	^t AS	0		0		0		ns	
Write recovery time	^t WR	0		0		0		ns	
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. ^tCWE is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. ^tHZCS, ^tHZOE, and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

READ CYCLE NO. 1

(Address Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$





READ CYCLE NO. 2


(CALEN Controlled)

$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$




 DON'T CARE
 UNDEFINED


READ CYCLE NO. 3
 $\overline{CWEA} = \overline{CWEB} = V_{IH}$





WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



 DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAM

DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Automatic WRITE cycle completion
- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Automatically controlled input address latches
- Built-in input data latches
- Separate upper and lower Byte Select
- Fast access times: 24ns and 28ns allow operation with 33MHz and 25MHz microprocessor systems
- Fast Output Enable: 8ns
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessor
- Directly compatible with the Intel 82485 cache controller

OPTIONS

- Timing
- 24ns access (33 MHz)
- 28ns access (25 MHz)

MARKING

-24
-28

Packages

- 52-pin PLCC
- 52-pin PQFP

EJ
LG

GENERAL DESCRIPTION

The MT56C2818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.


The MT56C2818 is a highly integrated cache data memory building block. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Strobe (\bar{S}) controls the on-chip address and data latches. During READ and WRITE cycles the address latch is always transparent except for the time period t_{ALO} following the rising edge of \bar{S} . The addresses are "locked out" during this time.

\bar{S} has no effect on the data latch during a READ cycle. During a WRITE cycle, data is latched on the rising edge of \bar{S} . The rising edge of \bar{S} also initiates the completion of the WRITE cycle.

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-4)



The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{COEA} and \overline{COEB}) and write enable (\overline{CWEA} and \overline{CWEB}) signals.

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations. Power consumption may be reduced by keeping either \overline{CE} inactive (HIGH), or $\overline{CS0}$ and $\overline{CS1}$ inactive (HIGH) as much as possible.

Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.


Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.

The MT56C2818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM


DUAL 4K x 18
(TWO-WAY SET ASSOCIATIVE)

CACHE DATA SRAM



FUNCTIONAL BLOCK DIAGRAM
(COEA = COEB; CWEA = CWEB)

8K x 18
(DIRECT MAP)



CACHE DATA SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: A0-A11 are always sampled (transparent latch) except for the time ¹ WAH and ¹ ALO following the rising edge of \overline{S} .
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	\overline{S}	Input	Strobe: This signal controls the internal data and address latches. The address latch is always transparent except for the time period ¹ ALO following the rising edge of \overline{S} . The addresses are "locked out" during this time period. \overline{S} does not affect the data latch during a READ cycle. During a WRITE cycle the rising edge of \overline{S} latches the data. The rising edge also initiates the termination of the WRITE cycle.
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled. Significant power savings can be achieved by keeping $\overline{CS0}$ and $\overline{CS1}$ inactive as much as possible.
45	\overline{CE}	Input	Chip Enable: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank "A" and bank "B" for READ or WRITE operations. Significant power savings can be achieved by keeping \overline{CE} inactive as much as possible.
28, 29	\overline{COEA} , \overline{COEB}	Input	Output Enable: In the dual configuration, the signal that is LOW enables bank "A" or "B". Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	Write Enable: In the dual configuration, the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.
20, 34	DQP1, DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V \pm 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1 - DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1 - DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9 - DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9 - DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1 - DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1 - DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9 - DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9 - DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1 - DQ8, DQP1 bank A & B	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2 bank A & B	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A & B	L	L	L	X	X	L	L

TRUTH TABLE

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1 - DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9 - DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1 - DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1 - DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE: When mode pin is LOW, \overline{COEA} and \overline{COEB} must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly \overline{CWEA} and \overline{CWEB} must both be LOW to enable a WRITE cycle. Either \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the WRITE function.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	1.2W
Short Circuit Output Current	50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		Vcc	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	Vcc +0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to Vcc	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to Vcc Output(s) Disabled	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to Vcc	I _{CC1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to Vcc	I _{CC2}		120	mA	
Power Supply Current: CMOS Standby	CS1 ≥ Vcc -0.2V and CS0 ≥ Vcc -0.2V or Vcc = MAX, f = 0, V _{IL} ≤ Vss +0.2V, V _{IH} ≥ Vcc -0.2V CE ≤ Vss +0.2V	I _{SB1}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; Vcc = 5V f = 1MHz,	C _{IN}		6	pF	3
Input/Output Capacitance		C _{I/O}		6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ _{JA}		100	°C/W	
Thermal resistance - Junction to Case		θ _{JC}		45	°C/W	
Maximum Case Temperature		T _c		110	°C	

CACHE DATA SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 8) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$)

DESCRIPTION	SYM	-24		-28		UNITS	NOTES
		MIN	MAX	MIN	MAX		
READ Cycle							
READ cycle time	t_{RC}	24		28		ns	4, 5
Address access time (A0-A11)	t_{AA}		24		28	ns	4, 5
A12 address access time	t_{A12A}		17		19	ns	
Chip Enable access time	t_{ACE}		23		26	ns	
Chip Select access time	t_{ACS}		23		26	ns	
Output Enable access time	t_{AOE}		8		10	ns	
Output hold from address change	t_{OH}	3		3		ns	
Chip select/chip enable to output Low-Z	t_{LZCS}	3		3		ns	
Output Enable to output Low-Z	t_{LZOE}	2		2		ns	
Chip deselect/chip disable to output High-Z	t_{HZCS}		15		15	ns	6
Output disable to output High-Z	t_{HZOE}	2	10	2	10	ns	6
WRITE Cycle							
WRITE cycle time	t_{WC}	24		28		ns	
\overline{S} strobe HIGH level width	t_{SWH}	11		14		ns	7
\overline{S} strobe LOW level width	t_{SWL}	11		14		ns	7
WRITE, Chip Enable/Write Enable to \overline{S} strobe setup	t_{WSS}	10		12		ns	7
WRITE, Chip Enable/Write Enable to \overline{S} strobe hold	t_{WSH}	2		2		ns	7
WRITE, address setup to \overline{S} strobe	t_{WAS}	13		16		ns	7
WRITE, address hold to \overline{S} strobe	t_{WAH}	2		2		ns	7
Address latch closed	t_{ALO}		8		8	ns	7
Chip Select to \overline{S} strobe setup	t_{CSS}	13		16		ns	7
Chip Select to \overline{S} strobe hold	t_{CSH}	2		2		ns	7
Data to \overline{S} strobe setup	t_{DSS}	5		5		ns	7
Data to \overline{S} strobe hold	t_{DSH}	3		3		ns	7
Write Enable to output in High-Z	t_{HZWE}		15		15	ns	6
Write Enable to output in Low-Z	t_{LZWE}	8		8		ns	

CACHE DATA SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	Reference Figure 1 (see notes 6 and 8).




Fig. 1 OUTPUT LOAD EQUIVALENT





Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to Vss (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. \overline{CWE} is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t_{HZCS} , t_{HZOE} , and t_{HZWE} are specified with $C_L = 5\text{pF}$ as in Fig. 2. Transition is measured $\pm 500\text{mV}$ from steady state voltage.
7. Self-timed WRITE parameter.
8. Output timing should be derated by 1ns for each additional 30pf of capacitive loading.


READ CYCLE NO. 1
($CWEA = CWEB = V_{IH}$)




READ CYCLE NO. 2
(\overline{COEA} and/or $\overline{COEB} = V_{IL}$)
($\overline{CWEA} = \overline{CWEB} = V_{IH}$)



WRITE CYCLE NO. 1
(Write Enable/Chip Enable controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



DON'T CARE
 UNDEFINED

CACHE DATA STATIC RAM

DUAL 4K x 18 SRAM, SINGLE 8K x 18 SRAM CONFIGURABLE CACHE DATA SRAM

FEATURES

- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches (A0-A12)
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25MHz microprocessor systems
- Fast Output Enable: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 and 80486 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the Intel 80486 microprocessors

OPTIONS

- Timing
 - 20ns access (40 MHz)
 - 25ns access (33 MHz)
 - 35ns access (25 MHz)

MARKING

- Packages

52-pin PLCC	EJ
52-pin PQFP	LG

GENERAL DESCRIPTION

The MT56C3818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.


The MT56C3818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either the DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE mode. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select (\overline{CE} , $\overline{CS0}$ and $\overline{CS1}$), output enable (\overline{COEA} and \overline{COEB}) and write enable (\overline{CWEA} and \overline{CWEB}) signals.

PIN ASSIGNMENT (Top View)

52-Pin PLCC (D-3)
52-Pin PQFP (D-4)



CACHE DATA SRAM

In either the DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, \overline{CE} is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.


Outputs are enabled on a HIGH to LOW transition of \overline{COEA} or \overline{COEB} . In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, \overline{COEA} and \overline{COEB} should be connected together externally and used as a single output enable. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH to LOW transition of \overline{CWEA} or \overline{CWEB} . In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, \overline{CWEA} and \overline{CWEB} should be connected together externally and used as a single write enable. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.

The MT56C3818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.


FUNCTIONAL BLOCK DIAGRAM

DUAL 4K x 18
(TWO-WAY SET ASSOCIATIVE)



FUNCTIONAL BLOCK DIAGRAM

8K x 18
(DIRECT MAP)



CACHE DATA SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration. This input is latched by the negative edge of CALEN.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A12).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	\overline{CE}	Input	Chip Enable: When \overline{CE} is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	\overline{COEA} , \overline{COEB}	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, \overline{COEA} or \overline{COEB} can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	\overline{CWEA} , \overline{CWEB}	Input	Write Enable: In the dual configuration the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected, and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16 17, 18, 19, 35, 36, 37 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20,34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33,	Vcc	Supply	Power Supply: +5V \pm 5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

TRUTH TABLE

DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1 - DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1 - DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9 - DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9 - DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1 - DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1 - DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9 - DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9 - DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1 - DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1 - DQ8, DQP1 bank A & B	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2 bank A & B	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2 bank A & B	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} or \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

TRUTH TABLE

8K x 18 (MODE PIN = LOW)

OPERATION	CE	CS0	CS1	COEA	COEB	CWEA	CWEB
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1 - DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9 - DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1 - DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1 - DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9 - DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1 - DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE: \overline{CE} , when taken inactive while \overline{CWEA} and \overline{CWEB} remain active, allows a chip-enable-controlled WRITE to be performed.

\overline{COEA} and \overline{COEB} must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly \overline{CWEA} and \overline{CWEB} must both be LOW to enable a WRITE cycle. Either \overline{CWEA} or \overline{CWEB} can be tied LOW externally, allowing the other signal to control the WRITE function.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Storage Temperature	-55°C to +150°C
Power Dissipation (PLCC)	1.2W
Power Dissipation (PQFP)	1.2W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 5%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V _{cc}	4.75	5.25	V	
Input High Voltage		V _{IH}	2.2	V _{cc} + 0.3	V	1
Input Low Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V _{IN} = GND to V _{cc}	I _{LI}	-10	10	μA	
Output Leakage Current	V _{I/O} = GND to V _{cc} Output(s) Disabled	I _{LO}	-10	10	μA	
Output Low Voltage	I _{OL} = 4.0mA	V _{OL}		0.4	V	1
Output High Voltage	I _{OH} = -1.0mA	V _{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% Duty cycle V _{IN} = GND to V _{cc}	I _{cc1}		220	mA	
Power Supply Current: Average Operating Current	50% Duty cycle V _{IN} = GND to V _{cc}	I _{cc2}		120	mA	
Power Supply Current: CMOS Standby	CS ₀ = CS ₁ ≥ V _{cc} - 0.2V V _{cc} = MAX V _{IL} ≤ V _{ss} + 0.2V V _{IH} ≥ V _{cc} - 0.2V	I _{SB}		20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{cc} = 5V	C _{IN}		6	pF	3
Output Capacitance		C _{I/O}		6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Thermal resistance - Junction to Ambient	Still Air	θ _{JA}		100	°C/W	
Thermal resistance - Junction to Case		θ _{JC}		45	°C/W	
Maximum Case Temperature		T _c		110	°C	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C, V_{CC} = 5.0V ±5%)

DESCRIPTION	SYM	-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle									
READ cycle time	^t RC	20		25		35		ns	4, 5
Address access time (A0-A12)	^t AA		20		25		35	ns	
Chip Enable access time	^t ACE		20		20		25	ns	
Chip Select access time	^t ACS		20		25		35	ns	
Output Enable access time	^t AOE		8		10		13	ns	
Output hold from address change	^t OH	3		3		3		ns	
Chip Select to output Low-Z	^t LZCS	3		3		3		ns	
Output Enable to output Low-Z	^t LZOE	2		2		2		ns	
Chip deselect to output High-Z	^t HZCS		15		15		25	ns	6
Output disable to output High-Z	^t HZOE		10		10		14	ns	6
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	^t WC	20		25		35		ns	
Address valid to end of write	^t AW	15		18		25		ns	
Chip Select to end of write	^t CW	15		18		25		ns	
Data valid to end of write	^t DW	10		10		10		ns	
Data hold from end of write	^t DH	0		0		0		ns	
Write Enable output in High-Z	^t HZWE		12		15		15	ns	6
Write disable to output in Low-Z	^t LZWE	3		3		3		ns	
Write pulse width	^t WP	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	^t CP	15		18		25		ns	
Address setup time	^t AS	0		0		0		ns	
Write recovery time	^t WR	0		0		0		ns	
Address latch enable pulse width	^t CALEN	8		8		10		ns	
Address setup to latch LOW	^t ASL	4		4		6		ns	
Address hold from latch LOW	^t AHL	5		5		5		ns	

CACHE DATA SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. This parameter is sampled.
4. C_{WE} is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. ^tHZCS, ^tHZOE, and ^tHZWE are specified with C_L = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

READ CYCLE NO. 1

(Address Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$





READ CYCLE NO. 2

(CALEN Controlled)


$$\overline{CWEA} = \overline{CWEB} = V_{IH}; \overline{COEA} \text{ and/or } \overline{COEB} = V_{IL}$$




 DON'T CARE
 UNDEFINED

READ CYCLE NO. 3


$CWEA = CWEB = V_{IH}$





WRITE CYCLE NO. 1
(Write Enable Controlled)



WRITE CYCLE NO. 2
(Chip Select Controlled)



 DON'T CARE
 UNDEFINED

CACHE DATA SRAM

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

FIFO PRODUCT SELECTION GUIDE

Memory Configuration	Control Functions	Part Number	Cycle Time (ns)	Package and Number of Pins					Page
				PDIP	CDIP	LCC	PLCC	SOJ	
512 x 9	E	MT52C9005	15, 20, 25, 35	28	28	32	32	28	8-1
512 x 9	PF, E	MT52C9007	15, 20, 25, 35	28	28	32	32	28	8-13
1K x 9	E	MT52C9010	15, 20, 25, 35	28	28	32	32	28	8-29
1K x 9	PF, E	MT52C9012	15, 20, 25, 35	28	28	32	32	28	8-41
2K x 9	E	MT52C9020	15, 20, 25, 35	28	28	32	32	28	8-57
2K x 9	PF, E	MT52C9022	15, 20, 25, 35	28	28	32	32	28	8-69

E = Expandable Depth and Width, PF = Programmable Flag

FIFO

512 x 9 FIFO

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V $\pm 10\%$ supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-full flag in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time

MARKING

- 15
- 20
- 25
- 35

Packages


- Plastic DIP (300 mil)
- Plastic DIP (600 mil)
- Ceramic DIP (600 mil)
- PLCC
- Ceramic LCC
- SOJ (300 mil)

- None
- W
- C
- EJ
- EC
- DJ

GENERAL DESCRIPTION


The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty



FIFO

FUNCTIONAL BLOCK DIAGRAM



FIFO

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	FL/RT	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. \overline{FL} , if low, will enable the device as the first to be loaded (enables read and write pointers). \overline{FL} should be tied LOW for the first FIFO in the chain, tied HIGH for all other FIFOs in the chain. Retransmit: Acts as retransmit signal in STAND ALONE mode. \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	FF	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO}/\overline{HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. \overline{XO} will pulse LOW on the last physical WRITE or the last physical READ. \overline{XO} should be connected to \overline{XI} of the next FIFO in the daisy chain. Half-full Flag: Acts as Half Full Flag in STAND ALONE mode. \overline{HF} goes LOW when the FIFO becomes more than Half-full; will stay LOW until the FIFO becomes Half-full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9005 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flag the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.*

RESET

After V_{cc} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is LOW. If \overline{XI} is connected to \overline{XO} of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($512/2 + 1$) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause $\overline{XO}/(\overline{HF})$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and the FIFO is not empty (\overline{EF} is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) ¹RLZ after the falling edge of \overline{R} and valid data will appear ¹A after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} LOW) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the EXPANDED mode, the last location read to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9005 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 512 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO ¹RTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of \overline{W} and access time is measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines (\overline{W} , \overline{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9005s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\overline{X1}$, $\overline{X0}/(\overline{HF})$ and $\overline{FL}/(\overline{RT})$. Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the $\overline{X0}/(\overline{HF})$ pin of each device to the $\overline{X1}$ pin of the next device in the chain. The first device to be loaded will have its $\overline{FL}/(\overline{RT})$ pin grounded. The remaining devices in the chain will have $\overline{FL}/(\overline{RT})$ tied HIGH. During RESET cycle, $\overline{X0}/(\overline{HF})$ of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the $\overline{X0}/(\overline{HF})$ pin will pulse LOW on the falling edge of \overline{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9005. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the FF pins. On the last physical READ of the first device, its $\overline{X0}/(\overline{HF})$ will pulse again. On the falling edge of \overline{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the \overline{EF} pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

FIFO

TRUTH TABLE 1

SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2

DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. XI is connected to \overline{XO} of previous device.

RS = Reset Input, FL/RT/DIR= First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half Full Flag Output.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS} -0.5V to +7.0V
 Operating Temperature T_A (ambient) 0°C to 70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V_{IH}	2.0	$V_{CC}+1$	V	1
Input Low (Logic 0) Voltage, All Inputs	V_{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\overline{W}, \overline{R} \leq V_{IL}; V_{CC} = \text{MAX}$ Outputs Open	I_{CC}		100	mA	3
Power Supply Current: Standby	$W, \overline{R} \geq V_{IH}; V_{CC} = \text{MAX}$	I_{SB1}		15	mA	
	$\overline{W}, \overline{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ $V_{IL} \leq V_{SS} + 0.2,$ $V_{IH} \geq V_{CC} - 0.2; f = 0$	I_{SB2}		5	mA	
Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$	I_{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, $0V \leq V_{OUT} \leq V_{CC}$	I_{LO}	-10	10	μA	
Output High Voltage	$I_{OH} = -2.0\text{mA}$	V_{OH}	2.4		V	1
Output Low Voltage	$I_{OL} = 8.0\text{mA}$	V_{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^\circ\text{C}; f = 1\text{MHz}$ $V_{CC} = 5V$	C_i		8	pF	4
Output Capacitance		C_o		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS		-15		-20		-25		-35		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Shift Frequency	F _s		40		33.3		28.5		22.2	MHz	
Access time	t _A		15		20		25		35	ns	
Read cycle time	t _{RC}	25		30		35		45		ns	
Read command recovery time	t _{RR}	10		10		10		10		ns	
Read command pulse width	t _{RPW}	15		20		25		35		ns	6
Read LOW to Low-Z	t _{RLZ}	5		5		5		5		ns	
Read to HIGH to High-Z	t _{RHZ}		15		15		18		20	ns	
Data hold from \bar{R} HIGH	t _{OH}	5		5		5		5		ns	
Write cycle time	t _{WC}	25		30		35		45		ns	
Write command pulse width	t _{WPW}	15		20		25		35		ns	6
Write command recovery time	t _{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t _{WLZ}	5		5		5		5		ns	5
Data setup time	t _{DS}	10		12		15		20		ns	
Data hold time	t _{DH}	0		0		0		0		ns	
Reset cycle time	t _{RSC}	25		30		35		45		ns	
Reset pulse width	t _{RSP}	15		20		25		35		ns	6
Reset recovery time	t _{RSR}	10		10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}	15		20		25		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	15		20		25		35		ns	
Retransmit cycle time	t _{RTC}	25		30		35		45		ns	
Retransmit pulse width	t _{RT}	15		20		25		35		ns	
Retransmit recovery time	t _{RTR}	10		10		10		12		ns	
Retransmit setup time	t _{RTS}	15		20		25		35		ns	
Reset to $\bar{E}F$ LOW	t _{EFL}		25		30		35		45	ns	
Reset to $\bar{H}F$ $\bar{F}F$ HIGH	t _{HFH} , t _{FFH}		25		30		35		45	ns	
Read LOW to $\bar{E}F$ LOW	t _{REF}		20		20		25		35	ns	
Read HIGH to $\bar{F}F$ HIGH	t _{RFF}		20		20		25		35	ns	
Write LOW to $\bar{F}F$ LOW	t _{WFF}		20		20		25		35	ns	
Write HIGH to $\bar{E}F$ HIGH	t _{WEF}		20		20		25		35	ns	
Write LOW to $\bar{H}F$ LOW	t _{WHF}		25		30		35		45	ns	
Read HIGH to $\bar{H}F$ HIGH	t _{RHF}		25		30		35		45	ns	
Read pulse after $\bar{E}F$ HIGH	t _{RPE}	15		20		25		35		ns	5
Write pulse width after $\bar{F}F$ HIGH	t _{WPF}	15		20		25		35		ns	5
Read/Write to $\bar{X}O$ LOW	t _{XOL}		20		20		25		35	ns	
Read/Write to $\bar{X}O$ HIGH	t _{XOH}		20		20		25		35	ns	
$\bar{X}I$ pulse width	t _{XIP}	15		20		25		35		ns	
$\bar{X}I$ setup Time	t _{XIS}	10		12		15		15		ns	
$\bar{X}I$ recovery time	t _{XIR}	10		10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Flow-through mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Fig. 2
OUTPUT LOAD EQUIVALENT

RESET




ASYNCHRONOUS READ AND WRITE




DON'T CARE
 UNDEFINED

FIFO


EMPTY FLAG



FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO


RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

FIFO

512 x 9 FIFO WITH PROGRAMMABLE FLAGS

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost Full and Almost Empty Flags
- Programmable Half Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in single-device mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time

MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Plastic DIP (600 mil) W
 - Ceramic DIP (600 mil) C
 - PLCC EJ
 - Ceramic LCC EC
 - Plastic SOJ DJ

GENERAL DESCRIPTION


The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.


When not configured, the MT52C9007 defaults to a standard FIFO with empty (\overline{EF}), full (\overline{FF}) and half-full

PIN ASSIGNMENT (Top View)


28L/DIP (A-9, B-9)




28L/SOJ (E-8)



32L/LCC (F-4)



FUNCTIONAL BLOCK DIAGRAM



FIFO

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	\overline{W}	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	\overline{R}	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are High-Z when this pin is HIGH.
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	$\overline{FL/RT/DIR}$	Input	First Load/Retransmit/Direction: When in single-device mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	$\overline{EF/AEF}$	Output	Empty Flag/Almost Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost Empty Flag output. This pin is active LOW.
9	8	$\overline{FF/AFF}$	Output	Full Flag/Almost Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost Full Flag output. This pin is active LOW.
23	20	$\overline{XO/HF/FE}$	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost Full Flag Register. The pin is an \overline{XO} output when the part is in DEPTH EXPANSION mode. This pin defaults to $\overline{XO/HF}$ in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle (\overline{R} = HIGH).
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	GND	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9007 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: *For multiple function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the $\overline{XO}/\overline{HF}/\overline{FE}$ pin will be shown as $(\overline{XO})/\overline{HF}/(\overline{FE})$.*

RESET

After V_{cc} is stable, Reset (\overline{RS}) must be taken LOW with both \overline{R} and \overline{W} HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is tied LOW. If \overline{XI} is connected to $\overline{XO}/\overline{HF}$ of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW and the FIFO is not full. The WRITE cycle is initiated by the falling edge of \overline{W} . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While the \overline{FF} is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and FIFO is not empty (\overline{EF} is High). The data-out (Q1-Q9) pins will go active (Low-Z) \overline{RLZ} after the falling edge of \overline{R} . Valid data will appear 'A' after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While the \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last location read from a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9007 allows the receiving device to request that data just read from the FIFO be repeated, when less than 512 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}/(\overline{DIR})$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO \overline{RTR} after $(\overline{FL})/\overline{RT}/(\overline{DIR})$ is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a flow-through READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} , and access time is measured from the rising edge of the empty flag.

TRUTH TABLE 1

SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2

DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. XI is connected to \overline{XO} of previous device.

RS = Reset Input, FL/RT/DIR= First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half Full Flag Output.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-0.5V to +7.0V
Operating Temperature T _A (ambient)	0°C to 70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.0	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX				UNITS	NOTES
				-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I _{CC}		120	115	110	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC	I _{SB1}		15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}		5	5	5	5	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	10	10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	10	10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4					V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}					0.4	V	1

CAPACITANCE

(V_{IN} = 0V; V_{OUT} = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured and nonconfigured modes) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Shift frequency	t_{RF}		40		33.3		28.5		22.2	MHz	
READ cycle time	t_{RC}	25		30		35		45		ns	
Access time	t_A		15		20		25		35	ns	6
READ recovery time	t_{RR}	10		10		10		10		ns	
Read pulse width	t_{RPW}	15		20		25		35		ns	
Read LOW to Low-Z	t_{RLZ}	5		5		5		5		ns	7
Read to HIGH to High-Z	t_{RHZ}		15		15		18		20	ns	7
Data HOLD from \bar{R} HIGH	t_{OH}	5		5		5		5		ns	
WRITE Cycle											
WRITE cycle time	t_{WC}	25		30		35		45		ns	
Write pulse width	t_{WPW}	15		20		25		35		ns	6
WRITE recovery time	t_{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t_{WLZ}	5		5		5		5		ns	5, 7
Data setup time	t_{DS}	10		12		15		18		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
RETRANSMIT Cycle											
Retransmit cycle time	t_{RTC}	25		30		35		45		ns	
Retransmit pulse width	t_{RT}	15		20		25		35		ns	
Retransmit recovery time	t_{RTR}	10		10		10		12		ns	
Retransmit command setup time	t_{RTS}	15		20		25		35		ns	
RESET Cycle											
RESET cycle time (no register programming)	t_{RSC}	25		30		35		45		ns	
Reset pulse width	t_{RSP}	15		20		25		35		ns	6
Reset recovery time	t_{RSR}	10		10		10		10		ns	
\bar{R} S LOW to \bar{R} LOW	t_{RS}	15		20		25		35		ns	
Reset and register programming cycle time	t_{RSPC}	85		100		115		145		ns	
\bar{R} LOW to DIR valid (register load cycle)	t_{RDV}	5		5		5		5		ns	
\bar{R} LOW to register load	t_{RW}	10		10		10		10		ns	
\bar{W} HIGH to \bar{R} S LOW	t_{WRS}	0		0		0		0		ns	
\bar{R} HIGH to \bar{R} S LOW	t_{RRS}	0		0		0		0		ns	

NOTES

- All voltages referenced to V_{SS} (GND).
- 3.0V for pulse width < 20ns.
- I_{CC} is dependent on output loading and cycle rates.
- This parameter is sampled.
- Data flow-through data mode only.
- Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
- \bar{R} and DIR signals must go inactive (HIGH) coincident with \bar{R} S going inactive (HIGH).
- DIR must become valid before \bar{W} goes active (LOW).



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured mode only) ($T_A = 0^{\circ}\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing											
$\overline{R}/\overline{W}$ to \overline{XO} LOW	\overline{XOL}		20		20		25		35	ns	
$\overline{R}/\overline{W}$ to \overline{XO} HIGH	\overline{XOH}		20		20		25		35	ns	
\overline{XI} pulse width	\overline{XIP}	15		20		25		35		ns	
\overline{XI} command setup time to $\overline{R}/\overline{W}$	\overline{XIS}	10		12		15		15		ns	
\overline{XI} command recovery time	\overline{XIR}	10		10		10		10		ns	
Flags Timing											
\overline{W} HIGH to Flags Valid	$\overline{W}FV$		15		15		15		15	ns	
\overline{RS} to \overline{EF} LOW	$\overline{E}FL$		25		30		35		45	ns	
\overline{R} LOW to \overline{EF} LOW	$\overline{R}EF$		20		20		25		35	ns	
\overline{W} HIGH to \overline{EF} HIGH	$\overline{W}EF$		20		20		25		35	ns	
\overline{R} pulse after \overline{EF} HIGH	$\overline{R}PE$	15		20		25		35		ns	5
\overline{RS} to \overline{HF} , \overline{FF} HIGH	$\overline{H}FH, \overline{F}FH$		25		30		35		45	ns	
\overline{R} HIGH to \overline{FF}	$\overline{R}FF$		15		20		25		30	ns	
\overline{W} LOW to \overline{FF} LOW	$\overline{W}FF$		20		20		25		35	ns	
\overline{W} pulse width after \overline{FF} HIGH	$\overline{W}PF$	15		20		25		35		ns	5
\overline{W} LOW to \overline{HF} LOW	$\overline{W}HF$		25		30		35		45	ns	
\overline{R} HIGH to \overline{HF} HIGH	$\overline{R}HF$		25		30		35		45	ns	
\overline{R} HIGH to \overline{AFF}	$\overline{R}AFF$		25		30		35		45	ns	
\overline{W} LOW to \overline{AFF}	$\overline{W}AFF$		25		30		35		45	ns	
\overline{R} LOW to \overline{AEF} LOW	$\overline{R}AEF$		25		30		35		45	ns	
\overline{W} HIGH to \overline{AEF}	$\overline{W}AEF$		25		30		35		45	ns	

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Figure 2
OUTPUT LOAD EQUIVALENT

RESET
(WITH NO REGISTER PROGRAMMING)




ASYNCHRONOUS READ AND WRITE




 DON'T CARE
 UNDEFINED

FIFO


EMPTY FLAG





FULL FLAG




**HALF-FULL FLAG
(FOR CONFIGURED AND NONCONFIGURED MODES)**



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: 1. $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO

RESET/REGISTER PROGRAMMING CYCLE TIME 8, 9




FIFO

ALMOST FULL FLAG (2-BYTE OFFSET)



ALMOST EMPTY FLAG (10-BYTE OFFSET)



FIFO

FIFO

1K x 9 FIFO

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-Full Flag capability in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with higher density standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time

MARKING


- Packages

Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC
SOJ (300 mil)	DJ

GENERAL DESCRIPTION


The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty, half-full and full flags. While the full flag is asserted, attempted writes are inhibited. Likewise, while the empty



FIFO

FUNCTIONAL BLOCK DIAGRAM



FIFO

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	$\overline{FL/RT}$	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. \overline{FL} if low, will enable the device as the first to be loaded (enables read and write pointers). \overline{FL} should be tied low for the first FIFO in the chain, tied high for all other FIFOs in the chain Retransmit: Acts as retransmit signal in STAND ALONE mode. \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. \overline{XO} will pulse LOW on the last physical WRITE or the last physical read. \overline{XO} should be connected to \overline{XI} of the next FIFO in the daisy chain. Half-Full Flag: Acts as Half Full Flag in STAND ALONE mode. \overline{HF} goes LOW when the FIFO becomes more than half-full; will stay LOW until the FIFO becomes half-full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9010 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.*

RESET

After V_{cc} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is LOW. If \overline{XI} is tied to $\overline{XO}/\overline{HF}$ of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($1024/2 + 1$) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, write to the last location of the FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and the FIFO is not empty (\overline{EF} is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) tRLZ after the falling edge of \overline{R} and valid data will appear tA after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} LOW) and a read is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the EXPANDED mode, the last location read to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9010 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 1024 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO tRTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume (useful only in SINGLE mode with no wraparound).

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of \overline{W} and access time is measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines (\bar{W} , \bar{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9010s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\bar{X}1$, $\bar{X}0$ ($\bar{H}F$) and $\bar{F}L$ ($\bar{R}T$). Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the $\bar{X}0$ ($\bar{H}F$) pin of each device to the $\bar{X}1$ pin of the next device in the chain. The first device to be loaded will have its $\bar{F}L$ ($\bar{R}T$) pin grounded. The remaining devices in the chain will have $\bar{F}L$ ($\bar{R}T$) tied HIGH. During RESET cycle, $\bar{X}0$ ($\bar{H}F$) of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the $\bar{X}0$ ($\bar{H}F$) pin will pulse LOW on the falling edge of \bar{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9010. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the $\bar{F}F$ pins. On the last physical READ of the first device, its $\bar{X}0$ ($\bar{H}F$) will pulse again. On the falling edge of \bar{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the $\bar{E}F$ pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

FIFO

TRUTH TABLE 1
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2
DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. XI is connected to \overline{XO} of previous device.
 \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}/\overline{DIR}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half Full Flag Output.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-0.5V to +7.0V
 Operating Temperature T_A (ambient) 0°C to 70°C
 Storage Temperature (Ceramic)-65°C to +150°C
 Storage Temperature (Plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ Outputs Open	I _{CC}		100	mA	3
Power Supply Current: Standby	$W, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$	I _{SB1}		15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ $V_{IL} \leq V_{SS} + 0.2,$ $V_{IH} \geq V_{CC} - 0.2; f = 0$	I _{SB2}		5	mA	
Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, $0V \leq V_{OUT} \leq V_{CC}$	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _i		8	pF	4
Output Capacitance		C _o		8	pF	4

FIFO

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ±10%)

A.C. CHARACTERISTICS		-15		-20		-25		-35		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Shift Frequency	F _s		40		33.3		28.5		22.2	MHz	
Access time	t _A		15		20		25		35	ns	
Read cycle time	t _{RC}	25		30		35		45		ns	
Read command recovery time	t _{RR}	10		10		10		10		ns	
Read command pulse width	t _{RPW}	15		20		25		35		ns	6
Read LOW to Low-Z	t _{RLZ}	5		5		5		5		ns	
Read to HIGH to High-Z	t _{RHZ}		15		15		18		20	ns	
Data hold from \bar{R} HIGH	t _{OH}	5		5		5		5		ns	
Write cycle time	t _{WC}	25		30		35		45		ns	
Write command pulse width	t _{WPW}	15		20		25		35		ns	6
Write command recovery time	t _{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t _{WLZ}	5		5		5		5		ns	5
Data setup time	t _{DS}	10		12		15		20		ns	
Data hold time	t _{DH}	0		0		0		0		ns	
Reset cycle time	t _{RSC}	25		30		35		45		ns	
Reset pulse width	t _{RSP}	15		20		25		35		ns	6
Reset recovery time	t _{RSR}	10		10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}	15		20		25		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	15		20		25		35		ns	
Retransmit cycle time	t _{RTC}	25		30		35		45		ns	
Retransmit pulse width	t _{RT}	15		20		25		35		ns	
Retransmit recovery time	t _{RTR}	10		10		10		12		ns	
Retransmit setup time	t _{RTS}	15		20		25		35		ns	
Reset to \bar{E} F LOW	t _{EFL}		25		30		35		45	ns	
Reset to \bar{H} F \bar{F} F HIGH	t _{HFH} , t _{FFH}		25		30		35		45	ns	
Read LOW to \bar{E} F LOW	t _{REF}		20		20		25		35	ns	
Read HIGH to \bar{F} F HIGH	t _{RFF}		20		20		25		35	ns	
Write LOW to \bar{F} F LOW	t _{WFF}		20		20		25		35	ns	
Write HIGH to \bar{E} F HIGH	t _{WEF}		20		20		25		35	ns	
Write LOW to \bar{H} F LOW	t _{WHF}		25		30		35		45	ns	
Read HIGH to \bar{H} F HIGH	t _{RHF}		25		30		35		45	ns	
Read pulse after \bar{E} F HIGH	t _{RPE}	15		20		25		35		ns	5
Write pulse width after \bar{F} F HIGH	t _{WPF}	15		20		25		35		ns	5
Read/Write to \bar{X} O LOW	t _{XOL}		20		20		25		35	ns	
Read/Write to \bar{X} O HIGH	t _{XOH}		20		20		25		35	ns	
\bar{X} I pulse width	t _{XIP}	15		20		25		35		ns	
\bar{X} I setup Time	t _{XIS}	10		12		15		15		ns	
\bar{X} I recovery time	t _{XIR}	10		10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Flow-through mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Fig. 2
OUTPUT LOAD EQUIVALENT

RESET




ASYNCHRONOUS READ AND WRITE




 DON'T CARE
 UNDEFINED

FIFO


EMPTY FLAG





FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.


EXPANSION MODE ($\overline{X1}$)




RETRANSMIT





WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

FIFO

1K x 9 FIFO WITH PROGRAMMABLE FLAGS

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost Full and Almost Empty Flags
- Programmable Half Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in single-device mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time

MARKING

- Packages


Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC
Plastic SOJ	DJ

GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.

When not configured, the MT52C9012 defaults to a standard FIFO with empty (\overline{EF}), full (\overline{FF}) and half-full




FIFO

(\overline{HF}) flag pins. The MT52C9012 can be configured for programmable flags by loading the internal flag registers (as described under "Register Load Mode" on page 8-45). In CONFIGURED mode, up to three flags are provided. The first two are the almost empty flag (\overline{AEF}) and the almost full flag (\overline{AFF}) with independently programmable offsets. The third one is either an \overline{HF} or a full and empty (\overline{FE}) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the stand-alone mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. Also, the MT52C9012 is speed, function and pin compatible with higher and lower density FIFOs from Micron. This upward compatibility with 2K FIFOs provides a single-chip depth-expansion solution.

FUNCTIONAL BLOCK DIAGRAM



FIFO

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	\overline{W}	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	\overline{R}	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are High-Z when this pin is HIGH.
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in single-device mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	EF/AEF	Output	Empty Flag/Almost Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost Empty Flag output. This pin is active LOW.
9	8	FF/AFF	Output	Full Flag/Almost Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost Full Flag output. This pin is active LOW.
23	20	\overline{XO} /HF/FE	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost Full Flag Register. The pin is an \overline{XO} output when the part is in DEPTH EXPANSION mode. This pin defaults to \overline{XO} /HF in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle (\overline{R} = HIGH).
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	GND	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9012 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: For multiple function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the $\overline{XO}/\overline{HF}/\overline{F E}$ pin will be shown as $(\overline{XO})/\overline{HF}/(\overline{F E})$.

RESET

After V_{cc} is stable, Reset (\overline{RS}) must be taken LOW with both \overline{R} and \overline{W} HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is tied LOW. If \overline{XI} is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of \overline{W} . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause $\overline{XO}/(\overline{HF})$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and FIFO is not empty (\overline{EF} is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) \dagger RLZ after the falling edge of \overline{R} . Valid data will appear \dagger A after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last location read from a FIFO will cause $\overline{XO}/(\overline{HF})$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9012 allows the receiving device to request that data just read from the FIFO be repeated, when less than 1024 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}/(\overline{DIR})$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO \dagger RTR after $(\overline{FL})/\overline{RT}/(\overline{DIR})$ is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

DATA FLOW-THROUGH


Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} , and access time is measured from the rising edge of the empty flag.

REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost empty flag (DIP package pins 8 and 21 respectively) and a half-full or $\overline{F}/\overline{E}$ flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost full flag register (AFFR) and the other is the almost empty flag register (AEFR). Bit configurations of the two registers are shown below.

REGISTER SET FOR MT52C9012



Note that bits 0-6 are used for offset setting. The offset value ranges from 1 to 127 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 254 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of $\overline{HF}/\overline{FE}$ pin. When this bit is set LOW, the $\overline{HF}/\overline{FE}$ pin is configured as an \overline{HF} flag output. When it is set high, the $\overline{HF}/\overline{FE}$ is configured as an $\overline{F}/\overline{E}$ flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing \overline{RS} LOW followed by the \overline{R} input. The \overline{R} pin should be brought LOW t_{RS} after

the \overline{RS} becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the \overline{W} control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9012s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). Both depth expansion and width expansion may be used in this mode.

FLAG TIMING

A total of three flag outputs are provided in either CONFIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are \overline{HF} , \overline{EF} and \overline{FF} . The \overline{HF} flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the \overline{AFF} and \overline{AEF} go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the \overline{AEF} flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the \overline{AFF} are the same.

The third flag in the PROGRAM mode is either \overline{HF} or $\overline{F}/\overline{E}$ flag depending on the state of the highest bit of the AFFR. If the device is programmed for \overline{HF} flag, it functions like the \overline{HF} flag in NONPROGRAMMED mode. If the device is configured for $\overline{F}/\overline{E}$ flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of $\overline{F}/\overline{E}$ together with states of \overline{AFF} and \overline{AEF} (example: if $\overline{F}/\overline{E}$ is LOW and \overline{AFF} is LOW but \overline{AEF} is HIGH, the FIFO is full).

FIFO

TRUTH TABLE 1
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	\overline{RS}	\overline{RT}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}	\overline{HF}
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2
DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	\overline{RS}	\overline{FL}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. \overline{XI} is connected to \overline{XO} of previous device.
 \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}/\overline{DIR}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half Full Flag Output.

FIFO

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -0.5V to +7.0V
 Operating Temperature T_A (ambient) 0°C to 70°C
 Storage Temperature (Ceramic) -65°C to +150°C
 Storage Temperature (Plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.0	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; Vcc = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX				UNITS	NOTES
				-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/τRC Outputs Open	I _{CC}		120	115	110	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/τRC	I _{SB1}		15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{cc} - 0.2; V_{cc} = \text{MAX}$ V _{IL} ≤ V _{SS} + 0.2, V _{IH} ≥ V _{CC} - 0.2; f = 0	I _{SB2}		5	5	5	5	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	10	10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	10	10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4					V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}					0.4	V	1

CAPACITANCE

(V_{IN} = 0V; V_{OUT} = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz Vcc = 5V	C _i		8	pF	4
Output Capacitance		C _o		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured and nonconfigured modes) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Shift frequency	t_{RF}		40		33.3		28.5		22.2	MHz	
READ cycle time	t_{RC}	25		30		35		45		ns	
Access time	t_A		15		20		25		35	ns	6
READ recovery time	t_{RR}	10		10		10		10		ns	
Read pulse width	t_{RPW}	15		20		25		35		ns	
Read LOW to Low-Z	t_{RLZ}	5		5		5		5		ns	7
Read to HIGH to High-Z	t_{RHZ}		15		15		18		20	ns	7
Data HOLD from R HIGH	t_{OH}	5		5		5		5		ns	
WRITE Cycle											
WRITE cycle time	t_{WC}	25		30		35		45		ns	
Write pulse width	t_{WPW}	15		20		25		35		ns	6
WRITE recovery time	t_{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t_{WLZ}	5		5		5		5		ns	5, 7
Data setup time	t_{DS}	10		12		15		18		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
RETRANSMIT Cycle											
Retransmit cycle time	t_{RTC}	25		30		35		45		ns	
Retransmit pulse width	t_{RT}	15		20		25		35		ns	
Retransmit recovery time	t_{RTR}	10		10		10		12		ns	
Retransmit command setup time	t_{RTS}	15		20		25		35		ns	
RESET Cycle											
RESET cycle time (no register programming)	t_{RSC}	25		30		35		45		ns	
Reset pulse width	t_{RSP}	15		20		25		35		ns	6
Reset recovery time	t_{RSR}	10		10		10		10		ns	
RS LOW to R LOW	t_{RS}	15		20		25		35		ns	
Reset and register programming cycle time	t_{RSPC}	85		100		115		145		ns	
R LOW to DIR valid (register load cycle)	t_{RDV}	5		5		5		5		ns	
R LOW to register load	t_{RW}	10		10		10		10		ns	
W HIGH to RS LOW	t_{WRS}	0		0		0		0		ns	
R HIGH to RS LOW	t_{RRS}	0		0		0		0		ns	

NOTES

- All voltages referenced to V_{SS} (GND).
- 3.0V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates.
- This parameter is sampled.
- Data flow-through data mode only.
- Pulse widths less than minimum are not allowed.
- Values guaranteed by design, not currently tested.
- R and DIR signals must go inactive (HIGH) coincident with RS going inactive (HIGH).
- DIR must become valid before W goes active (LOW).

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured mode only) ($T_A = 0^{\circ}\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing											
$\overline{R}/\overline{W}$ to \overline{XO} LOW	tXOL		20		20		25		35	ns	
$\overline{R}/\overline{W}$ to \overline{XO} HIGH	tXOH		20		20		25		35	ns	
\overline{XI} pulse width	tXIP	15		20		25		35		ns	
\overline{XI} command setup time to $\overline{R}/\overline{W}$	tXIS	10		12		15		15		ns	
\overline{XI} command recovery time	tXIR	10		10		10		10		ns	
Flags Timing											
\overline{W} HIGH to Flags Valid	tWFV		15		15		15		15	ns	
\overline{RS} to \overline{EF} LOW	tEFL		25		30		35		45	ns	
\overline{R} LOW to \overline{EF} LOW	tREF		20		20		25		35	ns	
\overline{W} HIGH to \overline{EF} HIGH	tWEF		20		20		25		35	ns	
\overline{R} pulse after \overline{EF} HIGH	tRPE	15		20		25		35		ns	5
\overline{RS} to \overline{HF} , \overline{FF} HIGH	tHFH , tFFH		25		30		35		45	ns	
\overline{R} HIGH to \overline{FF}	tRFF		15		20		25		30	ns	
\overline{W} LOW to \overline{FF} LOW	tWFF		20		20		25		35	ns	
\overline{W} pulse width after \overline{FF} HIGH	tWPF	15		20		25		35		ns	5
\overline{W} LOW to \overline{HF} LOW	tWHF		25		30		35		45	ns	
\overline{R} HIGH to \overline{HF} HIGH	tRHF		25		30		35		45	ns	
\overline{R} HIGH to \overline{AFF}	tRAFF		25		30		35		45	ns	
\overline{W} LOW to \overline{AFF}	tWAFF		25		30		35		45	ns	
\overline{R} LOW to \overline{AEF} LOW	tRAEF		25		30		35		45	ns	
\overline{W} HIGH to \overline{AEF}	tWAEF		25		30		35		45	ns	

FIFO

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2






Figure 2
OUTPUT LOAD EQUIVALENT

**RESET
(WITH NO REGISTER PROGRAMMING)**




ASYNCHRONOUS READ AND WRITE




FIFO


EMPTY FLAG



FULL FLAG




HALF-FULL FLAG
(FOR CONFIGURED AND NONCONFIGURED MODES)



DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: 1. $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.

EXPANSION MODE ($\overline{X1}$)




FIFO


RETRANSMIT



WRITE FLOW-THROUGH




READ FLOW-THROUGH




 DON'T CARE
 UNDEFINED

FIFO

RESET/REGISTER PROGRAMMING CYCLE TIME 8, 9




ALMOST FULL FLAG (2-BYTE OFFSET)



FIFO

ALMOST EMPTY FLAG (10-BYTE OFFSET)



FIFO

FIFO

2K x 9 FIFO

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typ. (standby); 350mW typ. (active)
- TTL compatible inputs and outputs
- Asynchronous and simultaneous READ and WRITE
- Empty, Half-Full and Full Flags
- Half-Full Flag in STAND ALONE mode
- Auto-retransmit capability
- Fully expandable by width and depth
- Pin and function compatible with other standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time


MARKING

- Packages
 - Plastic DIP (300 mil) None
 - Plastic DIP (600 mil) W
 - Ceramic DIP (600 mil) C
 - PLCC EJ
 - Ceramic LCC EC
 - SOJ (300 mil) DJ

GENERAL DESCRIPTION


The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information can be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates. Visibility of the memory volume is given through empty,



FIFO

FUNCTIONAL BLOCK DIAGRAM



FIFO

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: Taking \overline{RS} LOW will reset the FIFO by initializing the read and write pointers and all flags. After the device is powered up, it must be reset before any writes can take place.
2	1	\overline{W}	Input	Write Strobe: \overline{W} is taken LOW to write data from the input port (D1-D9) into the FIFO memory array.
18	15	\overline{R}	Input	Read Strobe: \overline{R} is taken LOW to read data from the FIFO memory array to the output port (Q1-Q9).
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	$\overline{FL/RT}$	Input	First Load: Acts as first load signal in DEPTH EXPANSION mode. \overline{FL} if low, will enable the device as the first to be loaded (enables read and write pointers). \overline{FL} should be tied low for the first FIFO in the chain, and tied high for all other FIFOs in the chain Retransmit: Acts as retransmit signal in STAND ALONE mode. \overline{RT} is used to enable the RETRANSMIT cycle. When taken LOW, \overline{RT} resets the read pointer to the first data location and the FIFO is then ready to retransmit data on the following READ operation(s). The flags will be affected according to specific data conditions.
7, 6, 5, 4, 31, 30, 29, 28, 3	6, 5, 4, 3, 27, 26, 25, 24, 2	D1-D9	Input	Data Inputs
24	21	\overline{EF}	Output	Empty Flag: Indicates empty FIFO memory when LOW, inhibiting further READ cycles.
9	8	\overline{FF}	Output	Full Flag: Indicates full FIFO memory when LOW, inhibiting further WRITE cycles.
23	20	$\overline{XO/HF}$	Output	Expansion Out: Acts as expansion out pin in DEPTH EXPANSION mode. \overline{XO} will pulse LOW on the last physical WRITE or the last physical read. \overline{XO} should be connected to \overline{XI} of the next FIFO in the daisy chain. Half-full Flag: Acts as Half Full Flag in STAND ALONE mode. \overline{HF} goes LOW when the FIFO becomes more than Half-Full; will stay LOW until the FIFO becomes Half-Full or less.
10, 11, 13, 14, 19, 20, 21, 22, 15	9, 10, 11, 12, 16, 17, 18, 19, 13	Q1-Q9	Output	Data Output: Output or high impedance.
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	Vss	Supply	Ground

FIFO

FUNCTIONAL DESCRIPTION

The MT52C9020 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible length FIFO buffer memory, with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: *For dual function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing the half-full flags the $\overline{XO}/\overline{HF}$ pin will be shown as $(\overline{XO})/\overline{HF}$.*

RESET

After V_{cc} is stable, RESET (\overline{RS}) must be taken LOW to initialize the read and write pointers and flags. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is LOW. If \overline{XI} is tied to \overline{XO} of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW, while \overline{FF} is HIGH. The WRITE cycle is initiated by the falling edge of \overline{W} and data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, the \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While \overline{FF} is LOW, any attempted writes will be inhibited, with no loss of data already stored in the FIFO. When a device is used in the STAND ALONE mode, $(\overline{XO})/\overline{HF}$ is asserted when the half-full-plus-one location ($2048/2 + 1$) is written. It will stay asserted until the FIFO becomes half-full or less. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and the FIFO is not empty (\overline{EF} is HIGH). The data-out (Q1-Q9) pins will go active (Low-Z) $\frac{1}{2}$ RLZ after the falling edge of \overline{R} and valid data will appear $\frac{1}{2}$ A after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is being used in the SINGLE DEVICE mode and the half-full-plus-one location is read, $(\overline{XO})/\overline{HF}$ will go HIGH after the rising edge of \overline{R} . When the FIFO is full (\overline{FF} LOW) and a READ is initiated, \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the EXPANDED mode, the last location read to a FIFO will cause $\overline{XO}/\overline{HF}$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9020 allows the receiving device to request that the data read earlier from the FIFO to be repeated, when less than 2047 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may again start reading the data from the beginning of the FIFO $\frac{1}{2}$ RTR after $(\overline{FL})/\overline{RT}$ is taken HIGH. The empty, half-full and full flags will be affected as specified for the data volume.

DATA FLOW-THROUGH

Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. FLOW-THROUGH READS are initiated from the rising edge of \overline{W} and access time is measured from the rising edge of \overline{EF} .




Figure 1
DEPTH EXPANSION

WIDTH EXPANSION

The FIFO word width can be expanded, in increments of 9 bits, using either the stand alone or groups of expanded-depth mode FIFOs. Expanded-width operation is achieved by tying devices together with all control lines (\bar{W} , \bar{R} , etc.) in common. The flags are monitored from one device or one expanded-depth group (Figure 1) when expanding depth and width.

DEPTH EXPANSION

Multiple MT52C9020s may be cascaded to expand the depth of the FIFO buffer. Three pins are used to expand the memory depth, $\bar{X}1$, $\bar{X}0/(\bar{H}F)$ and $\bar{F}L/(\bar{R}T)$. Figure 1 illustrates a typical three-device expansion. The DEPTH EXPANSION mode is entered during a RESET cycle, by tying the $\bar{X}0/(\bar{H}F)$ pin of each device to the $\bar{X}1$ pin of the next device in the chain. The first device to be loaded will have its $\bar{F}L/(\bar{R}T)$ pin grounded. The remaining devices in the chain will have $\bar{F}L/(\bar{R}T)$ tied HIGH. During RESET cycle, $\bar{X}0/(\bar{H}F)$ of each device is held HIGH, disabling reads and

writes to all FIFOs, except the first load device. When the last physical location of the first device is written, the $\bar{X}0/(\bar{H}F)$ pin will pulse LOW on the falling edge of \bar{W} . This will "pass" the write pointer to the next device in the chain, enabling writes to that device and disabling writes to the first MT52C9020. The writes will continue to go to the second device until last location WRITE. Then it will "pass" the write pointer to the third device.

The full condition of the entire FIFO array is signaled by "OR-ing" all the $\bar{F}F$ pins. On the last physical READ of the first device, its $\bar{X}0/(\bar{H}F)$ will pulse again. On the falling edge of \bar{R} , the read pointer is "passed" to the second device. The read pointer will, in effect, "chase" the write pointer through the extended FIFO array. The read pointer never overtakes the write pointer. An empty condition is signaled by OR-ing all of the $\bar{E}F$ pins. This inhibits further reads. While in the DEPTH EXPANSION mode, the half-full flag and retransmit functions are not available.

FIFO

TRUTH TABLE 1
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	\overline{RS}	\overline{RT}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}	\overline{HF}
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2
DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	\overline{RS}	\overline{FL}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. \overline{XI} is connected to \overline{XO} of previous device.
 \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}/\overline{DIR}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half Full Flag Output.

FIFO

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} supply relative to V _{SS}	-0.5V to +7.0V
Operating Temperature T _A (ambient)	0°C to 70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.0	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{CC} = \text{MAX}$ Outputs Open	I _{CC}		100	mA	3
Power Supply Current: Standby	$W, \bar{R} \geq V_{IH}; V_{CC} = \text{MAX}$	I _{SB1}		15	mA	
	$\bar{W}, \bar{R} \geq V_{CC} - 0.2; V_{CC} = \text{MAX}$ V _{IL} ≤ V _{SS} +0.2, V _{IH} ≥ V _{CC} -0.2; f = 0	I _{SB2}		5	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-10	10	μA	
Output Leakage Current	Output(s) Disabled, 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{CC} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5.0V ± 10%)

A.C. CHARACTERISTICS		-15		-20		-25		-35		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Shift Frequency	F _s		40		33.3		28.5		22.2	MHz	
Access time	t _A		15		20		25		35	ns	
Read cycle time	t _{RC}	25		30		35		45		ns	
Read command recovery time	t _{RR}	10		10		10		10		ns	
Read command pulse width	t _{RPW}	15		20		25		35		ns	6
Read LOW to Low-Z	t _{RLZ}	5		5		5		5		ns	
Read to HIGH to High-Z	t _{RHZ}		15		15		18		20	ns	
Data hold from \bar{R} HIGH	t _{OH}	5		5		5		5		ns	
Write cycle time	t _{WC}	25		30		35		45		ns	
Write command pulse width	t _{WPW}	15		20		25		35		ns	6
Write command recovery time	t _{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t _{WLZ}	5		5		5		5		ns	5
Data setup time	t _{DS}	10		12		15		20		ns	
Data hold time	t _{DH}	0		0		0		0		ns	
Reset cycle time	t _{RSC}	25		30		35		45		ns	
Reset pulse width	t _{RSP}	15		20		25		35		ns	6
Reset recovery time	t _{RSR}	10		10		10		10		ns	
Read HIGH to Reset HIGH	t _{RRS}	15		20		25		35		ns	
Write HIGH to Reset HIGH	t _{WRS}	15		20		25		35		ns	
Retransmit cycle time	t _{RTC}	25		30		35		45		ns	
Retransmit pulse width	t _{RT}	15		20		25		35		ns	
Retransmit recovery time	t _{RTR}	10		10		10		12		ns	
Retransmit setup time	t _{RTS}	15		20		25		35		ns	
Reset to $\bar{E}F$ LOW	t _{EFL}		25		30		35		45	ns	
Reset to $\bar{H}F$ $\bar{F}F$ HIGH	t _{HFH} , t _{FFH}		25		30		35		45	ns	
Read LOW to $\bar{E}F$ LOW	t _{REF}		20		20		25		35	ns	
Read HIGH to $\bar{F}F$ HIGH	t _{RFF}		20		20		25		35	ns	
Write LOW to $\bar{F}F$ LOW	t _{WFF}		20		20		25		35	ns	
Write HIGH to $\bar{E}F$ HIGH	t _{WEF}		20		20		25		35	ns	
Write LOW to $\bar{H}F$ LOW	t _{WHF}		25		30		35		45	ns	
Read HIGH to $\bar{H}F$ HIGH	t _{RHF}		25		30		35		45	ns	
Read pulse after $\bar{E}F$ HIGH	t _{RPE}	15		20		25		35		ns	5
Write pulse width after $\bar{F}F$ HIGH	t _{WPF}	15		20		25		35		ns	5
Read/Write to $\bar{X}O$ LOW	t _{XOL}		20		20		25		35	ns	
Read/Write to $\bar{X}O$ HIGH	t _{XOH}		20		20		25		35	ns	
$\bar{X}I$ pulse width	t _{XIP}	15		20		25		35		ns	
$\bar{X}I$ setup time	t _{XIS}	10		12		15		15		ns	
$\bar{X}I$ recovery time	t _{XIR}	10		10		10		10		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Flow-through mode only.
6. Pulse widths less than minimum are not allowed.

AC TEST CONDITIONS

Input pulse level	0 to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See Figure 2







Fig. 2
OUTPUT LOAD EQUIVALENT

RESET




ASYNCHRONOUS READ AND WRITE




 DON'T CARE
 UNDEFINED

FIFO


EMPTY FLAG




FULL FLAG




HALF-FULL FLAG



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.


EXPANSION MODE ($\overline{X1}$)




RETRANSMIT



WRITE FLOW-THROUGH



READ FLOW-THROUGH



 DON'T CARE
 UNDEFINED

FIFO

FIFO

2K x 9 FIFO

WITH PROGRAMMABLE FLAGS

FEATURES

- Very high speed: 15, 20, 25 and 35ns access
- High-performance, low-power CMOS process
- Single +5V ±10% supply
- Low power: 5mW typical (standby); 350mW typical (active)
- TTL compatible inputs and outputs
- Asynchronous READ and WRITE
- Two fully configurable Almost Full and Almost Empty Flags
- Programmable Half Full Flag or Full/Empty Flag option eliminates external counter requirement
- Register loading via the input or output pins
- Auto-retransmit capability in single-device mode
- Fully expandable by width and depth
- Pin and function compatible with standard FIFOs

OPTIONS

- Timing
 - 15ns access time
 - 20ns access time
 - 25ns access time
 - 35ns access time

MARKING

- Packages


Plastic DIP (300 mil)	None
Plastic DIP (600 mil)	W
Ceramic DIP (600 mil)	C
PLCC	EJ
Ceramic LCC	EC
Plastic SOJ	DJ

GENERAL DESCRIPTION

The Micron FIFO family employs high-speed, low-power CMOS designs using a true dual-port, six-transistor memory cell with resistor loads.

These devices are written and read in a first-in-first-out (FIFO) sequence. Dual read and write pointers handle the internal addressing, so no external address generation is required. Information may be written to and read from the FIFO asynchronously and independently at the input and output ports. This allows information to be transferred independently in and out of the FIFO at varying data rates.

When not configured, the MT52C9022 defaults to a standard FIFO with empty (\overline{EF}), full (\overline{FF}) and half-full (\overline{HF}) flag pins. The MT52C9022 can be configured for programmable



flags by loading the internal flag registers (as described under "Register Load Mode" on page 8-73). In configured mode, up to three flags are provided. The first two are the almost empty flag (\overline{AEF}) and the almost full flag (\overline{AFF}) with independently programmable offsets. The third one is either an \overline{HF} or a full and empty (\overline{FE}) flag, depending on the bit configuration of the registers. A retransmit pin allows data to be re-sent on the receiver's request when the FIFO is in the STAND ALONE mode.

The depth and/or width of the FIFO can be expanded by cascading multiple devices. The MT52C9022 is speed, function and pin compatible with lower density FIFOs from Micron.

PIN DESCRIPTIONS

LCC PIN NUMBER(S)	DIP PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
25	22	\overline{RS}	Input	Reset: This pin is used to reset the device and load internal flag registers. During device reset, all internal pointers and registers are cleared.
2	1	\overline{W}	Input	Write: A LOW on this pin loads data into the device. The internal write pointer is incremented after the rising edge of the write input.
18	15	\overline{R}	Input	Read: A LOW on this pin puts the oldest valid data byte in the memory array on the output bus. The internal read pointer is incremented at the rising edge of the read signal. Outputs are High-Z when this pin is HIGH.
8	7	\overline{XI}	Input	Expansion In: This pin is used for DEPTH EXPANSION mode. In SINGLE DEVICE mode, it should be grounded. In EXPANDED mode, it should be connected to Expansion-Out (\overline{XO}) of the previous device in the daisy chain.
26	23	FL/RT/DIR	Input	First Load/Retransmit/Direction: When in single-device mode, this pin can be used to initiate a reread of the previously read data. When in REGISTER LOAD mode, the pin is used for register loading direction. When it is LOW, registers are loaded through the data output pins. When it is HIGH, registers are loaded through the data input pins. In DEPTH EXPANSION mode, this pin should be tied LOW if the device is the first one in the chain and tied HIGH if it is not the first one.
7, 6, 5, 4, 31, 30 29, 28, 3	6, 5, 4, 3, 27 26, 25, 24, 2	D1-D9	Input	Data Inputs: Data on these lines are stored in the memory array or flag registers during array WRITE or register programming, respectively.
24	21	EF/AEF	Output	Empty Flag/Almost Empty Flag: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is an Empty Flag output. When in CONFIGURED mode, it is an Almost Empty Flag output. This pin is active LOW.
9	8	FF/AFF	Output	Full Flag/Almost Full Flags: This output pin indicates the FIFO status. When in NONCONFIGURED mode, this pin is a Full Flag output. When in CONFIGURED mode, it is an Almost Full Flag output. This pin is active LOW.
23	20	\overline{XO} /HF/FE	Output	Expansion Out/Half Full/Full/Empty: This pin's function is determined by its operation mode. When in SINGLE DEVICE mode, this pin is either HF Flag or a Full/Empty Flag, depending on the state of the most significant bit of Almost Full Flag Register. The pin is an \overline{XO} output when the part is in DEPTH EXPANSION mode. This pin defaults to \overline{XO} /HF in NONCONFIGURED mode.
10, 11, 13, 14 19, 20, 21, 22, 15	9, 10, 11, 12, 16 17, 18, 19, 13	Q1-Q9	I/O	Data Output: These pins may be used for data retrieval. The pins become inputs during register loading with DIR input HIGH. The outputs are disabled (High-Z) during device idle (\overline{R} = HIGH).
32	28	Vcc	Supply	Power Supply: +5V \pm 10%
16	14	GND	Supply	Ground

FUNCTIONAL DESCRIPTION

The MT52C9022 uses a dual port SRAM memory cell array with separate read and write pointers. This results in a flexible-length FIFO buffer memory with independent, asynchronous READ and WRITE capabilities and with no fall-through or bubble-through time constraints.

Note: For multiple function pins, the function that is not being discussed will be surrounded by parentheses. For example, when discussing half-full flags, the $\overline{XO}/\overline{HF}/\overline{FE}$ pin will be shown as $(\overline{XO})/\overline{HF}/(\overline{FE})$.

RESET

After V_{CC} is stable, Reset (\overline{RS}) must be taken LOW with both \overline{R} and \overline{W} HIGH to initialize the read and write pointers and flags. This also clears all internal registers. During the reset pulse, the state of the \overline{XI} pin will determine if the FIFO will operate in the STAND ALONE or DEPTH EXPANSION mode. The STAND ALONE mode is entered if \overline{XI} is tied LOW. If \overline{XI} is connected to $\overline{XO}/(\overline{HF})$ of another FIFO, the DEPTH EXPANSION mode is selected.

WRITING THE FIFO

Data is written into the FIFO when the write strobe (\overline{W}) pin is taken LOW and if the FIFO is not full. The WRITE cycle is initiated by the falling edge of \overline{W} . Data on the D1-D9 pins are latched on the rising edge. If the location to be written is the last empty location in the FIFO, \overline{FF} will be asserted (LOW) after the falling edge of \overline{W} . While the \overline{FF} is asserted, all writes are inhibited and previously stored data are unaffected. The first WRITE to an empty FIFO will cause \overline{EF} to go HIGH after the rising edge of \overline{W} . When operating in the DEPTH EXPANSION mode, the last location write to a FIFO will cause $\overline{XO}/(\overline{HF})$ to pulse LOW. This will enable writes to the next FIFO in the chain.

READING THE FIFO

Information is read from the FIFO when the read strobe (\overline{R}) pin is taken LOW and FIFO is not empty (\overline{EF} is High). The data-out (Q1-Q9) pins will go active (Low-Z) \dagger RLZ after the falling edge of \overline{R} . Valid data will appear \dagger A after the falling edge of \overline{R} . After the last available data word is read, \overline{EF} will go LOW upon the falling edge of \overline{R} . While \overline{EF} is asserted LOW, any attempted reads will be inhibited and the outputs will stay inactive (High-Z). When the FIFO is full and a READ is initiated, the \overline{FF} will go HIGH after the rising edge of \overline{R} . When operating in the expanded mode, the last location read from a FIFO will cause $\overline{XO}/(\overline{HF})$ to pulse LOW. This will enable further reads from the next FIFO in the chain.

RETRANSMIT

In the STAND ALONE mode, the MT52C9022 allows the receiving device to request that data just read from the FIFO be repeated, when less than 2047 writes have been performed between resets. When the $(\overline{FL})/\overline{RT}/(\overline{DIR})$ pin is taken LOW, the read pointer is reset to the first location while the write pointer is not affected. The receiver may start reading the data from the beginning of the FIFO \dagger RTR after $(\overline{FL})/\overline{RT}/(\overline{DIR})$ is taken HIGH. Some or all flags may be affected depending on the location of the read and write pointers before and after the retransmit.

DATA FLOW-THROUGH


Data flow-through is a method of writing and reading the FIFO at its full and empty boundaries, respectively. By holding \overline{W} LOW when the FIFO is full, a WRITE can be initiated from the next ensuing READ pulse. This is referred to as a FLOW-THROUGH WRITE. FLOW-THROUGH WRITES are initiated from the rising edge of \overline{R} . When the FIFO is empty, a FLOW-THROUGH READ can be done by holding \overline{R} LOW and letting the next WRITE initiate the READ. Flow-through reads are initiated from the rising edge of \overline{W} , and access time is measured from the rising edge of the empty flag.

REGISTER LOAD MODE

This mode of operation is used to reset the device and program the internal flag registers. This yields an almost full and an almost empty flag (DIP package pins 8 and 21 respectively) and a half-full or $\overline{F}/\overline{E}$ flag (DIP package pin 20).

Two 9-bit internal registers have been provided for flag configuration. One is the almost full flag register (AFFR) and the other is the almost empty flag register (AEFR). Bit configurations of the two registers are shown below.

REGISTER SET FOR MT52C9022



Note that bits 0-7 are used for offset setting. The offset value ranges from 1 to 255 words. Each offset value corresponds to a 2-byte increment. This provides a maximum offset of 510 bytes.

Bits 6 and 7 are reserved for future offset expansion. Bit 8 of the AFFR is used for configuration of $\overline{HF}/\overline{FE}$ pin. When this bit is set LOW, the $\overline{HF}/\overline{FE}$ pin is configured as an \overline{HF} flag output. When it is set high, the $\overline{HF}/\overline{FE}$ is configured as an $\overline{F}/\overline{E}$ flag output.

Bit 8 of the AEFR is used for reset locking. When this bit is set LOW, subsequent device RESET or REGISTER LOADING cycles reset the device. When the bit is programmed HIGH, subsequent RESET cycles are ignored. In this mode, the flag registers can be reconfigured without device reset. The part can be reset by cycling power to the device or by writing zero (0) into bit 8 of the AEFR register followed by a DEVICE RESET or REGISTER LOAD.

Flag registers are loaded by bringing \overline{RS} LOW followed by the \overline{R} input. The \overline{R} pin should be brought LOW t_{RS} after

the \overline{RS} becomes LOW. The registers may be loaded via the input pins or the output pins depending on the status of the DIR control input. Data is latched into the registers at the rising edge of the \overline{W} control pin. The first WRITE loads the AFFR while the second WRITE loads the AEFR. This loading order is fixed.

BIDIRECTIONAL MODE

Applications requiring data buffering between two systems (each system capable of READ and WRITE operations) can be achieved by using two MT52C9022s. Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). Both depth expansion and width expansion may be used in this mode.

FLAG TIMING

A total of three flag outputs are provided in either CONFIGURED or NONCONFIGURED mode. In the NONCONFIGURED mode, the three flags are \overline{HF} flag, \overline{EF} and \overline{FF} . The \overline{HF} flag goes active when more than half the FIFO is full. The flag goes inactive when the FIFO is half full or less.

The full and empty flags are asserted when the last byte is written to or read out of the FIFO, respectively. They are deasserted when the first byte is loaded into an empty FIFO or read out of a full FIFO, respectively. All three flag outputs are active LOW.

When the device is programmed, the \overline{AFF} and \overline{AEF} go active after a READ/WRITE cycle initiation of the location corresponding to the programmed offset value. For example, if the AEFR is programmed with a 10-byte offset (loading a Hex value of 05), the \overline{AEF} flag goes active while reading the 10th location before the FIFO is empty. The flag goes inactive when there are 10 or more bytes left in the FIFO. The assertion timing and deassertion timing of the \overline{AFF} are the same.

The third flag in the PROGRAM mode is either \overline{HF} or $\overline{F}/\overline{E}$ flag depending on the state of the highest bit of the AFFR. If the device is programmed for \overline{HF} flag, it functions like the \overline{HF} flag in NONPROGRAMMED mode. If the device is configured for $\overline{F}/\overline{E}$ flag, the pin will be active (LOW) when the FIFO is either empty or full. The condition of the FIFO is determined by the state of $\overline{F}/\overline{E}$ together with states of \overline{AFF} and \overline{AEF} (example: if $\overline{F}/\overline{E}$ is LOW and \overline{AFF} is LOW but \overline{AEF} is HIGH, the FIFO is full).

TRUTH TABLE 1
SINGLE-DEVICE CONFIGURATION/WIDTH-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	\overline{RS}	\overline{RT}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}	\overline{HF}
RESET	0	X	0	Location Zero	Location Zero	0	1	1
RETRANSMIT	1	0	0	Location Zero	Unchanged	1	X	X
READ/WRITE	1	1	0	Increment (1)	Increment (1)	X	X	X

NOTE: 1. Pointer will increment if flag is HIGH.

TRUTH TABLE 2
DEPTH-EXPANSION/COMPOUND-EXPANSION Mode

MODE	INPUTS			INTERNAL STATUS		OUTPUTS	
	\overline{RS}	\overline{FL}	\overline{XI}	Read Pointer	Write Pointer	\overline{EF}	\overline{FF}
RESET First Device	0	0	(1)	Location Zero	Location Zero	0	1
RESET All other Devices	0	1	(1)	Location Zero	Location Zero	0	1
READ/WRITE	1	X	(1)	X	X	X	X

NOTE: 1. \overline{XI} is connected to \overline{XO} of previous device.
 \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}/\overline{DIR}$ = First Load/Retransmit, \overline{EF} = Empty Flag Output, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half Full Flag Output.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{cc} supply relative to V _{ss}	-0.5V to +7.0V
Operating Temperature T _A (ambient)	0°C to 70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 10%)

DESCRIPTION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V _{IH}	2.0	V _{cc} +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V _{IL}	-0.5	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C; V_{cc} = 5.0V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX				UNITS	NOTES
				-15	-20	-25	-35		
Power Supply Current: Operating	$\bar{W}, \bar{R} \leq V_{IL}; V_{cc} = \text{MAX}$ f = MAX = 1/'RC Outputs Open	I _{cc}		120	115	110	100	mA	3
Power Supply Current: Standby	$\bar{W}, \bar{R} \geq V_{IH}; V_{cc} = \text{MAX}$ f = MAX = 1/'RC	I _{SB1}		15	15	15	15	mA	
	$\bar{W}, \bar{R} \geq V_{cc} - 0.2; V_{cc} = \text{MAX}$ V _{IL} ≤ V _{ss} +0.2, V _{IH} ≥ V _{cc} -0.2; f = 0	I _{SB2}		5	5	5	5	mA	
Input Leakage Current	0V ≤ V _{IN} ≤ V _{cc}	I _{LI}	-10	10	10	10	10	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{cc}	I _{LO}	-10	10	10	10	10	μA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	2.4					V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}					0.4	V	1

CAPACITANCE

(V_{IN} = 0V; V_{OUT} = 0V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1MHz V _{cc} = 5V	C _I		8	pF	4
Output Capacitance		C _O		8	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured and nonconfigured modes) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Shift frequency	t_{RF}		40		33.3		28.5		22.2	MHz	
READ cycle time	t_{RC}	25		30		35		45		ns	
Access time	t_A		15		20		25		35	ns	6
READ recovery time	t_{RR}	10		10		10		10		ns	
Read pulse width	t_{RPW}	15		20		25		35		ns	
Read LOW to Low-Z	t_{RLZ}	5		5		5		5		ns	7
Read to HIGH to High-Z	t_{RHZ}		15		15		18		20	ns	7
Data HOLD from \bar{R} HIGH	t_{OH}	5		5		5		5		ns	
WRITE Cycle											
WRITE cycle time	t_{WC}	25		30		35		45		ns	
Write pulse width	t_{WPW}	15		20		25		35		ns	6
WRITE recovery time	t_{WR}	10		10		10		10		ns	
Write HIGH to Low-Z	t_{WLZ}	5		5		5		5		ns	5, 7
Data setup time	t_{DS}	10		12		15		18		ns	
Data hold time	t_{DH}	0		0		0		0		ns	
RETRANSMIT Cycle											
Retransmit cycle time	t_{RTC}	25		30		35		45		ns	
Retransmit pulse width	t_{RT}	15		20		25		35		ns	
Retransmit recovery time	t_{RTR}	10		10		10		12		ns	
Retransmit command setup time	t_{RTS}	15		20		25		35		ns	
RESET Cycle											
RESET cycle time (no register programming)	t_{RSC}	25		30		35		45		ns	
Reset pulse width	t_{RSP}	15		20		25		35		ns	6
Reset recovery time	t_{RSR}	10		10		10		10		ns	
\bar{R} S LOW to \bar{R} LOW	t_{RS}	15		20		25		35		ns	
Reset and register programming cycle time	t_{RSPC}	85		100		115		145		ns	
\bar{R} LOW to DIR valid (register load cycle)	t_{RDV}	5		5		5		5		ns	
\bar{R} LOW to register load	t_{RW}	10		10		10		10		ns	
\bar{W} HIGH to \bar{R} S LOW	t_{WRS}	0		0		0		0		ns	
\bar{R} HIGH to \bar{R} S LOW	t_{RRS}	0		0		0		0		ns	

NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3.0V for pulse width < 20ns.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Data flow-through data mode only.
6. Pulse widths less than minimum are not allowed.
7. Values guaranteed by design, not currently tested.
8. \bar{R} and DIR signals must go inactive (HIGH) coincident with \bar{R} S going inactive (HIGH).
9. DIR must become valid before \bar{W} goes active (LOW).



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Applicable for configured mode only) ($T_A = 0^{\circ}\text{C}$ to 70°C ; $V_{CC} = 5.0\text{V} \pm 10\%$)

A.C. CHARACTERISTICS		-15		-20		-25		-35			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Expansion Mode Timing											
$\overline{R}/\overline{W}$ to \overline{XO} LOW	t_{XOL}		20		20		25		35	ns	
$\overline{R}/\overline{W}$ to \overline{XO} HIGH	t_{XOH}		20		20		25		35	ns	
\overline{XI} pulse width	t_{XIP}	15		20		25		35		ns	
\overline{XI} command setup time to $\overline{R}/\overline{W}$	t_{XIS}	10		12		15		15		ns	
\overline{XI} command recovery time	t_{XIR}	10		10		10		10		ns	
Flags Timing											
\overline{W} HIGH to Flags Valid	t_{WFV}		15		15		15		15	ns	
\overline{RS} to \overline{EF} LOW	t_{EFL}		25		30		35		45	ns	
\overline{R} LOW to \overline{EF} LOW	t_{REF}		20		20		25		35	ns	
\overline{W} HIGH to \overline{EF} HIGH	t_{WEF}		20		20		25		35	ns	
\overline{R} pulse after \overline{EF} HIGH	t_{RPE}	15		20		25		35		ns	5
\overline{RS} to \overline{HF} , \overline{FF} HIGH	t_{HFH} , t_{FFH}		25		30		35		45	ns	
\overline{R} HIGH to \overline{FF}	t_{RFF}		15		20		25		30	ns	
\overline{W} LOW to \overline{FF} LOW	t_{WFF}		20		20		25		35	ns	
\overline{W} pulse width after \overline{FF} HIGH	t_{WPF}	15		20		25		35		ns	5
\overline{W} LOW to \overline{HF} LOW	t_{WHF}		25		30		35		45	ns	
\overline{R} HIGH to \overline{HF} HIGH	t_{RHF}		25		30		35		45	ns	
\overline{R} HIGH to \overline{AFF}	t_{RAFF}		25		30		35		45	ns	
\overline{W} LOW to \overline{AFF}	t_{WAFF}		25		30		35		45	ns	
\overline{R} LOW to \overline{AEF} LOW	t_{RAEF}		25		30		35		45	ns	
\overline{W} HIGH to \overline{AEF}	t_{WAEF}		25		30		35		45	ns	

FIFO

AC TEST CONDITIONS

Input pulse level 0 to 3.0V
 Input rise and fall times 5ns
 Input timing reference level 1.5V
 Output reference level 1.5V
 Output load See Figure 2






Figure 2
OUTPUT LOAD EQUIVALENT

RESET
(WITH NO REGISTER PROGRAMMING)




ASYNCHRONOUS READ AND WRITE




 DON'T CARE
 UNDEFINED


EMPTY FLAG



FULL FLAG




**HALF-FULL FLAG
(FOR CONFIGURED AND NONCONFIGURED MODES)**



 DON'T CARE
 UNDEFINED


FIFO

EXPANSION MODE ($\overline{X0}$)




NOTE: 1. $\overline{X0}$ of the Device 1 is connected to $\overline{X1}$ of Device 2.


EXPANSION MODE ($\overline{X1}$)



RESET/REGISTER PROGRAMMING CYCLE TIME ^{8, 9}




ALMOST FULL FLAG (2-BYTE OFFSET)



FIFO

ALMOST EMPTY FLAG (10-BYTE OFFSET)



FIFO

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

APPLICATION/TECHNICAL NOTE SELECTION GUIDE

Application/Technical Note	Title	Page
TN-04-01	DRAM POWER-UP AND REFRESH CONSTRAINTS	9-1
TN-04-02	MT4C1664 AND MT4C1665 COMPATIBILITIES	9-3
TN-04-03	MT4C1664: 256 KILOBYTE MEMORY SYSTEM WITH FOUR $\overline{\text{RAS}}$ LINES	9-5
TN-04-04	MT4C1664: 256 KILOBYTE MEMORY SYSTEM WITH FOUR $\overline{\text{CAS}}$ LINES	9-7
TN-04-05	4 MEG DRAM — DIRECT 1 MEG COMPATIBILITY	9-9
TN-04-06	UNDERSTANDING DRAM LATE-WRITE CYCLES	9-11
TN-43-01	MT43C4257/MT43C4258 COMPARISON	9-13
TN-05-02	SRAM BUS CONTENTION DESIGN CONSIDERATIONS	9-15
TN-05-03	SRAM CAPACITIVE LOADING	9-19
TN-05-06	1 MEG FAST SRAM TYPICAL OPERATING CURVES	9-21
TN-05-07	256K FAST SRAM TYPICAL OPERATING CURVES	9-23
TN-05-08	64K FAST SRAM TYPICAL OPERATING CURVES	9-25
AN-56-01	MT56C0816 CACHE DATA SRAM FAMILY	9-27

TECHNICAL NOTE

DRAM POWER-UP AND REFRESH CONSTRAINTS

INTRODUCTION

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding and addressing these incompatibilities and providing for them will offer designers and system users greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a \overline{WCBR} , which is CBR with the \overline{WE} pin held at a logical HIGH level.

The reason for \overline{WCBR} instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the the 4 Meg into the JEDEC-specified test mode (WCBR). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIPs, pin 5 on SOJs and pin 8 on ZIPs). This HIGH signal is usually a "super voltage" ($V_{in} \geq 7.5V$), so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.


POWER-UP

The 4 Meg \overline{WCBR} constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} -ONLY REFRESH or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY or a \overline{WCBR} REFRESH cycle.

SUMMARY

The 1 Meg and 4 Meg are compatible, with the following exceptions:

1. The 1 Meg test pin is the A10 pin on the 4 Meg.
2. For standard test mode, the 1 Meg requires a vaild HIGH on the test pin while the 4 Meg requires a CBR cycle with \overline{WE} LOW.
3. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be a "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH (\overline{WCBR}).
4. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may use \overline{RAS} -ONLY REFRESH or \overline{WCBR} REFRESH cycles, exclusively.



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

TECHNICAL NOTE

MT4C1664 AND MT4C1665 COMPATIBILITIES

INTRODUCTION

Micron provides the 64K x 16 DRAM in two versions: MT4C1664 and MT4C1665. The MT4C1664 has two \overline{WE} pins which allow for BYTE-WRITE cycles. It does not support WRITE-PER-BIT. The MT4C1665 has one \overline{WE} pin and offers nonpersistent, WRITE-PER-BIT (MASKED WRITE) cycles.

COMPATIBILITY

The MT4C1664 and MT4C1665 may be used interchangeably, provided precautions are taken ahead of time. The memory system may not utilize the WRITE-PER-BYTE feature of the MT4C1664 or the WRITE-PER-BIT feature of the MT4C1665 in order to maintain interchangeability.

At the system level, a special timing constraint exists. \overline{WE} must be held HIGH when \overline{RAS} transitions from HIGH to LOW (preventing the MT4C1665 from performing WRITE-PER-BIT cycles). The two \overline{WE} traces must be connected together (pins 12 and 13 on SOJ or pins 22 and 23 on ZIP) in order to ensure that all 16 bits will be written on the MT4C1664.

The MT4C1664 and MT4C1665 are now interchangeable.

The MT4C1664 will have twice the capacitive load on the write enable signal as the MT4C1665 due to its two \overline{WE} pins. Its \overline{WE} timing will be a "don't care" when \overline{RAS} transitions from HIGH to LOW while the MT4C1665 will enter a WRITE-PER-BIT cycle if \overline{WE} is LOW when \overline{RAS} transitions from HIGH to LOW.

The MT4C1665 can provide the BYTE-WRITE capability of the MT4C1664 by allowing the mask register to be enabled by bytes. However, this may not be practical since it requires additional circuitry.

SUMMARY

An application that performs 16-bit word writes will allow either the MT4C1664 or MT4C1665 to be used. The MT4C1664 must have both \overline{WE} pins connected, doubling capacitance on the write enable signal, but its timing is a "don't care" when \overline{RAS} goes LOW. On the other hand, the MT4C1665 has only one \overline{WE} for lower capacitance, but \overline{WE} must always be held HIGH when \overline{RAS} transitions from HIGH to LOW (refer to Note 1).




Figure 1
MT4C1665 TIMING CONSTRAINTS

NOTE: 1. Applies to MT4C1665 only. The MT4C1664 specifies these as "don't cares" during this portion of operation.

TECHNICAL NOTE

MT4C1664: 256 KILOBYTE MEMORY SYSTEM WITH FOUR RAS LINES

INTRODUCTION


Micron's MT4C1664 64K x 16 DRAM is a great solution for replacing 64K x 4 DRAMs in VGA systems. For a 256 kilobyte (KB) memory system, two MT4C1664s replace eight 64K x 4 DRAMs, resulting in improved reliability and performance margins, decreased power consumption, reduced costs and board savings, while maintaining state-of-the-art technology.

This application note shows how the MT4C1664 may be interfaced with a 256KB memory system using four $\overline{\text{RAS}}$

controls and EARLY-WRITE cycles ($\overline{\text{OE}}$ grounded). Reference to the MT4C1664 data sheet will be helpful in understanding how the MT4C1664 functions. The schematic in Figure 1 shows 256KB memory systems using four $\overline{\text{RAS}}$ controls and EARLY-WRITE cycles and how memory is implemented with both the MT4C1664 and 64K x 4 DRAMs.

The same schematic for the MT4C1664 may also be used in systems using LATE-WRITE cycles (OE controlled).

256KB DRAM Memory System With Micron's MT4C1664 (2)



256KB DRAM Memory System With 64K x 4 devices (8)




Figure 1
256KB EARLY-WRITE MEMORY

TECHNICAL NOTE

MT4C1664: 256 KILOBYTE MEMORY SYSTEM WITH FOUR CAS LINES

INTRODUCTION

Micron's MT4C1664 64K x 16 DRAM is a great solution for replacing 64K x 4 DRAMs in VGA systems. For a 256 kilobyte (KB) memory system, two MT4C1664s will replace eight 64K x 4 DRAMs, resulting in improved reliability and performance margins, decreased power consumption, reduced costs and board savings while maintaining state-of-the-art technology.

This application note shows how the MT4C1664 may interface with a 256KB memory system using four $\overline{\text{CAS}}$ controls and EARLY-WRITE cycles ($\overline{\text{OE}}$ grounded).

Reference to the MT4C1664 data sheet will be helpful in understanding how the MT4C1664 functions. The schematic in Figure 1 shows 256KB memory systems using four $\overline{\text{CAS}}$ controls and EARLY-WRITE cycles and how memory is implemented with both the MT4C1664 and 64K x 4 DRAMs.

The same schematic for the MT4C1664 may also be used in systems using LATE-WRITE cycles ($\overline{\text{OE}}$ controlled), except Note 1 no longer applies and the two delay paths may be equal.




Figure 1
256KB EARLY-WRITE MEMORY

NOTE: 1. This delay path needs to be slightly longer than the two NAND gates to ensure the $\overline{\text{WE}}$ to $\overline{\text{CAS}}$ setup time is met. This will guarantee the DRAM will always be in EARLY-WRITE during WRITE cycles.

TECHNICAL NOTE

4 MEG DRAM — DIRECT 1 MEG COMPATIBILITY

INTRODUCTION

The JEDEC 4 Meg DRAM introduces three potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up and the JEDEC test mode.

Micron provides two versions of the 4 Meg DRAM. The standard version will not have the JEDEC test mode allowing for 1 Meg DRAM compatibility. The second version will offer the JEDEC test mode.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR (CAS-BEFORE-RAS) REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be \overline{WCBR} , which is CBR with the \overline{WE} pin held at a logical HIGH level.

The reason for \overline{WCBR} instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC specified test mode (WCBR).


POWER-UP

The 4 Meg \overline{WCBR} constraint may also introduce another

problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP cycle is more restrictive in that eight \overline{RAS} -ONLY REFRESH or \overline{WCBR} REFRESH cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode for normal operation. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} -ONLY or a \overline{WCBR} REFRESH cycle.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with \overline{WE} as a "don't care" during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM requiring "supervoltage" to access the 4 Meg JEDEC WCBR test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 Meg DRAM. Note that the eight POWER-UP cycles should be refresh cycles only in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF JEDEC WCBR TO MICRON 4 MEG CBR

TECHNICAL NOTE

UNDERSTANDING DRAM LATE-WRITE CYCLES

INTRODUCTION

There are three different cycles possible to write to a DRAM: EARLY-WRITE cycles, READ-MODIFY-WRITE cycles and LATE-WRITE cycles. The industry standards for DRAM WRITE cycles are fairly consistent for both the EARLY-WRITE and READ-MODIFY-WRITE cycles. An exception exists for the "LATE-WRITE" cycle.

The use of "OE controlled WRITE," "Delayed WRITE" and "LATE-WRITE" all signify the same WRITE cycle described above.

SPLIT D AND Q DRAM

A LATE-WRITE cycle is a READ-MODIFY-WRITE except the READ portion is not guaranteed and the D and Q pins are separate paths (D and Q cannot be connected together). This is accomplished by ignoring the timing parameters t_{RWD} , t_{AWD} and t_{CWD} .

COMMON DQ DRAM

A LATE-WRITE cycle is a READ-MODIFY-WRITE (see Figure 1) except that the READ portion is not utilized. This is accomplished by keeping the output enable pin (\overline{OE}) HIGH throughout the cycle. The timing parameters t_{RWD} , t_{AWD} and t_{CWD} no longer apply since \overline{OE} is HIGH.

This condition can be viewed as an EARLY-WRITE with t_{WCS} "sliding" past the \overline{CAS} time and violating the 0ns setup time (WE going LOW prior to \overline{CAS} going LOW). But, since the output buffers are not being used (\overline{OE} is HIGH), t_{WCS} and t_{CWD} are no longer required.

This condition can be viewed as an EARLY-WRITE with t_{WCS} "sliding" past the \overline{CAS} time and violating the 0ns setup time (WE going LOW prior to \overline{CAS} going LOW). But, since the output buffers are not being used (\overline{OE} is HIGH), t_{WCS} and t_{CWD} are no longer required.

This cycle is not available on applications that have the D and Q connected together as the output will contend with the input.

Be cautious anytime \overline{OE} is brought LOW (possibly a noise spike occurs), as the output buffers could turn on and cause contention with the data bus, which could corrupt input data.

SUMMARY

A LATE-WRITE cycle is most useful on common DQ DRAMs. Use caution to ensure the output enable pin is properly controlled.

The term used for such a WRITE cycle varies throughout




Figure 1
READ-MODIFY-WRITE (MULTIPLE DQ) TIMING

TECHNICAL NOTE

MT43C4257/MT43C4258 COMPARISON

INTRODUCTION

Micron Technology, Inc., offers its Triple Port DRAM (TPDRAM) in two versions. The MT43C4257 supports the JEDEC Split SAM Status Function (QSF) pin as defined for VRAMs. The MT43C4258 supports a variation of the QSF function called the Split SAM Special Function (SSF) input function. Other than this difference, the function and performance of the two devices are identical.

MT43C4257 — QSF OUTPUT

The QSF output pin of the MT43C4257 is identical in function to the QSF pin of the MT42C4255 256K x 4 VRAM. The QSF output pin indicates which half of the SAM is being accessed. When data is accessed from the lower half, the QSF is LOW; when data is accessed from the upper half, QSF is HIGH (see Figure 1). When using the MT43C4257 or any standard VRAM in the split SAM mode, the transition between SAM halves occurs only when the SAM-half boundary is reached by the Address Pointer. This is address count 255 for the lower half and 511 for the upper half. When this boundary is reached, the new Tap Address for

the next SAM-half is loaded ("X" for the lower, "Y" for the upper). The following SC will access data from the new half.

MT43C4258 — SSF INPUT

The MT43C4258 introduces functionality to the TPDRAM that is not available on standard VRAMs. By making the "QSF" pin an input (SSF), a higher degree of design flexibility is offered to the system engineer. The SSF applies only to split transfer cycles. It will allow access to be switched from one half of the SAM to the other at will. If SSF is HIGH at the rising edge of serial clock, the split SAM access will be switched to the other half of the SAM (See Figure 2).

By taking SSF HIGH for the rising edge of a serial clock (location "A" for the lower half, "B" for the upper), the access from the current half may be terminated. Data from this clock will appear on the outputs when in serial output mode or will be written if in serial input mode.

The next serial clock will access data at the new Tap Address ("X" for the lower, "Y" for the upper) of the next half. The SSF input acts as a "stop address" input so the




Figure 1
QSF OPERATION FOR THE MT43C4257 (SERIAL OUTPUT)

designer can “force” the access from one half to the next when desired. When operating in the split SAM mode, this option allows different sized “blocks” of data to be input or output from the SAM half regardless of the Tap Address and Stop Point. This feature is useful when performing pans, zooms and scrolling in video-graphics systems and for handling distinct packet sizes in networking or controller applications.

SUMMARY

The difference between the MT43C4257 and MT43C4258 is only the variance in the functionality of the “QSF” pin.

The MT43C4258 SSF input pin results in more efficient handling and therefore higher throughput of input or output data in either SAM. This improves the performance of video-graphics and networking systems by providing high clock speed and no latency time between reaching the Stop Point of valid data in one half and the loading of the new Tap Address for the next half.

The SSF functionality is also available on the x8 versions of the TPDRAM, the MT43C8128 (QSF) and MT43C8129 (SSF). Refer to the data sheets for detailed timing and functional descriptions.




Figure 2
SSF OPERATION FOR THE MT43C4258 (SERIAL OUTPUT)

APPLICATION/TECHNICAL INFORMATION

TECHNICAL NOTE

SRAM BUS CONTENTION DESIGN CONSIDERATIONS

INTRODUCTION

High-speed SRAM memory systems normally share a common data bus with other memory devices, processors and memory management or caching devices. All of these devices are required to control data bus at one time or another. Turning off a device that is driving the bus before a new device takes control of the bus can be a difficult design problem when these systems are operating at minimum cycle times.

When two or more devices are driving the bus at the same time, a conflict known as "bus contention" occurs. This technical note discusses bus contention design issues and points out features in the design of Micron's fast SRAMs to help minimize bus contention problems.

BUS CONTENTION EFFECTS

System-design problems caused by bus contention are difficult to analyze. The effects are transient, normally not longer than 5ns. The most visible result of bus contention is observed as noise on power-supply lines and data lines connecting the contending devices. While these conflicts are not destructive, they potentially reduce long-term system reliability. However, in most cases, they do not affect system performance when all the active components are MOS.

MOS devices are inherently self-current limiting. As the current through a MOS transistor increases, the transistor heats up and its gain decreases. Bipolar transistors have the opposite behavior. When a bipolar transistor's temperature




Figure 1
BLOCK DIAGRAM OF A CACHE MEMORY SYSTEM




Figure 2
BUS CONTENTION CURRENT PATH

is elevated, the gain of the device increases, making it possible for the current through the transistor to increase to a destructive level. This phenomenon is known as thermal runaway. If CMOS SRAMs share any data lines with bipolar or BiCMOS output devices, the system should be designed to eliminate any possibility of bus contention.

Figure 2 is a schematic diagram of two contending SRAM output buffers. A high current path has been created by two SRAM output buffers. The current is flowing between the "on" transistor connected to Vcc in the buffer on the left and the transistor connected to ground in the buffer on the right.

SRAM SPECIFICATIONS

The critical parameters for calculating the amount of bus contention for a high-speed SRAM system design is the time it takes for a device to go to a low-impedance state (logic 1 or 0) on its output versus the time required for a contending output to go to a high-impedance state. A typical SRAM has three control signals; chip enable (CE), write enable (WE) and output enable (OE). t_{LZCE} , t_{LZWE} and t_{LZOE} are the times it takes for the outputs to become active or low impedance upon the assertion of CE, WE and OE. t_{HZCE} , t_{HZWE} and t_{HZOE} are the times required for

the outputs to become inactive or high impedance after CE, WE and OE are removed. These times are shown in the READ and WRITE cycle timing diagram (Figure 3).

A preliminary review of a fast SRAM data sheet would imply that the worst case for bus contention could be calculated from the equation:

$$t^C = t_{HZ}(\text{MAX}) - t_{LZ}(\text{MIN})$$

where t^C is equal to the bus-contention overlap time. For an output enable change in an SRAM rated at 20ns access time, $t_{HZ} = 7\text{ns}$ and $t_{LZ} = 2\text{ns}$; therefore $t^C = 5\text{ns}$. If this calculation is correct, there would be a serious bus contention problem. Thus, for a system running with a 20ns cycle, almost 25 percent of the total cycle would be lost to bus contention and there would be a large increase in power dissipation in the output buffers.

Happily, the previous analysis is not valid because t_{HZ} maximum occurs at completely different test conditions than t_{LZ} minimum. t_{HZ} maximum is worst-case at the highest operating temperature and the lowest power-supply voltage. On a commercial data sheet, this would be at 70°C and 4.5V. t_{LZ} minimum is specified at the lowest operating




Figure 3
READ AND WRITE CYCLE TIMING

temperature and the highest voltage. Again, on the commercial data sheet, this would be 0°C and 5.5V. It is not possible for two SRAMs on the same board to be at such diverse temperatures and voltages. In a "real world" system — that is one with an equal operating environment for temperature and power supply voltage — $t_{HZ} - t_{LZ}$ is approximately 0.2ns.

Futhermore, Micron fast SRAMs have been designed to insure the outputs always turn off faster than they turn

on when operating at the same voltage and temperature: $t_{HZ} < t_{LZ}$. Since the devices will normally be mounted on the same board, the bus contention associated with the SRAM control signals has been minimized.

Care must be taken when mutiple vendors' SRAMs share the bus. An analysis of the output turn-off time must be done under the same operating and temperature conditions to insure that bus contention between the devices is minimized.

TECHNICAL NOTE

SRAM CAPACITIVE LOADING

INTRODUCTION

Many high-speed 16-bit and 32-bit microprocessor systems require fast SRAMs. SRAMs are used either in main memory or caching subsystems. In either case, the SRAMs are typically required to interface with a system bus that is shared by one or more microprocessors, several I/O devices and other types of memory (i.e. ROM, EPROM, etc.).

Even though transceivers and/or buffers interface with the actual bus, SRAMs are typically required to drive loads larger than what is specified in the data sheet timing parameters. Hence, the access time must be derated to reflect the actual performance of the SRAM under these circumstances.

SIMILARITY BETWEEN SRAM FAMILIES

Micron's 16K, 64K, 256K and 1 Meg SRAM families all have the same size output transistors and output architecture. Hence, all devices will have the same drive characteristics. The actual data presented in this technical note are derived from the 256K SRAM family.




Figure 1
INCREASED ACCESS TIME vs
ADDITIONAL OUTPUT LOADING

COMPARISON OF DEVICES

Figure 1 compares the effects of capacitive loading on the Micron SRAM family with SRAMs from a typical memory supplier and discrete CMOS logic, designed to drive heavy loads. The graph illustrates the additional access time required to drive various capacitive loads.

As expected, the Micron SRAM family does not drive heavy loads as well as the discrete CMOS logic, but does drive faster than the typical SRAM from other suppliers.

The graph line which represents the Micron SRAM family is based on data gathered on the Micron 256K SRAM. Access time measurements were taken with the SRAM subjected to various capacitive loads. In the range covered, the change in access time was seen to be a linear function of the capacitive load. The following equation may be used to determine the access time required for a specific load.

$$T_{AA}(\text{actual}) = T_{AA}(\text{data sheet}) + T_{AA}(\text{additional})$$

$$T_{AA}(\text{additional}) (\text{ns}) = .022 (\text{ns}/\text{pf}) C_a$$

This applies where C_a is the additional capacitive load expressed in picofarads (pf).

For example, the access time needed for a 100pf total capacitive load is:

$$\begin{aligned} T_{AA}(\text{actual}) &= 20\text{ns} + T_{AA}(\text{additional}) = \\ &= 20\text{ns} + .022 * (\text{total load} - \text{rated load}) = \\ &= 20\text{ns} + .022\text{ns}/\text{pf} * (100\text{pf} - 30\text{pf}) = \\ &= 20\text{ns} + 1.5\text{ns} = 21.5\text{ns} \end{aligned}$$

SUMMARY






The SRAM timing specifications of all major vendors are based upon an industry-standard capacitive load of 30pf. In most applications, the SRAMs are required to drive much larger capacitive loads. In addition, today's designs are implemented around higher frequencies. This requires the system timing be more precise; hence, loading becomes a more important issue. Understanding how the SRAM will perform under specific loading conditions may result in a more reliable design.

TECHNICAL NOTE







1 MEG FAST SRAM TYPICAL OPERATING CURVES

INTRODUCTION

These curves represent the typical operating characteristics of Micron's 1 Meg, 25ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of the data book.



APPLICATION/TECHNICAL INFORMATION














TECHNICAL NOTE

256K FAST SRAM TYPICAL OPERATING CURVES

INTRODUCTION

These curves represent the typical operating characteristics of Micron's 256K, 20ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of the data book.
















TECHNICAL NOTE

64K FAST SRAM TYPICAL OPERATING CURVES

INTRODUCTION

These curves represent the typical operating characteristics of Micron's 64K, 12ns SRAM. They may be used to calculate the typical operating parameters of a memory system. For worst-case design limits, the system designer should refer to the individual data sheets in the SRAM section of the data book.





APPLICATION NOTE

MT56C0816 CACHE DATA SRAM FAMILY

INTRODUCTION

The Micron MT56C0816 Cache Data SRAM family was developed in response to a need for compact cache subsystems for the Intel™ 80386 microprocessor. Applications using the 80386 demand maximum performance, and DRAM technology cannot meet the fast access times required for zero-wait-state operation. Statistics show that a small cache subsystem allows the majority of 80386 memory accesses to be completed within the 80386 cycle time. This eliminates the need for wait states¹ to be added to the memory cycle, allowing the 80386 to operate at its maximum performance level. The cache can be designed using fast commodity SRAMs.

However, the Micron Cache Data SRAM allows cache subsystem designs requiring less space, using less power and offering greater reliability than the fast SRAM implementation. Design and debug times are also reduced, because the Micron MT56C0816 is designed to connect directly to off-the-shelf 80386 cache controllers.

This application note explores why caching is needed. It then discusses how a cache subsystem works, what influences the performance of the cache, and how different cache organizations and architectures compare.

In addition, this application note looks at the most popular off-the-shelf controllers available to implement a cache subsystem. It compares several fast SRAM and cache data SRAM implementations with those controllers. Finally, a summary of the cache data SRAM advantages is shown.


BACKGROUND

Microprocessors have typically interfaced directly to DRAM (dynamic random-access memory) main memory due to their relatively slow clock speeds and multiple clock instruction cycles. But over the past few years, complex-instruction-set computer (CISC) microprocessors have driven the clock frequencies into the 20, 25 and 33 megahertz (MHz) range. The two most dominant CISC architectures are the 80X86 and 680X0. The number of clock cycles needed to execute a specific instruction has steadily decreased and is now approaching a single clock cycle for many instructions.

The introduction of reduced-instruction-set computer (RISC) architectures has fueled the quest for higher clock frequencies and reduced clock cycles for each instruction executed. Some of the predominant RISC architectures include SPARC™, 80960, R3000, 29000 and 88000. RISC

MT56C0816 PIN ASSIGNMENT (Top View)

52-Pin PLCC 52-Pin PQFP



architectures requiring the absolute minimum number of clock cycles for each instruction are not only approaching single clock execution, but in some cases are able to sustain multiple instruction execution in a single clock cycle. CISC microprocessors are not far behind, and the competition between the CISC and RISC camps is driving processor designers to continuously reach for maximum performance.

This new era of performance is placing heavy demands on memory subsystems that heretofore have been able to

¹ Wait states are one or more additional processor clock cycles added to the memory access cycle. These extra clock cycles keep the processor idling while memory has time to respond to the memory request. For a given processor's clock speed, the number of wait states needed to complete a memory access is directly related to how fast the memory can respond to a read or write request initiated by the microprocessor.

For example, the 80386 can complete a memory cycle in two clock periods. With a 25MHz processor, this allows 80ns for the processor to output its address to the memory array. It also provides time for the decode circuitry to supply the necessary signals to the memory and enables the memory to respond once it has received the necessary signals. In typical applications, the speed of the memory array that is needed to avoid any wait states is 35ns.

keep pace. For example, an 80386 processor operating at 25 MHz requires a memory access time of close to 40ns if it is to operate at maximum performance (i.e. no wait states):

$$2 \times \text{clock cycle time} - \text{address delay} - \text{data setup} - \text{decode logic and buffer delay} = (2 * 40) - 21 - 7 - 10 = 42\text{ns}$$

Current DRAM access speeds are in the 70ns to 80ns access range. Even with faster access techniques such as FAST PAGE and STATIC COLUMN modes, the DRAM access time is not sufficient to meet zero-wait-state access times.

The alternative to adding wait states to the system and thus degrading performance is to design a system architecture that makes the memory appear faster to the CPU. Approaches that have been implemented include organizing the DRAM in multiple banks, adding some fast SRAM for specific code and data or caching.

The use of a cache is applicable in high-end systems as well as cost-conscious, medium-performance systems. At the high end, where the goal is to maximize performance on every processor cycle, the only alternative to cache is the use of very fast SRAMs as the main memory to achieve zero-wait-state performance. This is a very expensive solution. The medium performance systems must constantly balance performance and cost. A small cache in these systems can achieve much higher performance with a relatively small, incremental cost.

APPLICATION/TECHNICAL INFORMATION




Figure 1
TYPICAL 80386-BASED CACHE SYSTEM

CACHE OVERVIEW

WHAT IS A CACHE

A cache is small, fast, local storage for frequently accessed code and data. It consists of high-speed memory (usually SRAM) that resides between the CPU and the main memory (usually DRAM) in a processor system. Figure 1 illustrates a typical block diagram of an 80386-based cache system.

The cache increases the effective speed of the main memory by responding quickly with a copy of the most frequently used items in main memory. The cache control logic checks the address of each memory access and, if it is present in the cache, allows the cache to respond instead of main memory. Accesses to the cache are much faster (typically zero wait states) than accesses to main memory. The more accesses that are made to the cache, the better the overall system performance. Hence the goal in designing a cache is to maximize accesses to the cache (known as the cache hit rate).

WHY A CACHE WORKS

The theory of a cache is based on two attributes of computer programs: temporal locality and spacial locality. Temporal locality (locality of time) is an attribute exhibited by computer programs where the same addressed code and data are used repeatedly in a short time. This behavior is typified by program loops, a very prevalent programming structure. Spacial locality (locality of place) is a computer program attribute in which the next needed information is found near the information that was just accessed. This occurs in most programs since related data are stored together (data tables, arrays, etc.) and instructions (code) are typically executed in sequence.

In a cache design, main memory may be thought of as a collection of many small, uniform segments. The cache contains a copy of one or more of these small memory segments that have been used recently. When the processor executes a read from main memory, the cache control determines if that address is contained in one of the small memory segments that are currently resident in the cache memory. If so, the access is completed by the cache. If not, the access is completed by main memory and the memory segment that has just been accessed is placed into the cache for future use. The attribute of spacial locality implies that the information needed next will also be found in the same memory segment just accessed, which is now located in the cache. The attribute of temporal locality implies that the memory location, just accessed, will be used again in the near future.

PERFORMANCE FACTORS

The performance of the cache (and hence the system) is measured by the cache hit rate, which is the percentage of successful cache accesses. The cache hit rate is determined by specific demands of software being executed and by cache-management policies.

The design factors that influence cache hit rate are: total cache memory size, cache memory organization (associativity), and cache transfer block size. These factors are all interrelated and each needs attention to obtain the optimum cost-effective result. Each factor presents trade-offs of performance, complexity and cost. One factor may be decreased for cost reasons while another may be increased to improve performance. The same or better hit rate may still be obtained. However, the complexity might be increased also. The cache designer must carefully weigh each factor to achieve the best overall cost/performance/complexity ratio. Table 1 compares the cache hit rate of several cache sizes with varying associativity and line sizes.

Table 1

CACHE HIT RATES			
Cache Configuration			Line Size (Bytes)
Hit Rate (%)*	Size (KB)	Associativity	
41	1	Direct	4
73	8	Direct	4
81	16	Direct	4
86	32	Direct	4
87	32	Two-way	4
88	64	Direct	4
89	64	Two-way	4
89	64	Four-way	4
89	128	Direct	4
89	128	Two-way	4
91	32	Direct	8
92	64	Direct	8
93	64	Two-way	8
93	128	Direct	8

* Rounded to the nearest whole percent.

COHERENCY

Since the cache is a temporary buffer for a section of main memory, the cache designer must take into consideration how to keep the data consistent between main memory and the cache. This is called cache coherency.

There are instances when an address in the cache might not contain the same information as the same address in main memory. One such situation occurs during a write cycle, where a cache data element is updated to a new value. Now the address in main memory and the same address in the cache have two different values, with the cache contain-

ing the newest value. The main memory needs to be updated to contain the same information. This is controlled by the write policy of the cache.

Another such instance occurs when another processor writes information to a main memory address that is also located in the cache. This situation is handled by "snooping". Snooping occurs when the main memory bus is always watched by the cache logic. If a write occurs to a main memory address identical to a cached address, that cache address is marked invalid. This guarantees that if that address is accessed, it will be updated as main memory is accessed for the requested data.

There are two types of cache write policies: write-through and copy-back. A write-through cache will write to both main memory and the cache on each write cycle whenever the addressed location is found to be resident in the cache. This ensures that the cache and main memory are always coherent, but it requires more main memory accesses, thus increasing bus usage. This also decreases performance due to the large amount of accesses to slower main memory. The main memory accesses may be made more efficient with the addition of write buffers, but this also adds significant complexity and coherency problems in the buffers.

The copy-back policy writes only to the cache, if the address location is present (cache hit), and allows the CPU to proceed. This allows maximum system performance. However, the main memory still needs to be updated. The update of main memory occurs when the line that contains the write address in the cache is replaced by a new line. Main memory write updates occur far less often than the update policy of a write-through design. The copy-back policy also has its drawbacks. Instead of only replacing the data element (possibly one byte) that was written, all the bytes in the line are replaced. This may be as many as four, eight, 16 or more. This can result in a large time penalty when a copy-back occurs.

CACHE CONTROLLERS

It quickly becomes apparent that all variables in cache design are interrelated and all have trade-offs. For most designs, especially those in the micro arena, caching represents a new realm and can bog down a design if done from scratch. Fortunately, several companies have designed off-the-shelf cache controllers, which take into consideration all the trade-offs and performance factors. These controller implementations meet the majority of the needs of the 80386 cache market.

The three most popular 80386 cache controllers — Intel's 82385, Austek's A38202 and Chips & Technologies' 82C307 and Peak™ — were designed to interface with standard SRAMs as well as additional address latches and possible transceivers.

DIRECT-MAPPED VERSUS TWO-WAY-SET IMPLEMENTATION

The use of an off-the-shelf cache controller eliminates most of the decisions that would occur in a discrete design. The trade-offs that have been made include line size, write update policy, and in some cases, even the cache size and associativity. The majority of controllers allow the user to configure only the associativity (direct or two-way set) and the cache size. The controllers support, without additional logic, both the TWO-WAY-SET ASSOCIATIVE and DIRECT-MAPPED modes.

The trade-off between DIRECT-MAPPED and TWO-WAY-SET ASSOCIATIVE modes is typically one of increased hit rate versus added complexity. Since the controllers have integrated the complexity, it might seem that

the only logical choice is to use the TWO-WAY-SET ASSOCIATIVE mode. Assuming a 32 kilobyte (KB) cache, the direct mode will require four 8K x 8 SRAMs (one bank of 8K x 32 bits) while two-way mode will require 16 4K x 4 SRAMs (two banks of 4K x 32 bits). Figure 2 contains typical block diagrams illustrating implementations of DIRECT-MAPPED and two-way-set designs.

The trade-off then is in the additional SRAMs for two-way set. This is reflected as incremental cost, power and board space needed to achieve the higher hit rate obtained over the direct-mapped implementation. For the 32KB cache size, the additional hit rate of the two-way set implementation is generally chosen if the board space is available. In the medium-to-high-end performance market, the extra performance (see Table 1) delivered by the two-way set design is worth the extra cost.

Table 2 compares the board real estate and power requirements of each configuration. The two-way-set implementation requires eight 74F245 transceivers to control the flow of data between each bank and the common data bus. Figure 3 illustrates the board space requirements of each implementation.

The assumptions used for the board space comparison were .050 inch chip-to-chip spacing and .050 inch outside border around the circuitry. The power comparison is based on a 25MHz design assuming 10ns decoding delay. This gives the following equation for the cache 8K x 8 SRAM access time:


$$\text{Cache SRAM available access time} = 4 * 386\text{CLK}2 - 386 \text{ address delay} - 386 \text{ ready setup} - \text{SRAM enable decode} - 74\text{F}373 \text{ delay} = (4 * 20\text{ns}) - 21\text{ns} - 9\text{ns} - 10\text{ns} - 9\text{ns} = 31\text{ns}.$$

The 8K x 8 configuration would require SRAMs with an access time of 25ns. For the two-way-set configuration, an additional 6ns must be subtracted for the delay through the 74F245 transceivers. This barely provides 25ns for the 4K x 4 SRAM access time in this latter implementation. Any other delays that exist in the data access path must also be taken into consideration. In the case of the 4K x 4 SRAMs, a 20ns part will probably be required.


Table 2

32KB CACHE CONFIGURATION COMPARISON				
Configuration	SRAM	# SRAMs	Area (in ²)	Power (W)
Direct-Mapped	8K x 8	4	3.23	2.75
Two-Way-Set	4K x 4	16	10.57	10.55*

* The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active while the other is in standby mode. This fact was used in the power calculations.




DIRECT-MAPPED BLOCK DIAGRAM




TWO-WAY-SET BLOCK DIAGRAM

Figure 2



DIRECT-MAPPED SPACE REQUIREMENT USING 8K x 8 SRAMs



TWO-WAY-SET SPACE REQUIREMENT USING 4K x 4 SRAMs

Figure 3

MT56C0816 INTEGRATED CACHE SRAM

The MT56C0816 is an application-specific 8K x 16 SRAM designed for, but not limited to, cache data SRAM implementations. The MT56C0816 is designed to be used in either direct-mapped or two-way-set designs. It incorporates an on-chip address latch, on-chip multiplexing between the two SRAM banks (for two-way-set mode), fast output enable times, and low-power consumption.

Almost all designs have used the MT56C0816 in the two-way-set mode of operation. This is due to the fact that the MT56C0816 eliminates the major problems in implementing the two-way-set mode architecture, namely the cost, space and power. Before the MT56C0816, a two-way-set implementation required three times the board space and four times the power of a direct-mode design when using standard SRAMs.

Due to the integration of on-chip address latches and multiplexors, often a lower-speed MT56C0816 can be used in place of a higher-speed, more costly standard SRAM. The advantages of the MT56C0816 don't stop here. It is widely second-sourced by other suppliers, the access time has been reduced to 20ns and it is available in the smaller PQFP package.

Table 3 compares the board space, power and access time requirements of standard SRAMs and both packages of the MT56C0816 in a 32KB cache design. The numbers pre-

sented are applicable to both direct-mapped and two-way-set implementations for the MT56C0816 and 4K x 4 SRAMs. The use of 8K x 8 SRAMs in a two-way configuration requires a minimum of 64KB in the cache and are not considered in the comparison. The same board area assumptions are used in Table 3 as in Table 2 regarding chip-to-chip and circuitry border spacing. The area values are normalized to the MT56C0816 in the PQFP package.

The SRAM access time and power considerations are based on a 33 MHz 80386 design assuming a 10ns enable decode time. The cache SRAM access time equation is as follows:

$$\begin{aligned} \text{Cache SRAM access time} &= 4 * 386\text{CLK2} - 386 \text{ address} \\ &\text{delay} - 386 \text{ ready setup} - \text{SRAM enable decode} - 74\text{F373} \\ &\text{delay} = (4 * 15\text{ns}) - 15\text{ns} - 7\text{ns} - 10\text{ns} - 9\text{ns} = 19\text{ns} \end{aligned}$$

This will require 8K x 8 SRAMs with a 15ns access time. The 4K x 4 implementation requires that the transceiver delay time (6ns) also be subtracted, which leaves only 13ns. Hence, a 12ns part must be used. The MT56C0816 incorporates the address latch on-board and thus allows 9ns to be added back into the SRAM access time. This yields a 28ns access time for a MT56C0816 design, which is easily met by the 25ns part. This access time is applicable to both the direct mode and two-way set configurations since the data multiplexing is also on-chip.

Figures 4 and 5 illustrate the board space required by the MT56C0816 and the standard SRAM configurations that are summarized in Table 3.

OPTIMUM SYSTEM


The available, off-the-shelf cache controllers allow very quick and efficient cache subsystem designs for 80386-based systems. And an off-the-shelf controller teamed with the MT56C0816 maximizes the system performance/cost ratio. The MT56C0816 allows the controller to be employed in its highest performance mode, two-way-set associativity, without the disadvantages incurred using standard SRAMs.

A two-way-set design using the MT56C0816 requires only two parts versus 10 for an 8K x 8 SRAM implementation and 26 for a 4K x 4 implementation. A direct-mapped design using the MT56C0816 requires only two parts versus six for an 8K x 8 SRAM implementation and 26 for a 4K x 4 implementation. In addition to the board-space, power, and integration advantages, the MT56C0816 offers a direct connection to the controllers. This means higher system reliability and easier design and debugging over the standard SRAM implementations. Figure 6 shows a detailed diagram of a system using the MT56C0816.


Table 3

Cache SRAM Comparison (33MHz)				
Device	Number of Devices	PC Board Area	Power (w)	Access Speed (ns) Required
MT56C0816 PQFP	2	1.00	2.2	25
MT56C0816 PLCC	2	1.94	2.2	25
8K x 8 SOJ	4	2.28	3.15	15
74F373 SOIC	2			
8K x 8 DIP	4	3.99	3.15	15
74F373 DIP	2			
4K x 4 SOJ	16	8.58	12.15*	12
74F373 SOIC	2			
74F245 SOIC	8			
4K x 4 DIP	16	13.05	12.15*	12
74F373 DIP	2			
74F245 DIP	8			


* The 4K x 4 configuration incorporates two banks of eight SRAMs each. One bank is active while the other is in standby mode. This fact was used in the power calculations.




MT56C0816 PQFP




MT56C0816 PLCC



8K x 8 SOJ/SOIC




8K x 8 DIP



4K x 4 SOJ/SOIC

Figure 4



4K x 4 DIP

Figure 5




Figure 6

Table 4

MICRON CACHE SRAM FAMILY				
Part #	Description	Speed (ns)	Package	Availability
MT56C0816	Dual 4K x 16 or 8K x 16 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now
MT56C0818	Dual 4K x 18 or 8K x 18 Addresses 0 through 11 are latched	20, 25, 35	PLCC PQFP	Now
MT56C2818	Dual 4K x 18 or 8K x 18 80486 self-timed write; used on Intel Turbocache486™ module	24, 28	PLCC PQFP	Now
MT56C3816	Dual 4K x 16 or 8K x 16 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Feb. 1991
MT56C3818	Dual 4K x 18 or 8K x 18 Addresses 0 through 12 are latched	20, 25, 35	PLCC PQFP	Feb. 1991
MT56C1616	Dual 8K x 16 or 16K x 16 Addresses 0 through 12 are latched	15, 20, 25	PLCC PQFP	2H 1991
MT56C1618	Dual 8K x 18 or 16K x 18 Addresses 0 through 12 are latched	15, 20, 25	PLCC PQFP	2H 1991
MT56C3616	Dual 8K x 16 or 16K x 16 Addresses 0 through 13 are latched	15, 20, 25	PLCC PQFP	2H 1991
MT56C3618	Dual 8K x 18 or 16K x 18 Addresses 0 through 13 are latched	15, 20, 25	PLCC PQFP	2H 1991
MT56C2618	Dual 8K x 18 or 16K x 18 80486 self-timed write	17, 24, 28	PLCC PQFP	2H 1991

MORE SOLUTIONS

An entire family of cache-specific data SRAMs is available. Table 4 lists the members of the cache SRAM family.

In addition, Micron was the first to introduce the MT56C0816 both in a 20ns access speed and in the thin, small-outline PQFP package.

SPECIAL CONSIDERATIONS

The Micron MT56C0816 was designed for a specific generation of cache implementations for the 80386. That generation required a nonlatched A12 address and a faster A12 access time. Since then, designs employing certain off-the-shelf controllers are more efficiently implemented if address line A12 is latched on the cache data SRAM. These designs do not require the faster A12 access time. In order to keep pace with the everchanging design community Micron will introduce in the Q1/1991 time-frame versions of the MT56C0816 and the MT56C0818 with address A12 latched. The part numbers of these new devices are MT56C3816 and MT56C3818 respectively.

The latched A12 version of the cache data SRAM can be appealing in 80386DX designs where the cache uses a two-way-set associative architecture and the cache size is 64KB or larger. The latched A12 parts are applicable for 80386SX designs where the cache is structured using a two-way-set associative organization and the cache size is 32KB or larger. Designs using a direct-mapped architecture essentially use the cache data SRAM as an 8K x 16 SRAM and as

such the latched version would be advantageous in all cases.

Whether the latched or unlatched A12 version of the cache data SRAM is more advantageous depends entirely on the specifics of each individual design.

SUMMARY

The Micron MT56C0816 has been as important to 80386 caching solutions as the off-the-shelf controllers from Intel, Austek and Chips & Technologies. The direct connection of the MT56C0816 to controllers makes the implementation more appealing for the designer from both a design and debug standpoint. The reduced board space, power and comparable cost to commodity SRAM implementations are advantages that make the MT56C0816 the right choice for new designs. Implementations using the MT56C0816 add reliability to the system due to the reduced component count. The MT56C0816 offers other less obvious cost advantages. Reduced board space requirements directly affect board manufacturing costs and allow more components to be placed on the board. Better reliability means lower costs due to fewer returns and fewer board revisions. Other costs that the MT56C0816 minimizes over the standard SRAM solutions are inventory and assembly costs.

Clearly the Micron MT56C0816 is a superior solution to standard SRAMs in cache designs.

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS.....	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION.....	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION.....	12

GENERAL INFORMATION

As a major supplier to the defense electronics industry, Micron offers an extensive array of speeds and configurations compatible with military-standard pinouts. A wide selection of devices are available to fit both Standard Military Drawings (SMD) and Joint Army-Navy (JAN) Level-B specifications — SRAMs, DRAMs and Multiport DRAMs.

Micron maintains the MIL-M-38510 certification status for all its fabrication facilities. Micron's CMOS and NMOS process technologies are both JAN certified. Our military-grade SRAM modules meet or exceed the proposed standards of the JEDEC JC-13 Module Committee. Currently, we are waiting for DESC to announce approval of these MIL-STD-883 standards.

Micron's entire military assembly takes place in Boise, Idaho. Micron produces and tests our military products to specifications that meet or exceed the requirements of MIL-M-38510 and MIL-STD-883, methods 5004 and 5005. Every Micron product is tested on the AMBYX,[™] a unique, intelligent burn-in system designed by Micron to eliminate infant mortalities. Our internal processes provide an extensive data base that allows complete statistical process control and test data in real time.

Many of Micron's military products have received military

qualification, including the 1 Meg VRAM and 1 Meg SRAM. To date, military qualification is pending on Micron's 4 Meg DRAMs and various SRAM modules. Products under development include cache data SRAMs and FIFOs. New package configurations will include a ceramic vertical (CV) package that meets high-density, through-hole designs. Micron is also looking into J-leaded LCC packages for high-density boards.

Memory devices for military and space-level applications require both radiation tolerance and latch-up immunity. Micron is currently in the process of characterizing select CMOS SRAM and DRAM devices for total dose, dose rate and latch-up immunity.

Micron is continually evaluating and improving our radiation tolerance processes on our military and commercial products for future use on land, sea and in space. We're assessing our 1 Meg SRAM, 4 Meg DRAM and 1 Meg VRAM devices beyond standard MIL-STD-883 and JAN Level-B requirements. Micron is developing a process flow that parallels the requirements of Class-S to be used for products not requiring Class-S compliance. These products will offer the high density and speed necessary in space-level applications. For more information, please refer to Micron's *Military MOS Data Book*.

MICRON MIL-STD-883C COMPLIANT PRODUCT ASSURANCE FLOW

Description of Requirements and Screens	Methods and Test Conditions	Comment
General MIL-M-38510		
1. MIL-STD 883, Class B, Rev. C	Establish and implement a plan for a product assurance program	
2. Certification	Manufacturer's QA survey	Self audit
3. Traceability	Traceable to wafer production lot	Computer lot history records
4. Country of Origin (Not required for 883C)	N/A	Devices manufactured, assembled and tested in Boise, Idaho USA
MIL-STD 883 Fabrication		
5. Incoming Materials	Receiving inspection	Vendor audits
6. Wafer Fabrication	Method 2018, SEM monitors	Sample
7. Assembly	Process monitors Statistical process controls	Sample Sample
MIL-STD 883, Class B, Rev. C, Method 5004 Screening		
8. Internal Visual	Method 2010, cond. B	100%
9. Thermal Shock	Method 1010, cond. B	100%
10. Constant Acceleration	Method 2001, cond. E	100%
11. Hermeticity		
A. Fine Leak	Method 1014, cond. A	100%
B. Gross Leak	Method 1014, cond. C	100%
12. Initial Electricals	Manufacturer's documented data sheet	100%
13. Burn-in	Method 1015	100%
14. Final Electrical Post	Method 5004, Class B,	100%
Burn-in Test	paragraph 3.1.15, 5% PDA	
15. Marking	Method 2015	100%
16. External Visual	Method 2009	100%
17. Quality Conformance Inspection	Method 5005 in-line Class B	Groups A, B, C, D
18. Pack/Ship	Includes C of C, with QCI data (attributes only)	100%
Quality Conformance Inspection per Method 5005 (attributes data only)		
19. Group A	Manufacturer's documented data sheet	Each inspection lot/sublot
20. Group B	Package functional and construction tests	Each inspection lot/sublot
21. Group C	Die related	Each microcircuit group, every 4 calendar quarters
22. Group D	Package-related test	Each package type, every 52 weeks

DRAM

Description	Speed	Micron Part Number	SMD Part Number (5962-)	JAN Part Number
64K x 1 CDIP	120ns	MT4264C-12 883C		
	150ns	MT4264C-15 883C	8201004EX (-55°C/+125°C) 8201006EX (-55°C/+110°C)	
	200ns	MT4264C-20 883C	8201005EX (-55°C/+125°C) 8201007EX (-55°C/+110°C)	
64K x 1 CLCC	120ns	MT4264EC-12 883C		
	150ns	MT4264EC-15 883C	820100406ZX	
	200ns	MT4264EC-20 883C	820100607ZX	
64K x 1 Flat Pack	120ns	MT4264F-12 883C	No Drawing	
	150ns	MT4264F-15 883C	No Drawing	
	200ns	MT4264F-20 883C	No Drawing	
256K x 1 CDIP	100ns	MT1259C-10 883C	No Drawing	
	120ns	MT1259C-12 883C	8515203EX	JM38510/2460103BEX
	150ns	MT1259C-15 883C	8515201EX	JM38510/2460204BEX
256K x 1 CLCC	100ns	MT1259EC-10 883C	No Drawing	
	120ns	MT1259EC-12 883C	8515203XX	JM38510/2460103BXX
	150ns	MT1259EC-15 883C	8515201XX	JM38510/2460204BXX
64K x 4 CDIP	100ns	MT4067C-10 883C	8767604VX	
	120ns	MT4067C-12 883C	8767601VX	
	150ns	MT4067C-15 883C	8767602VX	
	200ns	MT4067C-20 883C	8767603VX	
64K x 4 CLCC	100ns	MT4067EC-10 883C	8767604XX	
	120ns	MT4067EC-12 883C	8767601XX	
	150ns	MT4067EC-15 883C	8767602XX	
	200ns	MT4067EC-20 883C	8767603XX	
1 Meg x 1 CDIP	80ns	MT4C1024C-8 883C	No Drawing	JM38510/24901BVX
	100ns	MT4C1024C-10 883C	No Drawing	JM38510/24902BVX
	120ns	MT4C1024C-12 883C	No Drawing	JM38510/24903BVX
	150ns	MT4C1024C-15 883C	No Drawing	JM38510/24904BVX
1 Meg x 1 CLCC	80ns	MT4C1024EC-8 883C		JM38510/24901BZX
	100ns	MT4C1024EC-10 883C		JM38510/24902BZX
	120ns	MT4C1024EC-12 883C		JM38510/24903BZX
	150ns	MT4C1024EC-15 883C		JM38510/24904BZX
1 Meg x 1 Flat Pack	80ns	MT4C1024F-8 883C		JM38510/24901BXX
	100ns	MT4C1024F-10 883C		JM38510/24902BXX
	120ns	MT4C1024F-12 883C		JM38510/24903BXX
	150ns	MT4C1024F-15 883C		JM38510/24904BXX

DRAM

Description	Speed	Micron Part Number	SMD Part Number (5962-)	JAN Part Number (5962-)
1 Meg x 4 CDIP	80ns	MT4C4001C-8 883C	90847M_X	90847B_X
	100ns	MT4C4001C-10 883C	90847M_X	90847B_X
	120ns	MT4C4001C-12 883C	90847M_X	90847B_X
	150ns	MT4C4001C-15 883C	90847M_X	90847B_X
1 Meg x 4 LCC	80ns	MT4C4001EC-8 883C	90847M_X	90847B_X
	100ns	MT4C4001EC-10 883C	90847M_X	90847B_X
	120ns	MT4C4001EC-12 883C	90847M_X	90847B_X
	150ns	MT4C4001EC-15 883C	90847M_X	90847B_X
1 Meg x 4 Flat Pack	80ns	MT4C4001F-8 883C	90847M_X	90847B_X
	100ns	MT4C4001F-10 883C	90847M_X	90847B_X
	120ns	MT4C4001F-12 883C	90847M_X	90847B_X
	150ns	MT4C4001F-15 883C	90847M_X	90847B_X
4 Meg x 1 CDIP	80ns	MT4C1004C-8 883C	90622M_X	90622B_X
	100ns	MT4C1004C-10 883C	90622M_X	90622B_X
	120ns	MT4C1004C-12 883C	90622M_X	90622B_X
	150ns	MT4C1004C-15 883C	90622M_X	90622B_X
4 Meg x 1 LCC	80ns	MT4C1004EC-8 883C	90622M_X	90622B_X
	100ns	MT4C1004EC-10 883C	90622M_X	90622B_X
	120ns	MT4C1004EC-12 883C	90622M_X	90622B_X
	150ns	MT4C1004EC-15 883C	90622M_X	90622B_X
4 Meg x 1 Flat Pack	80ns	MT4C1004F-8 883C	90622M_X	90622B_X
	100ns	MT4C1004F-10 883C	90622M_X	90622B_X
	120ns	MT4C1004F-12 883C	90622M_X	90622B_X
	150ns	MT4C1004F-15 883C	90622M_X	90622B_X

MILITARY INFORMATION

MULTIPORT DRAM

Description	Speed	Micron Part Number	SMD Part Number (5962-)	JAN Part Number
64K x 4 CDIP	100ns	MT42C4064C-10 883C	89952M_X	
	120ns	MT42C4064C-12 883C	89952M_X	
	150ns	MT42C4064C-15 883C	89952M_X	
64K x 4 LCC	120ns	MT42C4064EC-10 883C	89952M_X	
	150ns	MT42C4064EC-12 883C	89952M_X	
	200ns	MT42C4064EC-15 883C	89952M_X	
128K x 8 CDIP	80ns	MT42C8128CW-8 883C	No Drawing	
	100ns	MT42C8128CW-10 883C	No Drawing	
	120ns	MT42C8128CW-12 883C	No Drawing	
256K x 4 CDIP	80ns	MT42C4256-8 883C	No Drawing	
	100ns	MT42C4256-12 883C	No Drawing	
	120ns	MT42C4256-15 883C	No Drawing	

SRAM

Description	Speed	Micron Part Number	SMD Part Number (5962-)	JAN Part Number
128K x 8 CDIP	25ns	MT5C1008C-25 883C	8959837MZX*	5962-8959837BZX*
	35ns	MT5C1008C-30 883C	8959836MZX*	5962-8959836BZX*
	45ns	MT5C1008C-45 883C	8959835MZX*	5962-8959835BZX*
256K x 1 CDIP	25ns	MT5C2561C-25 L 883C	8872505LX	JM38510/29310BLX
	35ns	MT5C2561C-35 L 883C	8872501LX	JM38510/29302BLX
	45ns	MT5C2561C-45 883C	8872502LX	JM38510/29301BLX
256K x 1 CLCC	25ns	MT5C2561EC-25 L 883C	8872505XX	JM38510/29310BNX
	35ns	MT5C2561EC-35 L 883C	8872501XX	JM38510/29302BNX
	45ns	MT5C2561EC-45 883C	8872502XX	JM38510/29301BNX
64K x 4 CDIP	25ns	MT5C2564C-25 L 883C	Note 1	JM38510/29311BLX
	35ns	MT5C2564C-35 L 883C	8868101LX	JM38510/29304BLX
	45ns	MT5C2564C-45 883C	8868102LX	JM38510/29303BLX
64K x 4 CLCC	25ns	MT5C2564EC-25 L 883C	Note 1	JM38510/29311BNX
	35ns	MT5C2564EC-30 L 883C	8868101XX	JM38510/29304BNX
	45ns	MT5C2564EC-45 883C	8868102XX	JM38510/29303BNX
64K x 4 CDIP w/ \overline{OE}	25ns	MT5C2565C-25 L 883C	8952405XX	JM38510/29312BYX
	35ns	MT5C2565C-35 L 883C	8952404XX	JM38510/29315BYX
	45ns	MT5C2565C-45 883C	8952403XX	JM38510/29314BYX
64K x 4 CLCC w/ \overline{OE}	25ns	MT5C2565EC-25 L 883C	8952405YX	JM38510/29312BNX
	35ns	MT5C2565EC-30 L 883C	8952404YX	JM38510/29315BNX
	45ns	MT5C2565EC-45 883C	8952403YX	JM38510/29314BNX
32K x 8 CDIP 300 MIL	25ns	MT5C2568C-25 L 883C	No Drawing	JM38510/29313BYX
	35ns	MT5C2568C-30 L 883C	No Drawing	JM38510/29309BYX
	45ns	MT5C2568C-45 883C	No Drawing	JM38510/29308BYX
	55ns	MT5C2568C-55 883C	No Drawing	JM38510/29307BYX
32K x 8 CDIP 600 MIL	25ns	MT5C2568CW-25 L 883C	Note 1	JM38510/29313BXX
	35ns	MT5C2568CW-35 L 883C	No Drawing	JM38510/29309BXX
	45ns	MT5C2568CW-45 L 883C	8866204XX	JM38510/29308BXX
	55ns	MT5C2568CW-55 L 883C	8866205XX	JM38510/29307BXX
32K x 8 CLCC 28 PIN	25ns	MT5C2568EC-25 L 883C	Note 1	JM38510/29313BNX
	35ns	MT5C2568EC-35 L 883C	No Drawing	JM38510/29309BNX
	45ns	MT5C2568EC-45 L 883C	8866204UX	JM38510/29308BNX
	55ns	MT5C2568EC-55 L 883C	8866205UX	JM38510/29307BNX

*Preliminary

Note: 1. The current SMDs are written for the slower grade devices. Micron has submitted new drawings to DESC for faster devices.

L: Optional 2V data retention is available on all parts indicated by "L" after speed.
 Optional low-voltage data retention available on all SRAMs.

SRAM

Description	Speed	Micron Part Number	SMD Part Number (5962-)	JAN Part Number
32K x 8 CLCC 32 PIN	25ns	MT5C2568ECW-25 L 883C	No Drawing	JM38510/29313BTX
	35ns	MT5C2568ECW-30 L 883C	No Drawing	JM38510/29309BTX
	45ns	MT5C2568ECW-45 L 883C	8866204YX	JM38510/29308BTX
	55ns	MT5C2568ECW-55 L 883C	8866205YX	JM38510/29307BTX
32K x 8 Flat Pack	25ns	MT5C2568F-25 L 883C	No Drawing	JM38510/29313BMX
	35ns	MT5C2568F-35 L 883C	No Drawing	JM38510/29309BMX
	45ns	MT5C2568F-45 L 883C	8866204TX	JM38510/29308BMX
	55ns	MT5C2568F-55 L 883C	8866205TX	JM38510/29307BMX
64K x 1 CDIP	20ns	MT5C6401C-20 L 883C	Note 1	
	25ns	MT5C6401C-25 L 883C	No Drawing	
	30ns	MT5C6401C-30 L 883C	No Drawing	
	35ns	MT5C6401C-35 L 883C	8601501XX	
64K x 1 CLCC	20ns	MT5C6401EC-20 L 883C	Note 1	
	25ns	MT5C6401EC-25 L 883C	No Drawing	
	30ns	MT5C6401EC-30 L 883C	No Drawing	
	35ns	MT5C6401EC-35 L 883C	8601501ZX	
16K x 4 CDIP	20ns	MT5C6404C-20 L 883C	8969204YX	
	25ns	MT5C6404C-25 L 883C	8969202YX	
16K x 4 CLCC	20ns	MT5C6404EC-20 L 883C	8969204ZX	
	25ns	MT5C6404EC-25 L 883C	8969202ZX	
8K x 8 CDIP 300 MIL	15ns	MT5C6408C-15 L 883C	3829418MZX	
	15ns	MT5C6408C-15 883C	3829419MZX	
	20ns	MT5C6408C-20 L 883C	8969104ZX or 3829416MZX	
	25ns	MT5C6408C-25 L 883C	8969102ZX or 3829414MZX	
	30ns	MT5C6408C-30 L 883C	No Drawing	
	35ns	MT5C6408C-35 L 883C	3829412MZX	
8K x 8 CDIP 600 MIL	20ns	MT5C6408CW-20 L 883C	8969104XX	
	25ns	MT5C6408CW-25 L 883C	8969102XX	
	30ns	MT5C6408CW-30 L 883C	No Drawing	
	35ns	MT5C6408CW-35 L 883C	No Drawing	
8K x 8 CLCC 28 PIN	15ns	MT5C6408EC-15 L 883C	3829418MUX	
	20ns	MT5C6408EC-20 L 883C	8969104NX or 3829416MUX	
	25ns	MT5C6408EC-25 L 883C	8969102NX or 3829414MUX	
	30ns	MT5C6408EC-30 L 883C	No Drawing	
	35ns	MT5C6408EC-35 L 883C	3829412MUX	

Note: 1. The current SMDs are written for the slower grade devices. Micron has submitted new drawings to DESC for faster devices.

L: Optional 2V data retention is available on all parts indicated by "L" after speed.
 Optional low-voltage data retention available on all SRAMs.

SRAM

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
8K x 8 Flat Pack 32 PIN	25ns	MT5C6408F-25 L 883C	8969102YX	
	35ns	MT5C6408F-35 L 883C	No Drawing	
2K x 8 CDIP	20ns	MT5C1608C-20 L 883C	8969002LX	
	25ns	MT5C1608C-25 L 883C	8969001LX	
	30ns	MT5C1608C-30 L 883C	No Drawing	
	35ns	MT5C1608C-35 L 883C	No Drawing	
2K x 8 CLCC	20ns	MT5C1608EC-20 L 883C	8969002ZX	
	25ns	MT5C1608EC-25 L 883C	8969001ZX	
	30ns	MT5C1608EC-30 L 883C	No Drawing	
	35ns	MT5C1608EC-35 L 883C	No Drawing	

SRAM MODULE

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
128K x 8 CDIP	35ns	MT4S1288CW-35	No Drawing	
512K x 8 CDIP	35ns	MT4S5128CW-35	No Drawing	
64K x 16 CDIP	35ns	MT4S6416CW-35	No Drawing	
64K x 32 CDIP	35ns	MT4S6432CW-35	No Drawing	

CACHE DATA SRAM*

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
8K x 16 CLCC	20ns	MT56C0816C-20 L 883C	No Drawing	
	25ns	MT56C0816C-25 L 883C	No Drawing	
	35ns	MT56C0816C-35 L 883C	No Drawing	

*Preliminary

Note: 1. The current SMDs are written for the slower grade devices. Micron has submitted new drawings to DESC for faster devices.

L: Optional 2V data retention is available on all parts indicated by "L" after speed.
 Optional low-voltage data retention available on all SRAMs.

FIFO*

Description	Speed	Micron Part Number	SMD Part Number	JAN Part Number
512 x 9 CLCC	15ns	MT52C9005EC-15 883C	No Drawing	
	20ns	MT52C9005EC-20 883C	No Drawing	
	25ns	MT52C9005EC-25 883C	No Drawing	
	35ns	MT52C9005EC-35 883C	No Drawing	
1K x 9 CLCC	15ns	MT52C9010EC-15 883C	No Drawing	
	20ns	MT52C9010EC-20 883C	No Drawing	
	25ns	MT52C9010EC-25 883C	No Drawing	
	35ns	MT52C9010EC-35 883C	No Drawing	
2K x 9 CLCC	15ns	MT52C9020EC-15 883C	No Drawing	
	20ns	MT52C9020EC-20 883C	No Drawing	
	25ns	MT52C9020EC-25 883C	No Drawing	
	35ns	MT52C9020EC-35 883C	No Drawing	


*Preliminary

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

PACKAGE TYPE	PIN COUNT	PAGE	PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC DIP	16	11-2	PLASTIC SOJ	20/26	11-24
	18	11-3		22/26	11-25
	20	11-4		24	11-25
	22	11-5		24/26	11-26
	24	11-6		24/28	11-27
	28	11-7		28	11-27
	32	11-9		32	11-28
CERAMIC DIP	16	11-10		40	11-29
	18	11-11		CERAMIC LCC	18
	20	11-12	20		11-31
	22	11-13	28		11-32
	24	11-14	32		11-33
	28	11-15	FLAT PACK	16	11-35
	32	11-17		20	11-35
PLASTIC ZIP	16	11-18		28	11-36
	20	11-18	32	11-36	
	24	11-19	MODULE SIP	30	11-37
	28	11-20		MODULE SIMM	30
	40	11-20	72		11-41
PLCC	18	11-21	MODULE ZIP	64	11-44
	32	11-21		72	11-46
	52	11-22	MODULE DIP	32	11-49
LPQFP	52	11-23		40	11-50

16-PIN PLASTIC DIP

A-1




PACKAGE INFORMATION

All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


18-PIN PLASTIC DIP

A-2



18-PIN PLASTIC DIP

A-3




NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

PACKAGE INFORMATION


20-PIN PLASTIC DIP

A-4



20-PIN PLASTIC DIP


A-5



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

22-PIN PLASTIC DIP


A-6



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


24-PIN PLASTIC DIP

A-7



24-PIN PLASTIC DIP


A-8



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


28-PIN PLASTIC DIP

A-9






28-PIN PLASTIC DIP

A-10



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

**28-PIN PLASTIC DIP
A-11**




PACKAGE INFORMATION

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


32-PIN PLASTIC DIP

A-12



32-PIN PLASTIC DIP


A-13



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

16-PIN CERAMIC DIP

B-1




PACKAGE INFORMATION

All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.


18-PIN CERAMIC DIP

B-2




18-PIN CERAMIC DIP

B-3




20-PIN CERAMIC DIP

B-4



20-PIN CERAMIC DIP




B-5



PACKAGE INFORMATION


22-PIN CERAMIC DIP

B-6




24-PIN CERAMIC DIP

B-7



24-PIN CERAMIC DIP


B-8



PACKAGE INFORMATION


28-PIN CERAMIC DIP

B-9






28-PIN CERAMIC DIP

B-10





28-PIN CERAMIC DIP
B-11





PACKAGE INFORMATION

**32-PIN CERAMIC DIP
B-12**






**32-PIN CERAMIC DIP
B-13**






16-PIN PLASTIC ZIP

C-1



20-PIN PLASTIC ZIP

C-2





All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.



20-PIN PLASTIC ZIP

C-3



24-PIN PLASTIC ZIP


C-4



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


28-PIN PLASTIC ZIP

C-5



40-PIN PLASTIC ZIP




C-6



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




18-PIN PLCC

D-1



32-PIN PLCC

D-2





All dimensions in inches (millimeters) **Max** or typical where noted.
Min

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

52-PIN PLCC

D-3





PACKAGE INFORMATION

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.



52-PIN LPQFP

D-4



52-PIN LPQFP

D-5






All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




20/26-PIN PLASTIC SOJ

E-1



20/26-PIN PLASTIC SOJ

E-2






All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




22/26-PIN PLASTIC SOJ

E-3



24-PIN PLASTIC SOJ




E-4



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




24/26-PIN PLASTIC SOJ

E-5



24/26-PIN PLASTIC SOJ

E-6






PACKAGE INFORMATION

NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




24/28-PIN PLASTIC SOJ

E-7



28-PIN PLASTIC SOJ

E-8






NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.

PACKAGE INFORMATION




28-PIN PLASTIC SOJ

E-9



32-PIN PLASTIC SOJ




E-10



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.




32-PIN PLASTIC SOJ

E-11



40-PIN PLASTIC SOJ


E-12



NOTE: Package width and length do not include mold protrusion, allowable mold protrusion is .01" per side.


18-PIN CERAMIC LCC

F-1



18-PIN CERAMIC LCC




F-2



All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.


20-PIN CERAMIC LCC

F-3




28-PIN CERAMIC LCC

F-4




28-PIN CERAMIC LCC

F-5




32-PIN CERAMIC LCC

F-6




32-PIN CERAMIC LCC

F-7




32-PIN CERAMIC LCC

F-8




16-PIN FLAT PACK

G-1



20-PIN FLAT PACK


G-2



All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.


28-PIN FLAT PACK

G-3




32-PIN FLAT PACK

G-4




30-PIN MODULE SIP

H-1



30-PIN MODULE SIP


H-2



All dimensions in inches (millimeters) $\frac{\text{Max}}{\text{Min}}$ or typical where noted.


30-PIN MODULE SIP

H-3




30-PIN MODULE SIP

H-4




30-PIN MODULE SIMM

I-1




30-PIN MODULE SIMM

I-2




30-PIN MODULE SIMM

I-3




30-PIN MODULE SIMM

I-4




64-PIN MODULE ZIP

J-1




64-PIN MODULE ZIP

J-2




64-PIN MODULE ZIP
J-3




72-PIN MODULE ZIP

J-4




72-PIN MODULE ZIP

J-5




72-PIN MODULE ZIP

J-6




72-PIN MODULE ZIP

J-7




72-PIN MODULE ZIP

J-8




72-PIN MODULE ZIP

J-9






32-PIN MODULE DIP

K-1






40-PIN MODULE DIP

K-2



40-PIN MODULE DIP

K-3



PACKAGE INFORMATION

DYNAMIC RAMS	1
DRAM MODULES	2
MULTIPORT DRAMS	3
STATIC RAMS	4
SYNCHRONOUS SRAMS	5
SRAM MODULES	6
CACHE DATA SRAMS	7
FIFO MEMORIES	8
APPLICATION/TECHNICAL INFORMATION	9
MILITARY INFORMATION	10
PACKAGE INFORMATION	11
SALES INFORMATION	12

ORDER INFORMATION

Each Micron component family is manufactured and quality-controlled in the USA at our modern Boise, Idaho, facility employing Micron's low power, high performance CMOS silicon gate process. Micron products are functionally equivalent to other manufacturers' products meeting JEDEC standards. Device functionality is consistently assured over a wider power supply, temperature range and refresh range than specified. Each unit receives continuous


AMBYX™ system-level testing during many hours of accelerated burn-in prior to final test and shipment.

Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributors nearest you. Micron's quality assured policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

ORDER EXAMPLES:


DRAM

1 Meg x 1, 100ns in Plastic SOJ




DRAM MODULE

1 Meg x 8, 120ns Fast Page Mode Access, Leaded SIP




MULTIPOINT DRAM (VRAM)

256K x 4, 100ns in ZIP




CACHE DATA SRAM

Dual 4K x 16, Single 8K x 16, 25ns in Plastic LCC




SRAM

32K x 8, 45ns in Plastic SOJ




SRAM MODULE

64K x 16, 25ns in DIP Module with 2V Data Retention




Synchronous SRAM

16K x 16, Clocked, Register Inputs, 17ns in Plastic LCC




FIFO

512 x 9, 15ns in 300mil DIP




Component Product Numbering System

Format = AA BB CC DDDD EEE-FF GG GG*



Module Product Numbering System

Format = AA BB C DDD EE-FF GG*



Overview

Product reliability pertains to product performance over time, i.e., a product's ability to perform its intended functions within specified performance limit, while operating under specified environmental conditions, for a specified length of time. This section contains a brief overview of some of the issues that affect the reliability of IC devices, and briefly describes Micron's reliability program. For a more in-depth discussion of reliability, the reader may refer to Micron's Quality/Reliability Literature.

Reliability Goals

Reliability goals of semiconductor ICs are typically discussed with reference to the traditional reliability curve of component life. The reliability curve, commonly known as the "bathtub curve," is shown in the bottom half of Figure 1, where $h(t)$ is the hazard rate or the probability of a component failing at t_0+1 in time, given that it has survived at time t_0 .




Figure 1
RELIABILITY CURVE

Figure 1 shows that the significant portion of this curve is the random failure segment. The first exponential segment (infant mortality) is attributed to gross manufacturing defects. Failures that occur in this region are screened out by Micron's in-house burn-in of all production material using the AMBYX™ intelligent burn-in/test system, which is described in the following section.

Micron's AMBYX™ Burn-in/Test System

To effectively screen out infant mortalities Micron believes it is critical to have the ability to functionally test devices without removing them from the burn-in oven, and to do so several times during the duration of the burn-in cycle. This enables the manufacturer to determine if the failure rate curves of *individual* production lots have reached the random failure region of the bathtub curve by the end of the burn-in cycle. Production lots that do not exhibit a stable failure rate towards the end of the burn-in cycle are subjected to additional burn-in. This burn-in flow also alerts the manufacturer to the slightest variation in a product's failure rate, so that any needed corrective action can be taken.

To meet this need for an intelligent burn-in system, Micron developed the AMBYX™ burn-in/test system. By "burn-in/test" we mean that devices are tested for functionality without removing the DUT (device-under-test) boards from the burn-in oven. This effectively eliminates failures resulting from handling, thereby minimizing "noise" from the test results. During the test phase, the output produced by the devices under test is compared to the pattern expected. If a discrepancy occurs, the AMBYX™ system hardware records the failure and provides the following information: bit address, device address, board address, temperature, Vcc voltage, test pattern, time set.

A functional test of the devices is conducted at burn-in conditions (125°C, 7.5V Vcc) at the beginning of the burn-in cycle, to verify that the devices under test are being properly exercised. All units that fail this test are screened from the production material. The burn-in cycle then proceeds. For our DRAM family, for example, Micron specifies that all production material is subjected to burn-in in four intervals at the following conditions: 125°C at 7.5V Vcc for the first two intervals and 6.0V Vcc for the last two intervals, with functional testing of the devices performed at 125°C between each interval. During temperature ramping to 125°C and back to 25°C, the AMBYX™ system tests for thermal intermittent opens. This flow is illustrated Figure 2.

It is also noteworthy that the stress conditions during the last two intervals of production burn-in (i.e., 125°C and 6.0V Vcc) are identical to the stress conditions for the extended high-temperature-operating-life (HTOL) test, with which we calculate the random failure rate (described on pages 5-6) of the device during its useful life. The usefulness of this scheme is that it allows for a comparison of the failure rate during the latter part of production burn-in and the HTOL test and, thus, enables Micron to determine whether production material has been effectively screened for infant mortalities.





Figure 2
AMBYX™ BURN-IN/TEST FLOW AND TEST RESULTS

Environmental Process Monitor Program

Micron's environmental process monitor (EPM) program is designed to ensure the reliability of our standard products. Under this program, weekly samples of our various product and package types are subjected to a battery of environmental stress tests. During these tests, the devices are stressed for many hours under conditions designed to simulate years of normal field use. Equations, derived from intricate engineering models are applied to the data collected from these accelerated tests. From these calculations, we are able to predict failure rates under *normal use* conditions. The conditions for these tests, known as "accelerated environmental stress" tests are described in Figure 3. The EPM program described in this particular figure is for our 1 Meg DRAM.



Test Name and Description	Test Duration	Sample Size Per Week
HIGH TEMPERATURE OPERATING LIFE (125°C, 6.0V, ckbd / ckbd Complement Pattern)	1008 Hours 3024 Hours	100 Parts 100 Parts
TEMPERATURE AND HUMIDITY (85°C, 85% R.H., 5.5V, Alternating Bias)	1008 Hours 3024 Hours	100 Parts 100 Parts
AUTOCLAVE (121°C, 100% R.H., 15 PSI, No Bias)	288 Hours	50 Parts
LOW TEMPERATURE LIFE (-25°C, 7.0V, Dynamic Bias)	1008 Hours	10 Parts
TEMPERATURE CYCLE (-65°C TO +150°C, Air to Air)	1000 Cycles	100 Parts
THERMAL SHOCK (-55°C TO +125°C, Liquid to Liquid)	700 Cycles	25 Parts
HIGH TEMPERATURE STORAGE (150°C, No Bias)	1008 Hours	25 Parts
ELECTROSTATIC DISCHARGE (+ and -)	MIL STD 3015.7	24 Parts
NOTE: Samples Pulled from Five Different Lots at Finished Goods.		

Figure 3
ENVIRONMENTAL PROCESS MONITOR – 1 MEG DRAM

SALES INFORMATION

Failure Rate Calculation

The failure rate during the useful life of the device is expressed as percent failures per thousand device hours or as FITs (failures in time, per billion device hours), and is calculated as follows:

$$\text{Failure Rate} = P_n \div \left[\begin{array}{l} \text{Device hours at} \\ \text{accelerated environment} \end{array} \times \begin{array}{l} \text{A.F. relative to maximum} \\ \text{operating environment} \end{array} \right]$$

where: P_n = Poisson Statistic (at a given confidence level). For the data above, P_n at 60% confidence level equals .916.
 Device hours = sample size multiplied by test time (in hours). In our example, to follow, device hours equal 1.929×10^6 .
 A.F. = acceleration factor between the stress environment and *maximum* use conditions. For the 1 Meg DRAM, the acceleration factor between 125°C, 6.0V (HTOL stress conditions) and 70°C, 5.5V (maximum operating conditions) equals 16.5. (Calculation of this acceleration factor is described in the following section).

Thus, the failure rate of the Micron 1 Meg DRAM family is computed as follows:

$$\text{Failure Rate} = .916 \div (1.929 \times 10^6) (16.5) = 2.878 \times 10^{-8}$$

where: Total device hours at test conditions = 1.929×10^6 .
 Equivalent device hours at maximum use conditions (70°C, 5.5V Vcc) using an acceleration factor of 16.5 = 32×10^6 .

To translate the above failure rate into percent failures per thousand device hours, we multiply the failure rate obtained from the equation above by 10^5 :

$$\text{Failure Rate} = (2.878 \times 10^{-8}) \times 10^5 = 0.0029\% \text{ per 1K device hours}$$

To state the failure rate in FITs, we multiply the failure rate obtained from the equation above by 10^9 :

$$\text{Failure Rate} = (2.878 \times 10^{-8}) \times 10^9 = 29 \text{ FITs}$$

NOTE: *Typical* use conditions for the 1 Meg DRAM are 50°C and 5.0V Vcc. When we calculate the acceleration factor between the stress environment (70°C, 5.5V Vcc) and these typical conditions, we find that A.F. equals 125.4. Using the acceleration factor 125.4, the FIT rate for the 1 Meg DRAM is calculated as follows:

$$\begin{aligned} \text{Failure Rate} &= 916 \div (1.929 \times 10^6) (125.4) = 3.787 \times 10^{-9} \\ &= (3.787 \times 10^{-9}) \times 10^9 = 3.787 \\ &= 4 \text{ FITs (rounded)} \end{aligned}$$

Acceleration Factor Calculation:

Again, using the 1 Meg DRAM for our example, the acceleration factor between high temperature operating life stress conditions (125°C, 6.0V) and maximum operating conditions (70°C, 5.5V) is computed using the following models:

1. Acceleration factor due to temperature stress:

The acceleration factor due to temperature stress is computed using the Arrhenius equation, which is stated as follows:

$$A.F._{t1/t2} = \exp \left[\frac{E_a}{kT_1} - \frac{E_a}{kT_2} \right]$$

where: k = Boltzmann's constant, which is equal to 8.617×10^{-5}

T_1 and T_2 = operating and stress temperatures, respectively, in kelvins

E = activation energy in eV (For oxide defects, which is the most common failure mechanism for the 1 Meg DRAM, used in our example, the activation energy is determined to be 0.3eV).

Using these values, the temperature acceleration factor between 125°C and 70°C is computed to be 4.07.

2. Acceleration factor due to voltage stress:

The acceleration factor due to voltage stress is computed using the following model:

$$A.F._{v1/v2} = \exp [\beta (v_1 - v_2)]$$

where: v_1 and v_2 = stress voltage and operating voltage, respectively, in volts

β = constant, the value of which was derived experimentally by running several sessions of Micron's intelligent burn-in test sequence at different voltages on large numbers of the device. (For the 1 Meg DRAM, used in our example, β equals 2.8).

Thus, the voltage acceleration factor for the 1 Meg DRAM between 6.0V (stress condition) and 5.5V (maximum operating condition) is computed to be 4.06.

Finally, the overall acceleration factor due to temperature and voltage stress is calculated as the product of the two respective acceleration factors or:

$$A.F._{overall} = A.F._{temperature} \times A.F._{voltage}$$


Outgoing Product Quality

Before being sent to our finished goods area, where products are prepared for shipping, a special unit within the quality assurance department takes a 1% sample from each production lot. These samples are subjected to visual and electrical testing in order to measure the AQL (acceptable quality level) of all outgoing product. A flowchart illustrating Micron's AQL test procedure is provided in Figure 4.

Visual or mechanical testing consists of an unaided visual inspection of the sample devices for any physical irregularities which could negatively affect their performance. If a sample device is found to have, for example, a bent lead, a package irregularity or excess solder, the entire lot is returned to our test area for a 100% visual inspection.

Electrical testing of the sample devices is performed using ATE (automatic test equipment) systems. Testing is conducted at room temperature (~25°C) and at 70°C. Should an electrical failure occur, the failing device is turned over to a quality assurance engineer for further testing and analysis. If after completing this analysis the electrical failure is confirmed, the QA engineer determines which production monitor/test should have caught the failure and the entire lot is retested at that point in the test flow. Correlating the failure to the test where it should originally have been detected, and discerning why it was not tested, are important steps in preserving the integrity of our test process.

The percent devices found to be defective in the total number of devices sampled weekly is recorded using a control chart. This control chart, containing AQL data for the previous 52 weeks, is presented in weekly management meetings, where plans for corrective action are made, as needed.



SALES INFORMATION

Example of Special Processing:
Lot Mounted on Tape & Reel




Figure 4
AQL TEST FLOW FOR ALL OUTGOING PRODUCT

Automated Data Capture & Analysis

Micron has developed a sophisticated data capture and analysis system with a computer network tailored to the needs of quality IC manufacturing. Figure 5 shows the various functional areas that provide the input to our VAX data bases.




Figure 5
STATISTICAL CORRELATION

Data Capture

Automated, real-time data capture makes real-time charting (\bar{X} and R charts, etc.) of all critical operations and processes possible, and ensures that appropriate manufacturing personnel are alerted on a timely basis, should unexpected variation occur. As production lots move through each manufacturing step, detailed information (including step number, lot number, machine number, date/time, and operator number) are entered into the production data base. In addition; automated, highly-programmable measurement systems are utilized to capture a host of parameters associated with equipment, on-line process material, and environmental variables.

Analytical Tools

By using highly flexible, on-line data extraction programs, system users have the ability to tap this vast data base and to design their own correlation and trend analyses. The ability to correlate process variables to product performance allows us to make on-line projections of the quality of our finished product for a given lot or process run. In addition, we can estimate the impact of process improvements on quality well in advance and can make the impact of process deviations more visible to our engineers. This approach allows us to model yield and quality parameters based on on-line parameters. We then use this model to predict the final product results. Following is a description of the various means by which we analyze data:

- **GROUP SUMMARIES:** Summaries, which provide the means and standard deviations of user-defined parametrics, enable system users to compare the parametric values of production lots as well as special engineering lots.

- **TREND ANALYSIS:** Trend charts are routinely generated for critical parameters. System users can trend the means and ranges of any probe or parametric data captured throughout the manufacturing process.
- **CORRELATION ANALYSIS:** Correlation analysis can be performed on any combination of factors; such as equipment, masks, or electrical parameters. One report, regularly produced and disseminated to key personnel, takes two groups of lots (one with a high failure rate, the other with a low failure rate) and identifies all the pieces of equipment that are **common** to one or the other group. The report, thus, quickly alerts us should there be a correlation between a lot with a high failure rate and a particular piece(s) of equipment in the wafer fabrication or assembly areas.

Another regularly produced report analyzes a user-selected set of database parametrics against an index, such as manufacturing yield. Lots are divided into three sub-groups (upper yielding, middle yielding and lower yielding). The report then correlates the yields with all electrical parametric values taken on individual lots at wafer sort. Thus, the report helps us determine which processing step may have caused the yields to vary among the three subgroups.

- **STATISTICAL PROCESS CONTROL CHARTS:** SPC control charts are used throughout the company to monitor and evaluate critical process parameters, such as, critical dimensions (CDs), oxide thickness, chemical vapor depositions (CVDs), particle counts, temperature and humidity, and many other critical process and product quality parameters.
- **OVERLAYS or WAFER MAPS:** Maps, which are produced for all wafers during probe, show various parameters as a function of position on the wafer and are very useful for problem isolation. Maps may be analyzed individually or in groups. For example, wafers from an entire lot may be analyzed in relation to one particular parameter.
- **RS/1 DISCOVER/EXPLORE:** This analysis software is used for experimental design, and evaluation of results. The statistical approach supported by this software (i.e., the use of *t* tests, ANOVA tables, multiregression analysis, etc.) has proven invaluable in reducing time expended for product development and for trouble shooting. It is also used to determine the relationships between process output and probe and parametric data. Using multiregression analysis, for example, we are able to determine the relationship between L effective and CD dimensions to the speed of a device.

The use of automation in data capture, analysis, and feedback greatly enhances the flexibility and speed with which we are able to view all aspects of the manufacturing process. This effective data analysis and feedback system helps to reduce parametric deviations, improve margin to specifications, increase manufacturing yields, and provide for more accurate fabrication output planning.

ALABAMA**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35805
Phone - 205-837-8700
FAX - 205-830-2565

Pioneer Technology
4835 University Square, #5
Huntsville, AL 35816
Phone - 205-837-9300
FAX - 205-837-9358

Military Distributor

Zeus Components, Inc.
1750 West Broadway, Suite 114
Oviedo, FL 32765
Phone - 407-365-3000
FAX - 407-365-2356

ARIZONA**Representative**

Quatra Associates
4645 South Lakeshore Dr., Ste #1
Tempe, AZ 85282
Phone - 602-820-7050
FAX - 602-820-7054

Distributors

Anthem Electronics Incorporated
1555 West 10th Pl., #101
Tempe, AZ 85281
Phone - 602-966-6600
FAX - 602-966-4826

Hall-Mark Electronics Corporation
4637 S. 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
FAX - 602-437-2348

Wyle Laboratories
4141 E. Raymond St., Ste #1
Phoenix, AZ 85040
Phone - 602-437-2088
FAX - 602-437-2124

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Ste E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

ARKANSAS**Representative**

Nova Marketing Incorporated
4924 S. Memorial, Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105
FAX - 918-665-3815

Distributors

Anthem Electronics, Inc.
651 N. Plano Rd., Suite 429
Richardson, TX 75081
Phone - 214-238-7100
FAX - 214-238-0237

Hall-Mark Electronics Corporation
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
FAX - 214-343-5988

Pioneer Electronics
13765 Beta
Dallas, TX 75244
Phone - 214-386-7300
FAX - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
FAX - 214-644-5064

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Ste 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

CALIFORNIA**Representatives (Northern California)**

Bay Area Electronics Sales, Inc
2001 Gateway Place, Ste 315
San Jose, CA 95110
Phone - 408-452-8133
FAX - 408-452-8139

Representatives (Southern California)

Jones & McGeoy Sales Incorporated
801 Parkcenter Drive, Ste 250
Santa Ana, CA 92705
Phone - 714-547-6466
FAX - 714-547-7670

9868 Scranton Road, Suite 414
San Diego, CA 92121
Phone - 619-453-7948
FAX - 619-453-0034

Distributors

Anthem Electronics Incorporated
1040 E. Brokaw Road
San Jose, CA 95131
Phone - 408-453-1200
FAX - 408-452-2281

Anthem Electronics Incorporated
9131 Oakdale Avenue
Chatsworth, CA 91311
Phone - 818-775-1333
FAX - 818-775-1302

Anthem Electronics Incorporated
1 Old Field Drive
East Irvine, CA 92718-2809
Phone - 714-768-4444
FAX - 714-380-4747

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Anthem Electronics Incorporated
9369 Carroll Park Drive
San Diego, CA 92121
Phone - 619-453-9005
FAX - 619-546-7893

Hall-Mark Electronics Corporation
9420 Topanga Canyon Blvd.
Chatsworth, CA 91311
Phone - 818-773-4500
FAX - 818-773-4555

Hall-Mark Electronics Corporation
580 Menlo Drive, Suite 2
Rocklin, CA 95677
Phone - 916-624-9781
Fax - 916-961-0922

Hall-Mark Electronics Corporation
3878 Ruffin Road, Ste. B
San Diego, CA 92123
Phone - 619-268-1201
FAX - 619-268-0209

Hall-Mark Electronics Corporation
2105 Lundy Avenue
San Jose, CA 95131
Phone - 408-432-4000
FAX - 408-432-4044

Hall-Mark Electronics Corporation
#1 Mauchly
Irvine, CA 92718
Phone - 714-727-6000
FAX - 714-727-6066

Pioneer Technologies
134 Rio Robles
San Jose, CA 95134
Phone - 408-954-9100
FAX - 408-954-9113

Wyle Laboratories
(Accounting Office Only)
128 Maryland Ave.
El Segundo, CA 90245
Phone - 213-322-1763

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
FAX - 408-727-5896

Wyle Laboratories
17872 Cowan Avenue
Irvine, CA 92714
Phone - 714-863-9953
FAX - 714-863-0473

Wyle Laboratories
2951 Sunrise Blvd, Suite #175
Rancho Cordova, CA 95742
Phone - 916-638-5282
FAX - 916-638-1491

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
Phone - 619-565-9171
FAX - 619-565-0512

Wyle Laboratories
26677 W. Agoura Road
Calabasas, CA 91302
Phone - 818-880-9000
FAX - 818-880-5510

Military Distributors

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
22700 Savi Ranch Parkway
Yorba Linda, CA 92686
Phone - 714-921-9000
FAX - 714-921-2715

Zeus Components, Inc.
5236 Colodny Drive, Suite 102
Agoura Hills, CA 91301
Phone - 818-889-3838
FAX - 818-889-2464

Zeus Components, Inc.
5625 Ruffin Road, Ste 200
San Diego, CA 92123
Phone - 619-277-9681
FAX - 619-277-7105

Zeus Components, Inc.
6276 San Ignacio Ave., Ste E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

CANADA**Representatives**

Clark-Hurman Associates
20 Regan Road, Unit #14
Brampton, Ontario L7A 1C3
Canada
Phone - 416-840-6066
FAX - 416-840-6091

Clark-Hurman Associates
66 Colonnade Road, Ste 205
Nepean, Ontario K2E 7K7
Canada
Phone - 613-727-5626
FAX - 613-727-1707

Clark-Hurman Associates
19 Donegani, Suite 5
Pointe Claire, Quebec H9R 2V6
Canada
Phone - 514-426-0453
FAX - 514-426-0455

Davetek Marketing
#37 4429 Kingsway
Burnaby, B.C. V5H 2A1
Canada
Phone - 604-430-3680
FAX - 604-435-5490

Davetek Marketing
#206 2723 37th Avenue
N.E. Calgary, AB T1Y 5R8
Canada
Phone 403-291-4984
FAX - 403-250-3445

Distributor

Semad Electronic
85 Spy Court
Markham, Ontario L3R 4Z4
Canada
Phone - 416-475-8500
FAX - 416-475-4158

Semad Electronic
1825 Woodward Dr.
Ottawa, Ontario K2C OR2
Canada
Phone - 613-727-8325
FAX - 613-727-9489

Semad Electronic
8563 Government Street
Burnaby, B C V3N 4S9
Canada
Phone - 604-420-9889
FAX - 604-420-0124

Semad Electronic
243 Place Frontenac
Pointe Claire, PQ H9R 4Z7
Canada
Phone - 514-694-0860
FAX - 514-694-0965

Semad Electronic
6120 3rd St. S.E., Unit 9
Calgary, Alberta T2H 1K4
Canada
Phone - 403-252-5664
FAX - 403-255-0966

COLORADO**Representative**

Wescom Marketing
4891 Independence St.
Wheatridge, CO 80033
Phone - 303-422-8957
FAX - 303-422-9892

Distributors

Anthem Electronics Incorporated
373 Inverness Drive South
Englewood, CO 80112
Phone - 303-790-4500
FAX - 303-790-4532

Hall-Mark Electronics Corporation
12503 E. Euclid Dr., #20
Englewood, CO 80111
Phone - 303-790-1662
FAX - 303-790-4991

Wyle Laboratories
451 E 124th Street
Thornton, CO 80241
Phone - 303-457-9953
FAX - 303-457-4831

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Ste E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

CONNECTICUT**Representative**

Advanced Tech Sales Incorporated
Westview Office Park
Building 2, Suite 1C
850 N. Main St. Ext.
Wallingford, CT 06492
Phone - 203-284-0838
FAX - 203-284-8232

Distributors

Anthem Electronics
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
FAX - 203-596-3232

Hall-Mark Electronics Corporation
615 W. Johnson Ave, Bldg. 3
Cheshire, CT 06410
Phone - 203-271-2844
FAX - 203-272-1704

Pioneer Standard
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
FAX - 203-838-9901

Military Distributor

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

DELAWARE**Representative**

Omega Electronic Sales Incorporated
2655 Interplex Drive, Suite 104
Trevose, PA 19047
Phone - 215-244-4000
FAX - 215-244-4104

Distributor

Pioneer Technologies
Keith Valley Business Center
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
FAX - 215-674-3107

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

DISTRICT OF COLUMBIA**Representative**

Electronic Engineering & Sales, Inc.
235 Prince George Street
Annapolis, MD 21401
Phone - 301-269-6573
FAX - 301-269-6476

Distributor

Pioneer Technologies
15810 Gaither Drive
Gaithersburg, MD 20877
Phone - 301-921-0660
FAX - 301-921-3852

FLORIDA**Representatives**

Photon Sales, Inc.
1600 Sarno Rd., Ste #21
Melbourne, FL 32935
Phone - 407-259-8999
FAX - 407-259-1323

Distributors

Anthem Electronics Incorporated
2555 Enterprise Rd, Ste #11-2
Clearwater, FL 34623
Phone - 813-797-2900
FAX - 813-796-4880

Chip Supply
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
Phone - 407-298-7100
FAX - 407-290-0164

Hall-Mark Electronics Corporation
10491 72nd St. North
Largo, FL 34647
Phone - 800-282-9350
FAX - 813-544-4394

Hall-Mark Electronics Corporation
3161 Southwest 15th Street
Pompano Beach, FL 33069-4806
Phone - 305-971-9280
FAX - 305-971-9339

Hall-Mark Electronics Corporation
489 E Semoran Blvd, #145
Casselberry, FL 32707
Phone - 407-830-5855
FAX - 407-767-5002

Pioneer Technologies
337 South-North Lake #1000
Altamonte Springs, FL 32701
Phone - 407-834-9090
FAX - 407-834-0865

Pioneer Technologies
5500 Rio Vista Drive
Clearwater, FL 34620
Phone - 813-531-5037
FAX - 918-492-0546

Pioneer Technologies
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
FAX - 305-481-2950

Military Distributor

Zeus Components, Inc.
1750 W. Broadway, Suite 114
Oviedo, FL 32765
Phone - 407-365-3000
FAX - 407-365-2356

GEORGIA**Representative**

Southeast Technical Group
2620 Deer Isle Cove
Lawrenceville, GA 30244
Phone - 404-979-2055
FAX - same

Distributors

Hall-Mark Electronics Corporation
3425 Corporate Way, Suite A
Ouluth, GA 30136
Phone - 404-623-4400
FAX - 404-476-8806

Pioneer Technologies
3100F Northwoods Place
Norcross, GA 30071
Phone - 404-448-1711
FAX - 404-446-8270

Military Distributor

Zeus Components, Inc.
1750 West Broadway, Ste 114
Oveido, FL 32765
Phone - 407-365-3000
FAX - 407-365-2356

HAWAII**Representative**

Bay Area Electronics
2001 Gateway Pl., Ste. 315
San Jose, CA 95110
Phone - 408-452-8133
FAX - 408-452-8139

Distributors

Anthem Electronics Incorporated
1040 E. Brokaw Road
San Jose, CA 95131
Phone - 408-453-1200
FAX - 408-452-2281

Hall-Mark Electronics Corporation
2105 Lundy Avenue
San Jose, CA 95131
Phone - 408-432-4000
FAX - 408-432-4044

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
FAX - 408-727-5896

IDAHO**Representative**

Contact Micron Component Sales
Phone - 208-368-3900

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Ste E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

ILLINOIS**Representatives**

Oasis Sales Corporation
1101 Tonne Road
Elk Grove Village, IL 60007
Phone - 708-640-1850
FAX - 708-640-9432

Advanced Technical Sales
1810 Craig Road, Ste 213
St. Louis, MO 63146
Phone - 314-878-2921
FAX - 314-878-1994

Distributors

Anthem Electronics Incorporated
1300 Remington, Suite A
Schaumburg, IL 60173
Phone - 708-884-0200
FAX - 708-884-0480

Hall-Mark Electronics Corporation
210 Mittel Drive
Wooddale, IL 60191
Phone - 708-860-3800
FAX - 708-860-0239

Pioneer Standard
2171 Executive Drive, Ste 200
Addison, IL 60101
Phone - 708-495-9680
FAX - 708-495-9831

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

INDIANA**Representatives**

Electro Reps, Inc.
7240 Shadeland Station
Suite 275
Indianapolis, IN 46256
Phone - 317-842-7202
FAX - 317-841-0230

Electro Reps, Inc.
407 Airport North Office Park
Fort Wayne, IN 46825
Phone - 219-489-8502
FAX - 219-489-8408

Distributors

Hall-Mark Electronics Corporation
4275 W. 96th Street
Indianapolis, IN 46268
Phone - 317-872-8875
FAX - 317-876-7165

Pioneer Standard
9350 N. Priority Wy, West Dr
Indianapolis, IN 46240
Phone - 317-573-0880
FAX - 317-573-0979

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

IOWA**Representative**

Advanced Technical Sales
375 Collins Road N.E.
Cedar Rapids, IA 52402
Phone - 319-393-8280
FAX - 319-393-7258

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Dr.
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3045

Hall-Mark Electronics Corporation
210 Mittel Drive
Wooddale, IL 60191
Phone - 708-860-3800
FAX - 708-860-0239

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
FAX - 612-944-3794

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Ste 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

KANSAS**Representative**

Advanced Technical Sales
601 N. Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
FAX - 913-782-8641

Distributors

Hall-Mark Electronics Corporation
10809 Lakeview Drive
Lenexa, KS 66215
Phone - 913-888-4747
FAX - 913-888-0523

Pioneer Electronics
2029 Woodland Pkwy., Ste #101
St. Louis, MO 63146
Phone - 314-432-4350
FAX - 314-432-4854

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Ste 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

KENTUCKY**Representatives**

Electro Reps., Inc.
7240 Shadeland Station, Ste. 275
Indianapolis, IN 46256
317-842-7202
FAX - 317-489-8408

Scott Electronics, Inc.
10901 Reed-Hartman Hwy., Suite 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
FAX - 513-791-8059

Distributors

Hall-Mark Electronics Corporation (E. Ky)
400 E Wilson Bridge Rd, Ste S
Worthington, OH 43085
Phone - 614-888-3313
FAX - 614-888-0767

Hall-Mark Electronics Corporation (W. Ky)
4275 W. 96th Street
Indianapolis, IN 46268
Phone - 317-872-8875
FAX - 317-876-7165

Pioneer Standard (W. Ky)
9350 N. Priority Way, W. Dr.
Indianapolis, IN 46240
Phone - 317-573-0880
FAX - 317-573-0979

Pioneer Standard (E. Ky)
4433 Interpoint Boulevard
Dayton, OH 45424
Phone - 513-236-9900
FAX - 513-236-8133

LOUISIANA**Representative**

Nova Marketing Incorporated
8350 Meadow Road Suite 174
Dallas, TX 75231
Phone - 214-750-6082
FAX - 214-750-6068

Distributors

Hall-Mark Electronics Corporation
11333 Pagemill Road
Dallas, TX 75243
Phone - 214-343-5000
FAX - 214-343-5851

Pioneer Electronics
13765 Beta
Dallas, TX 75244
Phone - 214-386-7300
FAX - 214-490-6419

Wyle Laboratories
1810 North Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
FAX - 214-644-5064

Military Distributors

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

Zeus Components, Inc.
1800 North Glenville, Suite 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

MAINE**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Ste 102
North Reading, MA 01864
Phone - 508-664-0888
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
Pinehurst Park, 6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
FAX - 617-667-4129

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
FAX - 617-863-1547

Military Distributor

Zeus Components, Inc.
11 Lakeside Office Park
607 North Avenue
Wakefield, MA 01880
Phone - 617-246-8200
FAX - 617-246-8293

MARYLAND**Representative**

Electronic Engineering & Sales Inc.
235 Prince George Street
Annapolis, MD 21401
Phone - 301-269-6573
FAX - 301-269-6476

Distributors

Anthem Electronics
9020A Mendenhall Court
Columbia, MD 21045
Phone - 301-995-6640
FAX - 301-381-4379

Hall-Mark Electronics Corporation
10240 Old Columbia Road
Columbia, MD 21046
Phone - 301-988-9800
FAX - 301-381-2036

Pioneer Technologies
15810 Gaither Drive
Gaithersburg, MD 20877
Phone - 301-921-0660
FAX - 301-921-3852

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

MASSACHUSETTS**Representative**

Advanced Tech Sales
348 Park Street, Ste 102
North Reading, MA 01864
Phone - 508-664-0888
FAX - 508-664-5503

Distributors

Anthem Electronics, Inc.
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Gerber Electronics
128 Carnegie Row
Norwood, MA 02062
Phone - 617-769-6000
FAX - 617-762-8931

Hall-Mark Electronics Corporation
Pinehurst Park, 6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
FAX - 617-667-4129

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
FAX - 617-863-1547

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-7300
FAX - 617-272-6809

Military Distributor

JAN Devices, Inc.
44 Cochrane St.
Melrose, MA 02176
Phone - 617-662-3901

Zeus Components, Inc.
11 Lakeside Office Park
Wakefield, MA 01880
Phone 617-246-8200
FAX - 617-246-8293

MICHIGAN**Representatives**

Rathsburg Associates Incorporated
34605 Twelve Mile Rd.
Farmington Hills, MI 48331-3263
Phone - 313-489-1500
FAX - 313-489-1480

Rathsburg Associates Incorporated
2680 Horizon, S.E.
Grand Rapids, MI 49506
Phone - 616-949-7400
FAX - 616-949-1909

Distributors

Hall-Mark Electronics Corporation
38027 Schoolcraft Road
Livonia, MI 48150
Phone - 313-462-1205
FAX - 313-462-1830

Pioneer Standard
4505 Broadmoor Avenue, S.E.
Grand Rapids, MI 49512
Phone - 616-698-1800
FAX - 616-698-1831

Pioneer Standard
13485 Stamford
Livonia, MI 48150
Phone - 313-525-1800
FAX - 313-427 3720

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

MINNESOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue
Minneapolis, MN 55420-3520
Phone - 612-888-2122
FAX - 612-884-4768

Distributors

Anthem Electronics Inc.
7646 Golden Triangle Dr.
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3045

Hall-Mark Electronics Corporation
10300 Valley View Rd, Ste 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5778

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
FAX - 612-944-3794

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

MISSISSIPPI**Representative**

Southeast Technical Group
Route 10, Box 368
Meridian, MS 39301
Phone - 601-485-7055
FAX - 601-485-7063

Distributor

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35805
Phone - 205-837-8700
FAX - 205-830-2565

Pioneer Technologies
4835 University Square, Ste #5
Huntsville, AL 35816
Phone - 205-837-9300
FAX - 205-837-9358

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Suite 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

MISSOURI**Representatives**

Advanced Technical Sales
1810 Craig Road, Suite #213
St. Louis, MO 63146
Phone - 314-878-2921
FAX - 314-878-1994

Distributors

Hall-Mark Electronics Corporation
3783 Rider Trail So.
Earth City, MO 63045
Phone - 314-291-5350
FAX - 314-291-0362

Pioneer Standard
2029 Woodland Pkwy #101
St Louis, MO 63146
Phone - 314-432-4350
FAX - 314-432-4854

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Suite 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

MONTANA**Distributor**

Almac Electronics
E 10905 Montgomery
Spokane, WA 99206
Phone - 509-924-9500
1-800-325-6545
FAX - 509-928-6096

Military Distributor

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

NEBRASKA**Representative**

Advanced Technical Sales
601 North Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
FAX - 913-782-8641

Distributors

Hall-Mark Electronics Corporation
10809 Lakeview Dr.
Lenexa, KS 66215
Phone - 913-888-4747
FAX - 913-888-0523

Wyle Laboratories
451 E 124th Street
Thornton, CO 80241
Phone - 303-457-9953
FAX - 303-457-4831

Military Distributor

Zeus Components, Inc.
1800 North Glenville, Suite 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

NEVADA**Representative**

Bay Area Electronics Sales, Inc
2001 Gateway Place, Suite 315
San Jose, CA 95110
Phone - 408-452-8133
FAX - 408-452-8139

Distributors

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
FAX - 916-624-9750

Hall-Mark Electronics Corporation

580 Menlo Dr., Suite 2
Rocklin, CA 95677
Phone - 916-624-9781
FAX - 916-961-0922

Wyle Laboratories
2951 Sunrise Blvd., Suite 175
Rancho Cordova, CA 95742
Phone - 916-638-5282
FAX - 916-638-1491

Military Distributor

JAN Devices, Inc.
44 Cochrane St.
Melrose, MA 02176
Phone - 617-662-3901

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

NEW HAMPSHIRE**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Ste 102
North Reading, MA 01864
Phone - 508-664-0888
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
Pinehurst Park, 6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
FAX - 617-667-4129

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
FAX - 617-863-1547

Military Distributor

Zeus Components, Inc.
11 Lakeside Office Park
607 North Avenue
Wakefield, MA 01880
Phone - 617-246-8200
FAX - 617-246-8293

NEW JERSEY**Representative**

Applied Technical Marketing
234 Main St., Suite 2
Huntington, NY 11743
Phone - 516-271-0200
FAX - 516-271-4450

Representative (Southern)

Omega Electronics
2655 Interplex Dr., Suite 104
Trevose, PA 19047
Phone - 215-244-4000
FAX - 215-244-4104

Distributors

Anthem Electronics
26 Chapin Road, Unit K
Pine Brook, NJ 07058
Phone - 201-227-7960
FAX - 201-227-9246

Hall-Mark Electronics Corporation
107 Fairfield Road
Fairfield, NJ 07006
Phone - 201-575-4415
FAX - 201-882-9389

Hall-Mark Electronics Corporation
11000 Midlantic Drive, Suite 5
Mt. Laurel, NJ 08054
Phone - 609-235-1900
FAX - 609-235-3381

Hall-Mark Electronics Corporation
200 Lanidex Plaza, 2nd Fl.
Parsippany, NJ 07054
Phone - 201-515-3000
FAX - 201-515-4475

Military Distributor

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

NEW MEXICO**Representative**

Quatra Associates Incorporated
600 Autumnwood Place, S.E.
Albuquerque, NM 87123
Phone - 505-296-6781
FAX - 602-820-7054

Distributors

Anthem Electronics Inc.
1555 W. 10th Pl., Suite #101
Tempe, AZ 85281
Phone - 602-966-6600
FAX - 602-966-4826

Hall-Mark Electronics Corporation
4637 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
FAX - 602-437-2348

Wyle Laboratories
4141 E. Raymond St., Ste #1
Phoenix, AZ 85040
Phone - 602-437-2088
FAX - 602-437-2124

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

NEW YORK**Representatives**

Applied Technical Marketing
234 Main St., Suite 2
Huntington Village, NY 11743
Phone - 516-271-0200
FAX - 516-271-4450

Electra Sales Corporation
3000 Winston Rd. South
Rochester, NY 14623
Phone - 716-427-7860
FAX - 716-427-0614

Electra Sales Corporation
1 Alder Drive
East Syracuse, NY 13057
Phone - 315-463-1248
FAX - 315-463-1717

Distributors

Anthem Electronics-Military
47 Mall Drive
Commack, NY 11725-5703
Phone - 516-864-6600
FAX - 516-493-2244

Hall-Mark Electronics Corporation
6605 Pittsford - Palmyra Road, Suite E8
Fairport, NY 14450
Phone - 716-425-3300
FAX - 716-425-7195

Hall-Mark Electronics Corporation
3075 Veterans Memorial Hwy
Ronkonkoma, NY 11779
Phone - 516-737-0600
FAX - 516-737-0838

MAST Distributors, Inc.
710-2 Union Parkway
Ronkonkoma, NY 11799
Phone - 516-471-4422
FAX - 516-471-2040

Pioneer Standard
68 Corporate Drive
Binghamton, NY 13904
Phone - 607-722-9300
FAX - 607-722-9562

Pioneer Standard
840 Fairport Park
Fairport, NY 14450
Phone - 716-381-7070
FAX - 716-381-5955

Pioneer Standard
14A Madison Road
Fairfield, NY 07006
Phone - 201-575-3510
FAX - 201-575-3454

Pioneer Standard
60 Crossways Park West
Woodbury, NY 11797
Phone - 516-921-8700
FAX - 516-921-2143

Military Distributor

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2110 Smithtown Ave.
Ronkonkoma, L.L., NY 11779
Phone - 516-737-4500
FAX - 516-737-4520

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

NORTH CAROLINA**Representatives**

Southeast Technical Group
700 N. Arendell Ave
Zebulon, NC 27597
Phone - 919-269-5589
FAX - 919-269-5670

Distributors

Hall-Mark Electronics Corporation
5234 Green's Dairy Road
Raleigh, NC 27604
Phone - 919-872-0712
FAX - 919-878-8729

Pioneer Technologies
9401L Southern Pines Blvd
Charlotte, NC 28210
Phone - 704-526-8188
FAX - 704-522-8564

Pioneer Electronics
2810 Meridian Parkway, #148
Durham, NC 27713
Phone - 919-544-5400
FAX - 919-544-5885

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

NORTH DAKOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue
Minneapolis, MN 55420-3520
Phone - 612-888-2122
FAX - 612-884-4768

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Dr.
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3045

Hall-Mark Electronics Corporation
10300 Valley View Rd, Ste 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5778

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
FAX - 612-944-3794

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

OHIO**Representatives**

Scott Electronics, Inc.
Corporate Headquarters
360 Alpha Park
Cleveland OH 44143-2240
Phone - 216-473-5050
FAX - 216-473-5055

Scott Electronics, Inc.
3131 South Dixie Drive
Dayton, OH 45439-2223
Phone - 513-294-0539
FAX - 513-294-4769

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
FAX - 614-882-0900

Scott Electronics, Inc.
10901 Reed Hartman, Ste. 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
FAX - 513-791-8059

Distributors

Hall-Mark Electronics Corporation
5821 Harper Road
Solon, OH 44139
Phone - 216-349-4632
FAX - 216-248-4803

Hall-Mark Electronics Corporation
400 E. Wilson Bridge Rd, Ste 5
Worthington, OH 43085
Phone - 614-888-3313
FAX - 614-888-0767

Pioneer Standard
4800 E 131st Street
Cleveland, OH 44105
Phone - 216-587-3600
FAX - 216-587-3906

Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
Phone - 513-236-9900
FAX - 513-236-8133

Pioneer Standard
5440 Naiman Parkway
Solon, OH 44139
Phone - 216-349-1300
FAX - 216-349-0754

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

OKLAHOMA**Representative**

Nova Marketing Incorporated
4924 S. Memorial, Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105
FAX - 918-665-3815

Distributor

Hall-Mark Electronics Corporation
5411 S. 125th East Ave., #305
Tulsa, OK 74146
Phone - 918-254-6110
FAX - 918-254-6207

Military Distributor

Zeus Components, Inc.
1800 N. Glenville, Ste 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

OREGON**Representative**

Northwest Marketing Associates
6975 SW Sandburg Rd, Ste 330
Portland, OR 97223
Phone - 503-620-0441
FAX - 503-684-2541

Distributors

Almac Electronics
1885 N.W. 169th Place
Beaverton, OR 97006
Phone - 503-629-8090
FAX - 503-645-0611

Anthem Electronics Incorporated
9090 S.W. Gemini Drive
Beaverton, OR 97005
Phone - 503-643-1114
FAX - 503-626-7928

Wyle Laboratories
9640 SW Sunshine Ct, Ste. 200
Beaverton, OR 97005
Phone - 503-643-7900
FAX - 503-646-5466

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Ste E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

PENNSYLVANIA**Representatives**

Omega Electronic Sales Incorporated
2655 Interplex Dr., #104
Trevose, PA 19047
Phone - 215-244-4000
FAX - 215-244-4104

Scott Electronics, Inc. (W. PA)
360 Alpha Park
Cleveland, OH 44143-2240
Phone - 216-473-5050
FAX - 216-473-5055

Distributors

Anthem Electronics, Inc.
355 Business Ctr. Dr.
Horsham, PA 19044
Phone - 215-443-5150
FAX - 215-675-9875

Hall-Mark Electronics Corporation
11000 Midlantic Drive, Suite 5
Mt. Laurel, NJ 08054
Phone - 609-235-1900
FAX - 609-235-3381

Hall-Mark Electronics Corporation (W. PA)
5821 Harper Road
Solon, OH 44139
Phone - 216-349-4632
FAX - 216-248-4803

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
FAX - 215-674-3107

Pioneer Technologies (W. PA)
259 Kappa Drive
Pittsburgh, PA 15238
Phone - 412-782-2300
FAX - 412-963-8255

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

RHODE ISLAND**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Ste 102
North Reading, MA 01864
Phone - 508-664-0888
FAX - 508-664-5503

Distributors

Anthem Electronics
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
FAX - 203-596-3232

Hall-Mark Electronics Corporation
615 W. Johnson Ave., Bldg. 3
Cheshire, CT 06410
Phone - 203-271-2844
FAX - 203-272-1704

Pioneer Standard
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
FAX - 203-838-9901

Military Distributor

Zeus Components, Inc.
11 Lakeside Office Park
607 North Avenue
Wakefield, MA 01880
Phone - 617-246-8200
FAX - 617-246-8293

SOUTH CAROLINA**Representative**

Southeast Technical Group
700 N. Arendell Ave.
Zebulon, NC 27597
Phone - 919-269-5589
FAX - 919-269-5670

Distributor

Pioneer Technologies
9401 L. Southern Pine Blvd
Charlotte, NC 28210
Phone - 704-526-8188
FAX - 704-522-8564

Military Distributor

Zeus Components, Inc.
1750 West Broadway, Ste 114
Oviedo, FL 32765
Phone - 407-365-3000
FAX - 407-365-2356

SOUTH DAKOTA**Representative**

HMR Incorporated
9065 Lyndale Avenue
Minneapolis, MN 55420-3520
Phone - 612-888-2122
FAX - 612-884-4768

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Dr.
Eden Prairie, MN 55344
Phone - 612-944-5454
FAX - 612-944-3045

Hall-Mark Electronics Corporation
10300 Valley View Rd, Ste 101
Eden Prairie, MN 55344
Phone - 612-941-2600
FAX - 612-941-5778

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
FAX - 612-944-3794

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

TENNESSEE**Representative**

Southeast Technical Group
700 N. Arendell Ave.
Zebulon, NC 27597
Phone - 919-269-5589
FAX - 919-269-5670

Distributors

Hall-Mark Electronics Corporation
4900 Bradford Drive
Huntsville, AL 35805
Phone - 205-837-8700
FAX - 205-830-2565

Pioneer Technologies
4825 University Square, #5
Huntsville, AL 35816
Phone - 205-837-9300
FAX - 205-837-9358

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

TEXAS**Representatives**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-750-6082
FAX - 214-750-6068

Nova Marketing Incorporated
9207 Country Creek #206
Houston, TX 77036
Phone - 713-988-6082
FAX - 713-774-1014

Nova Marketing Incorporated
Stillhouse Canyon Office Park
4807 Spicewood Springs Road
Building 3, Suite 3140
Austin, TX 78759
Phone - 512-343-2321
FAX - 512-343-2487

Distributors

Anthem Electronics, Inc.
651 N. Plano Road, Suite 429
Richardson, TX 75081
Phone - 214-238-7100
FAX - 214-238-0237

Hall-Mark Electronics Corporation
12211 Technology Boulevard
Austin, TX 78727
Phone - 512-258-8848
FAX - 512-258-3777

Hall-Mark Electronics Corporation
11333 Pagemill Road
Dallas, TX 75243
Phone - 214-343-5000
FAX - 214-343-5851

Hall-Mark Electronics Corporation
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
FAX - 214-343-5988

Hall-Mark Electronics Corporation
8000 Westglen
Houston, TX 77063
Phone - 713-781-6100
FAX - 713-953-8420

Pioneer Standard
1826 Kramer Lane, Suite D
Austin, TX 78758
Phone - 512-835-4000
FAX - 512-835-9829

Pioneer Electronics
13765 Beta
Dallas, TX 75244
Phone - 214-386-7300
FAX - 214-490-6419

Pioneer Standard
10530 Rockley Rd., Suite 100
Houston, TX 77099
Phone - 713-495-4700
FAX - 713-495-5642

Wyle Laboratories
4030 W. Braker, Suite 330
Austin, TX 78759
Phone - 512-345-8853
FAX - 512-834-0981

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
FAX - 214-644-5064

Wyle Laboratories
11001 S. Wilcrest, Suite 100
Houston, TX 77099
Phone - 713-879-9953
FAX - 713-879-6540

Military Distributor

Zeus Components, Inc.
1800 N. Glenville, Suite 120
Richardson, TX 75081
Phone - 214-783-7010
FAX - 214-234-4385

UTAH**Representative**

Wescom Marketing
3500 So. Main, Suite 100
Salt Lake City, UT 84115
Phone - 801-269-0419
FAX - 801-269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
FAX - 801-973-8909

Hall-Mark Electronics Corporation
2265 South 1300 West
West Valley City, UT 84119
Phone - 801-972-1008
FAX - 303-790-4991

Wyle Laboratories
1325 West 2200 South, Suite E
West Valley City, UT 84119
Phone - 801-974-9953
FAX - 801-972-2524

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

VERMONT**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Ste 102
North Reading, MA 01864
Phone - 508-664-0888
FAX - 508-664-5503

Distributors

Anthem Electronics
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
FAX - 508-657-6008

Hall-Mark Electronics Corporation
Pinehurst Park, 6 Cook Street
Billerica, MA 01821
Phone - 617-935-9777
FAX - 617-667-4129

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
FAX - 617-863-1547

Military Distributor

Zeus Components, Inc.
11 Lakeside Office Park
607 North Avenue
Wakefield, MA 01880
Phone - 617-246-8200
FAX - 617-246-8293

VIRGINIA**Representative**

Electronic Engineering & Sales Incorporated
235 Prince George Street
Annapolis, MD 21401
Phone - 301-269-6573
FAX - 301-269-6476

Distributors

Anthem Electronics
9020A Mendenhall Court
Columbia, MD 21045
Phone - 301-995-6640
FAX - 301-381-4379

Hall-Mark Electronics Corporation
10240 Old Columbia Road
Columbia, MD 21046
Phone - 301-988-9800
FAX - 301-381-2036

Pioneer Technologies
15810 Gaither Drive
Gaithersburg, MD 20877
Phone - 301-921-0660
FAX - 301-921-3852

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

WASHINGTON**Representative**

Northwest Marketing Associates, Inc.
12835 Bel-Red Road, Ste. 330
Bellevue, WA 98005
Phone - 206-455-5846
FAX - 206-451-1130

Distributors

Almac Electronics
14360 Southeast Eastgate West
Bellevue, WA 98007
Phone - 206-643-9992
FAX - 206-643-9709

Almac Electronics
East 10905 Montgomery
Spokane, WA 99206
Phone - 509-924-9500
1-800-325-6545
FAX - 509-928-6096

Anthem Electronics Incorporated
19017-120th Ave. N.E., Ste. 102
Bothell, WA 98011
Phone - 206-483-1700
FAX - 206-486-0571

Hall-Mark Electronics Corporation
250 Northwest 39th, Suite #4
Seattle, WA 98107
Phone - 206-547-0415
FAX - 314-291-0362

Wyle Laboratories
15385 NE 90th Street
Redmond, WA 98052-3522
Phone - 206-881-1150
FAX - 206-453-0071

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

WEST VIRGINIA**Representative**

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
FAX - 614-882-0900

Distributor

Hall-Mark Electronics Corporation
400 E Wilson Bridge Rd, Ste S
Worthington, OH 43085
Phone - 614-888-3313
FAX - 614-888-0767

Military Distributor

Zeus Components, Inc.
8930-A Route 108
Columbia, MD 21045
Phone - 301-997-1118
FAX - 301-964-9784

WISCONSIN**Representative**

Oasis Sales Corporation
1305 North Barker Road
Brookfield, WI 53005
Phone - 414-782-6660
FAX - 414-782-7921

Distributors

Hall-Mark Electronics Corporation
16255 West Lincoln Avenue
New Berlin, Wisconsin 53151
Phone - 414-797-7844
FAX - 414-797-9259

Pioneer Standard
120 Bishops Way, #163
Brookfield, WI 53005
Phone - 414-784-3480
FAX - 414-784-8207

Military Distributors

Zeus Components, Inc.
100 Midland Ave.
Port Chester, NY 10573
Phone - 914-937-7400
FAX - 914-937-2553

Zeus Components, Inc.
2912 Springboro West, Ste 106
Dayton, OH 45439
Phone - 513-293-6162
FAX - 513-293-1781

WYOMING**Representative**

Wescom Marketing
3500 South Main, Suite 100
Salt Lake City, UT 84115
Phone - 801-269-0419
FAX - 801-269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
FAX - 801-973-8909

Hall-Mark Electronics Corporation
2265 South 1300 West
West Valley City, UT 84119
Phone - 801-972-1008
FAX - 303-790-4991

Wyle Laboratories
1325 West 2200 South, Suite E
West Valley City, UT 84119
Phone - 801-974-9953
FAX - 801-972-2524

Military Distributor

JAN Devices, Inc.
6925 Canby, Bldg. 109
Reseda, CA 91335
Phone - 818-708-1100
FAX - 818-708-7436

Zeus Components, Inc.
6276 San Ignacio Ave., Suite E
San Jose, CA 95119
Phone - 408-629-4789
FAX - 408-629-4892

AUSTRALIA**Representative**

Reptechnic Pte. Ltd.
3/36 Bydown Street
Neutral Bay NSW 2089
Australia
Phone - 612-953-9844
FAX - 612-953-9683

AUSTRIA**Distributor**

Thomas Neuroth Ges. m.b.H.
Hietzinger Hauptstrasse
22/A/2
A-1130 Vienna
Austria
Phone - 431-82-56-45
FAX - 431-82-84-920

BELGIUM**Representative & Distributor**

MCA - Tronix SPRL
Parc De Recherches Du
Sart Tilman
Av. Des Noisetiers
B-4031 Angleur
Belgium
Phone - 32-41-67-4208
FAX - 32-41-67-6331

DENMARK**Distributor**

Henckel Elektronik
Industriparken 4
4960 Holeby
Denmark
Phone - 45-53-906333
FAX - 45-53-906422

FINLAND**Representative & Distributor**

Integrated Electronics OY AB
Turkhaudantie 1
P.O. Box 160
00700 Helsinki
Finland
Phone - 358-0-351-3133
FAX - 358-0-351-3134

FRANCE**Representative**

Rep'Tronic, SA
1 bis, Rue Marcel Paul
Batiment A
Z.I. De La Bonde
91300 Massy
Phone - 33-1-60-13-9300
FAX - 33-1-60-13-9198

Distributors

Datadis
3 bis, rue Rene Cassin
BP 84-Z.I. de la Bonde
91303 Massy Cedex
France
Phone - 331-69-204141
FAX - 331-69-204900

LEX Electronics
60-62, rue des Gemeaux-Silic 580
94653 Rungis Cedex
France
Phone - 33-1-49-78-4848
FAX - 33-1-49-78-0699

Paris Sud Electronique
12, rue Rene Cassin
91300 Massy
France
Phone - 33-1-69-20-6699
FAX - 33-1-69-20-7532

RTF Diffusion
79 Rue Pierre Semard
92320 Chatillon
France
Phone - 1-49-65-2626
FAX - 1-49-65-2649

GERMANY**Representative**

Advanced Semi Conductor Products
Kapellenstrasse 9
D-8025 Unterhaching
Munich, Germany
Phone - 49-89-61-9076
FAX - 49-89-61-9070

Distributor

Metronik GmbH
Leonhardsweg 2
8025 Unterhaching
Germany
Phone - 089-611-08-0
FAX - 089-611-64-68

HONG KONG**Representative**

Lestina International Ltd.
Rm 405, Park Tower
15 Austin Rd
Tsimshatsui, Kowloon
Hong Kong
Phone - 852-735-1736
FAX - 852-730-7538

INDIA**Distributor**

Silicon Electronics
3350 Scott Blvd.
Suite 1201
Santa Clara, CA 95054
Phone - 408-988-4408
FAX - 408-988-4431

INDONESIA**Representative**

Desner Electronics
(FE) Ltd.
42 Mactaggart Rd.
#04-01 Mactaggart Bldg.
Singapore, 1336
Phone - 65-285-1566
FAX - 65-284-9466

IRELAND**Representative**

New England Technical Sales Ltd.
The Diamond
Malahide County Dublin
Ireland
Phone - 353-1-450635
FAX - 353-1-453625

Distributor

Lycro, Ltd.
Estuary House
New Street
Malahide, Dublin
Ireland
Phone - 353-1-452-020
FAX - 353-1-452-414

ISRAEL**Representative/Distributor**

Rapac Electronic, Ltd.
Mailing Address:
P.O. Box 18053
Tel Aviv, Israel 61180
Office Address:
#7, Kehilat Saloniki Street
Tel Aviv, Israel 69513
Phone - 972-3-477115
FAX - 972-3-493-272

ITALY**Representative & Distributor**

Moxel S.R.L.
Via C Frova 34
20092 Cinisello Balsamo
(MI) Italy
Phone - 39-261290521
FAX - 39-261-72582

Distributor

EUR Elettronica S.P.A.
20094 Assago (MI)
Sede: Via E. Fermi, 8
Partita IVA 00883800153
Italy
Phone - 02-4880022
FAX - 02-4880275

JAPAN**Distributor**

Sanyo Electronic Co.
Natsume Bldg., 4th Floor
18-6, 2-Chome
Yushima, Bunkyo-Ku, Tokyo 113
Japan
Phone - 81-3-3818-4330
FAX - 813-3818-1124

KOREA**Representative**

Eastern Electronics, Inc.
3rd Floor, Yoowha Bldg.
995-16, Daechi-Dong
Kangnam-Ku, Seoul, Korea
Phone - 822-553-2997
FAX - 822-553-2998

THE NETHERLANDS**Distributor**

Microtron
Postbus 188
NL - 1243 ZK Graveland
The Netherlands
Phone - 31-35-61834
FAX - 31-35-62709

NEW ZEALAND**Representative**

Reptechnic
3/36 Bydown Street
Neutral Bay, NSW 2089
Australia
Phone - 612-953-9844
FAX - 612-953-9683

NORWAY**Distributor**

BIT Elektronikk AS
P.O. Box 36
3401 Lier
Lierbyen, Norway
Phone - 47-3-847099
FAX - 47-3-845510

PHILLIPINES**Representative**

Desner Electronics
(FE) Ltd.
42 Mactaggart Rd.
#04-01 Mactaggart Bldg.
Singapore, 1336
Phone - 65-285-1566
FAX - 65-284-9466

PORTUGAL**Representative & Distributor**

ATD Electronica LDA.
Rua dos Lusíadas 5,5.
Sala B/K
1300 Lisboa
Portugal
Phone - 351-1-362-0290
FAX - 361-1-362-1068

SINGAPORE**Representative**

Desner Electronics
(FE) Ltd.
42 Mactaggart Rd.
#04-01 Mactaggart Bldg.
Singapore, 1336
Phone - 65-285-1566
FAX - 65-284-9466

SPAIN**Distributor**

ATD Electronica, S.A.
Plaza Ciudad de Viena, 6
28040 Madrid
Spain
Phone - 341-534-4000
FAX - 341-534-7663

SWEDEN**Representative & Distributor**

IE Komponenter AB
Box 11 113
S161 11
Bromma, Sweden
Phone - 46-8-804685
FAX - 46-8-262286

SWITZERLAND**Representative**

Micron Technology
Casa Fuchs CH-6984
Pura Switzerland
Phone - 41-9171-3785
FAX - 41-9171-3889

Distributor

Anatec
Sumpfstrasse 7
CH-6300 ZUG
Switzerland
Phone - 41-42-412-441
FAX - 41-42-413-124

Pabstronic AG

Aarauerstrasse 20
5200 Brugg
Switzerland
Phone - 41-56-41-7957
FAX - 41-56-41-0792

TAIWAN, R.O.C.**Representative & Distributor**

ASEC
7F, No. 344-1 Min-Sheng E Rd
Min-Sheng Commercial Bldg
Taipei, Taiwan R.O.C.
Taiwan
Phone - 886-2-505-7025
FAX - 886-2-501-1524

UNITED KINGDOM**Representative**

Micron Technology, Inc
European Office
Suite 17
Kinetic Centre
Theobald Street
Borehamwood
Hertfordshire
WD6 4SE United Kingdom
Phone - 44-81-905-1255
FAX - 44-81-905-1126

EURO Rep.

Saville Court, Saville Place,
Clifton, Bristol BS8 4EJ
United Kingdom
Phone - 44-272-237-594
FAX - 44-272-237-598

Distributor

Abacus Electronics PLC
Abacus House, Bone Lane
Newbury, Bukshire
RG14 5SF
United Kingdom
Phone - 0635-36222
FAX - 0635-38670

Bytech Computers, Ltd.
12 A Cedarwood, Chineham
Business Park
Crockford Lane, Basingstoke
Hampshire, RG24 OWD
United Kingdom
Phone - 44-256-707-107
FAX - 44-256-707-162

Thame Components
Thame Park Road
Thame, Oxon, OX9 3UQ
United Kingdom
Phone - 44-84-426-1188
FAX - 44-84-426-1681



MICRON

TECHNOLOGY, INC.

Micron Technology, Inc.
Marketing Department
2805 East Columbia Road
Boise, Idaho 83706
Telephone: (208) 368-3900
FAX: (208) 368-4617