PowerPC User Instruction Set Architecture

Book I

Version 2.01

September 2003

Manager:

Joe Wetzel/Poughkeepsie/IBM

Technical Content:

Ed Silha/Austin/IBM Cathy May/Watson/IBM

Brad Frey/Austin/IBM

The following paragraph does not apply to the United Kingdom or any country or state where such provisions are inconsistent with local law.

The specifications in this manual are subject to change without notice. This manual is provided "AS IS". International Business Machines Corp. makes no warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose.

International Business Machines Corp. does not warrant that the contents of this publication or the accompanying source code examples, whether individually or as one or more groups, will meet your requirements or that the publication or the accompanying source code examples are error-free.

This publication could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication.

Address comments to IBM Corporation, Internal Zip 9630, 11400 Burnett Road, Austin, Texas 78758-3493. IBM may use or distribute whatever information you supply in any way it believes appropriate without incurring any obligation to you.

The following terms are trademarks of the International Business Machines Corporation in the United States and/or other countries:

IBM PowerPC RISC/System 6000 POWER POWER2 POWER4 POWER4+ IBM System/370

Notice to U.S. Government Users—Documentation Related to Restricted Rights—Use, duplication or disclosure is subject to restrictions set fourth in GSA ADP Schedule Contract with IBM Corporation.

© Copyright International Business Machines Corporation, 1994, 2003. All rights reserved.

Preface

This document defines the PowerPC User Instruction Set Architecture. It covers the base instruction set and related facilities available to the application programmer.

Other related documents define the PowerPC Virtual Environment Architecture, the PowerPC Operating Environment Architecture, and PowerPC Implementation Features. Book II, *PowerPC Virtual Environment Architecture* defines the storage model and related instructions and facilities available to the application programmer, and the time-keeping facilities available to the application programmer. Book III, *PowerPC*

Operating Environment Architecture defines the system (privileged) instructions and related facilities. Book IV, PowerPC Implementation Features defines the implementation-dependent aspects of a particular implementation.

As used in this document, the term "PowerPC Architecture" refers to the instructions and facilities described in Books I, II, and III. The description of the instantiation of the PowerPC Architecture in a given implementation includes also the material in Book IV for that implementation.

Table of Contents

Chapter 1. Introduction	1	2.1 Branch Processor Overview	17
	1	2.2 Instruction Execution Order	17
1.2 Computation Modes	1	2.3 Branch Processor Registers	18
1.3 Instruction Mnemonics and		2.3.1 Condition Register	
Operands	1	2.3.2 Link Register	19
1.4 Compatibility with the POWER		2.3.3 Count Register	19
	2	2.4 Branch Processor Instructions	20
	2	2.4.1 Branch Instructions	
1.5.1 Definitions and Notation	2	2.4.2 System Call Instruction	25
	3	2.4.3 Condition Register Logical	
	4	Instructions	26
1.6 Processor Overview	6	2.4.4 Condition Register Field	
1.7 Instruction Formats	7	Instruction	28
1.7.1 I-Form	8		
	8	Chapter 3. Fixed-Point Processor	29
	8	3.1 Fixed-Point Processor Overview	29
	8	3.2 Fixed-Point Processor Registers	29
	8	3.2.1 General Purpose Registers	29
	9	3.2.2 Fixed-Point Exception Register	30
	9	3.3 Fixed-Point Processor Instructions	31
	9	3.3.1 Fixed-Point Storage Access	
	9	Instructions	31
	9	3.3.2 Fixed-Point Load Instructions	
	9	3.3.3 Fixed-Point Store Instructions	38
	10	3.3.4 Fixed-Point Load and Store with	
	10	Byte Reversal Instructions	42
	10	3.3.5 Fixed-Point Load and Store	
	10	Multiple Instructions	44
	10	3.3.6 Fixed-Point Move Assist	
1.8 Classes of Instructions 1	12	Instructions	45
1.8.1 Defined Instruction Class 1		3.3.7 Other Fixed-Point Instructions	48
1.8.2 Illegal Instruction Class 1		3.3.8 Fixed-Point Arithmetic Instructions	49
1.8.3 Reserved Instruction Class 1		3.3.9 Fixed-Point Compare Instructions	58
1.9 Forms of Defined Instructions 1		3.3.10 Fixed-Point Trap Instructions	60
1.9.1 Preferred Instruction Forms 1		3.3.11 Fixed-Point Logical Instructions	62
1.9.2 Invalid Instruction Forms 1		3.3.12 Fixed-Point Rotate and Shift	
1.10 Optionality		Instructions	68
1.11 Exceptions		3.3.13 Move To/From System Register	
1.12 Storage Addressing		Instructions	78
1.12.1 Storage Operands			
1.12.2 Effective Address Calculation 1		Chapter 4. Floating-Point Processor	81
	•	4.1 Floating-Point Processor Overview	81
Chapter 2. Branch Processor 1	17	4.2 Floating-Point Processor Registers	82
	•	4.2.1 Floating-Point Registers	82
		<u> </u>	

4.2.2 Floating-Point Status and Control		5.3.6 PowerPC Cache Management	
Register	83	Instructions in Little-Endian Mode .	127
4.3 Floating-Point Data	85	5.3.7 PowerPC I/O in Little-Endian	
4.3.1 Data Format	85	Mode	128
4.3.2 Value Representation		5.3.8 Origin of Endian	128
4.3.3 Sign of Result		•	
4.3.4 Normalization and		Chapter 6. Optional Facilities and	
Denormalization	87	Instructions that are being Phased	
4.3.5 Data Handling and Precision		_	
4.3.6 Rounding		Out of the Architecture	131
4.4 Floating-Point Exceptions		6.1 Move To Condition Register from	
4.4.1 Invalid Operation Exception		XER	131
4.4.2 Zero Divide Exception			
4.4.3 Overflow Exception		Appendix A. Suggested	
4.4.4 Underflow Exception		Floating-Point Models	133
4.4.5 Inexact Exception		A.1 Floating-Point Round to	
4.5 Floating-Point Execution Models		Single-Precision Model	133
4.5.1 Execution Model for IEEE	01	A.2 Floating-Point Convert to Integer	
Operations	95	Model	138
4.5.2 Execution Model for Multiply-Add	50	A.3 Floating-Point Convert from	
Type Instructions	96	Integer Model	141
4.6 Floating-Point Processor	30	ŭ	
Instructions	07	Appendix B. Assembler Extended	
4.6.1 Floating-Point Storage Access	91	Mnemonics	143
Instructions	07	B.1 Symbols	143
	97	B.2 Branch Mnemonics	144
4.6.3 Floating-Point Store Instructions 4.6.3 Floating-Point Store Instructions	100	B.2.1 BO and BI Fields	144
4.6.4 Floating-Point Move Instructions	104	B.2.2 Simple Branch Mnemonics	144
4.6.5 Floating-Point Move instructions 4.6.5 Floating-Point Arithmetic	104	B.2.3 Branch Mnemonics	144
Instructions	105	Incorporating Conditions	145
4.6.6 Floating-Point Rounding and	105	B.2.4 Branch Prediction	146
Conversion Instructions	109		140
	109	B.3 Condition Register Logical	4.47
4.6.7 Floating-Point Compare	113	Mnemonics	147 147
Instructions	113	B.4.1 Subtract Immediate	147
4.6.8 Floating-Point Status and Control	114	B.4.2 Subtract	
Register Instructions	114		148
Chapter E Ontional Facilities and		B.5 Compare Mnemonics	148
Chapter 5. Optional Facilities and		B.5.1 Doubleword Comparisons	149
Instructions	117	B.5.2 Word Comparisons	149
5.1 Fixed-Point Processor Instructions	118	B.6 Trap Mnemonics	150
5.1.1 Move To/From System Register		B.7 Rotate and Shift Mnemonics	151
Instructions	118	B.7.1 Operations on Doublewords	151
5.2 Floating-Point Processor		B.7.2 Operations on Words	152
Instructions	119	B.8 Move To/From Special Purpose	450
5.2.1 Floating-Point Arithmetic		Register Mnemonics	153
Instructions	120	B.9 Miscellaneous Mnemonics	153
5.2.2 Floating-Point Select Instruction	121	Annondia C. Brownswins	
5.3 Little-Endian	122	Appendix C. Programming	
5.3.1 Byte Ordering	122	Examples	155
5.3.2 Structure Mapping Examples .	122	C.1 Multiple-Precision Shifts	155
5.3.3 PowerPC Byte Ordering	123	C.2 Floating-Point Conversions	158
5.3.4 PowerPC Data Addressing in		C.2.1 Conversion from Floating-Point	
Little-Endian Mode	125	Number to Floating-Point Integer	158
5.3.5 PowerPC Instruction Addressing			
in Little-Endian Mode	126		

Number to Signed Fixed-Point Integer		E.14 Multiple Register Loads E.15 Load/Store Multiple Instructions	165 165
Doubleword	158	E.16 Move Assist Instructions	165
C.2.3 Conversion from Floating-Point		E.17 Move To/From SPR	165
Number to Unsigned Fixed-Point		E.18 Effects of Exceptions on FPSCR	
Integer Doubleword	158	Bits FR and Fl	166
C.2.4 Conversion from Floating-Point		E.19 Store Floating-Point Single	
Number to Signed Fixed-Point Integer		Instructions	166
Word	158	E.20 Move From FPSCR	166
C.2.5 Conversion from Floating-Point	100	E.21 Zeroing Bytes in the Data Cache	166
_		E.22 Synchronization	166
Number to Unsigned Fixed-Point	150	· · · · · · · · · · · · · · · · · · ·	100
Integer Word	159	E.23 Move To Machine State Register	400
C.2.6 Conversion from Signed		Instruction	166
Fixed-Point Integer Doubleword to	450	E.24 Direct-Store Segments	167
Floating-Point Number	159	E.25 Segment Register Manipulation	407
C.2.7 Conversion from Unsigned		Instructions	167
Fixed-Point Integer Doubleword to		E.26 TLB Entry Invalidation	167
Floating-Point Number	159	E.27 Alignment Interrupts	167
C.2.8 Conversion from Signed		E.28 Floating-Point Interrupts	167
Fixed-Point Integer Word to		E.29 Timing Facilities	167
Floating-Point Number	159	E.29.1 Real-Time Clock	167
C.2.9 Conversion from Unsigned		E.29.2 Decrementer	168
Fixed-Point Integer Word to		E.30 Deleted Instructions	168
Floating-Point Number	159	E.31 Discontinued Opcodes	169
C.3 Floating-Point Selection	160	E.32 POWER2 Compatibility	170
C.3.1 Comparison to Zero	160	E.32.1 Cross-Reference for Changed	
C.3.2 Minimum and Maximum	160	POWER2 Mnemonics	170
C.3.3 Simple if-then-else		E.32.2 Floating-Point Conversion to	
Constructions	160	Integer	170
	100		
			170
C.3.4 Notes		E.32.3 Floating-Point Interrupts	170 170
C.3.4 Notes		E.32.3 Floating-Point Interrupts E.32.4 Trace	170
C.3.4 Notes Appendix D. Cross-Reference for	160	E.32.3 Floating-Point Interrupts E.32.4 Trace	170 171
C.3.4 Notes		E.32.3 Floating-Point Interrupts E.32.4 Trace	170 171 171
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with	160 161	E.32.3 Floating-Point Interrupts E.32.4 Trace	170 171
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly	160 161 163	E.32.3 Floating-Point Interrupts E.32.4 Trace	170 171 171 173
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions	160161163163	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions	170 171 171 173 175
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions	160161163163163	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions	170 171 171 173
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions	160 161 163 163 163 163	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions	170 171 171 173 175
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers	160 161 163 163 163 163 163	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions	170 171 171 173 175
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check	160 161 163 163 163 163 163 163	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps	170 171 171 173 175
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register	160 161 163 163 163 163 163 163 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction	170 171 171 173 175 177
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits	160 161 163 163 163 163 163 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps	170 171 171 173 175
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register	160 161 163 163 163 163 163 164 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode	170 171 171 173 175 177
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field	160 161 163 163 163 163 163 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction	170 171 171 173 175 177
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field	160 161 163 163 163 163 163 164 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction	170 171 171 173 175 177 179
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field	160 161 163 163 163 163 163 164 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode	170 171 171 173 175 177
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field E.10 Branch Conditional to Count	160 161 163 163 163 163 163 164 164 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction Set Sorted by Mnemonic	170 171 171 173 175 177 179 193
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field E.10 Branch Conditional to Count Register E.11 System Call	160 161 163 163 163 163 163 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction	170 171 171 173 175 177 179
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field E.10 Branch Conditional to Count Register E.11 System Call E.12 Fixed-Point Exception Register	160 161 163 163 163 163 163 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction Set Sorted by Mnemonic Index	170 171 171 173 175 177 179 193 199
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field E.10 Branch Conditional to Count Register E.11 System Call E.12 Fixed-Point Exception Register (XER)	160 161 163 163 163 163 163 164 164 164 164 164	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction Set Sorted by Mnemonic	170 171 171 173 175 177 179 193 199
C.3.4 Notes Appendix D. Cross-Reference for Changed POWER Mnemonics Appendix E. Incompatibilities with the POWER Architecture E.1 New Instructions, Formerly Privileged Instructions E.2 Newly Privileged Instructions E.3 Reserved Fields in Instructions E.4 Reserved Bits in Registers E.5 Alignment Check E.6 Condition Register E.7 LK and Rc Bits E.8 BO Field E.9 BH Field E.10 Branch Conditional to Count Register E.11 System Call E.12 Fixed-Point Exception Register	160 161 163 163 163 163 164 164 164 164 164 165	E.32.3 Floating-Point Interrupts E.32.4 Trace E.32.5 Deleted Instructions E.32.6 Discontinued Opcodes Appendix F. New Instructions Appendix G. Illegal Instructions Appendix H. Reserved Instructions Appendix I. Opcode Maps Appendix J. PowerPC Instruction Set Sorted by Opcode Appendix K. PowerPC Instruction Set Sorted by Mnemonic Index	170 171 171 173 175 177 179 193 199

Figures

1.	Logical processing model	6	29.	Floating-point single format	85
2.	PowerPC user register set	7	30.	Floating-point double format	85
3.	I instruction format	8	31.	IEEE floating-point fields	85
4.	B instruction format	8	32.	Approximation to real numbers	86
5.	SC instruction format	8	33.	Selection of Z1 and Z2	89
6.	D instruction format	8	34.	IEEE 64-bit execution model	95
7.	DS instruction format	8	35.	Interpretation of G, R, and X bits	95
8.	X instruction format	9	36.	Location of the Guard, Round, and Sticky	
9.	XL instruction format	9		bits in the IEEE execution model	95
10.	XFX instruction format	9	37.	Multiply-add 64-bit execution model	96
11.	XFL instruction format	9	38.	Location of the Guard, Round, and Sticky	
12.	XS instruction format	9		bits in the multiply-add execution model .	96
13.	XO instruction format	9	39.	C structure 's', showing values of elements	123
14.	A instruction format	10	40.	Big-Endian mapping of structure 's'	123
15.	M instruction format	10	41.	Little-Endian mapping of structure 's'	123
16.	MD instruction format	10	42.	PowerPC Little-Endian, structure 's' in	
17.	MDS instruction format	10		storage subsystem	124
18.	Condition Register	18	43.	PowerPC Little-Endian, structure 's' as	
19.	Link Register	19		seen by processor	125
20.	Count Register	19	44.	Little-Endian mapping of word 'w' stored at	
21.	BO field encodings	20		address 5	125
22.	"at" bit encodings	20	45.	PowerPC Little-Endian, word 'w' stored at	
23.	BH field encodings	21		address 5 in storage subsystem	126
24.	General Purpose Registers		46.	Assembly language program 'p'	126
25.	Fixed-Point Exception Register	30	47.	Big-Endian mapping of program 'p'	126
26.	Floating-Point Registers	83	48.	Little-Endian mapping of program 'p'	126
27.	Floating-Point Status and Control Register	83	49.	PowerPC Little-Endian, program 'p' in	
28	Floating-Point Result Flags	85		storage subsystem	127

Chapter 1. Introduction

1.1 Overview	1	1.7.9 XFL-Form	g
1.2 Computation Modes	1	1.7.10 XS-Form	9
1.3 Instruction Mnemonics and		1.7.11 XO-Form	9
Operands	1	1.7.12 A-Form	10
1.4 Compatibility with the POWER		1.7.13 M-Form	10
Architecture	2	1.7.14 MD-Form	10
1.5 Document Conventions	2	1.7.15 MDS-Form	10
1.5.1 Definitions and Notation	2	1.7.16 Instruction Fields	10
1.5.2 Reserved Fields	3	1.8 Classes of Instructions	12
1.5.3 Description of Instruction Operation	4	1.8.1 Defined Instruction Class	12
1.6 Processor Overview		1.8.2 Illegal Instruction Class	12
1.7 Instruction Formats	7	1.8.3 Reserved Instruction Class	12
1.7.1 I-Form	8	1.9 Forms of Defined Instructions	13
1.7.2 B-Form	8	1.9.1 Preferred Instruction Forms	13
1.7.3 SC-Form	8	1.9.2 Invalid Instruction Forms	13
1.7.4 D-Form	8	1.10 Optionality	13
1.7.5 DS-Form	8	1.11 Exceptions	13
1.7.6 X-Form	9	1.12 Storage Addressing	14
1.7.7 XL-Form	9	1.12.1 Storage Operands	14
1.7.8 XFX-Form	9	1.12.2 Effective Address Calculation	14

1.1 Overview

This chapter describes computation modes, compatibility with the POWER Architecture, document conventions, a processor overview, instruction formats, storage addressing, and instruction fetching.

1.2 Computation Modes

Processors provide two execution environments, 32-bit and 64-bit. In both of these environments (modes), instructions that set a 64-bit register affect all 64 bits, and the value placed into the register is independent of mode.

1.3 Instruction Mnemonics and **Operands**

The description of each instruction includes the mnemonic and a formatted list of operands. Some examples are the following.

stw RS,D(RA) addis RT,RA,SI

PowerPC-compliant Assemblers will support the mnemonics and operand lists exactly as shown. They should also provide certain extended mnemonics, as described in Appendix B, "Assembler Extended Mnemonics" on page 143.

1.4 Compatibility with the POWER Architecture

The PowerPC Architecture provides binary compatibility for POWER application programs, except as described in Appendix E, "Incompatibilities with the POWER Architecture" on page 163.

Many of the PowerPC instructions are identical to POWER instructions. For some of these the PowerPC instruction name and/or mnemonic differs from that in POWER. To assist readers familiar with the POWER Architecture, POWER mnemonics are shown with the individual instruction descriptions when they differ from the PowerPC mnemonics. Also, Appendix D, "Cross-Reference for Changed POWER Mnemonics" on page 161 provides a cross-reference from POWER mnemonics to PowerPC mnemonics for the instructions in Books I, II, and III.

References to the POWER Architecture include POWER2 implementations of the POWER Architecture unless otherwise stated.

1.5 Document Conventions

1.5.1 Definitions and Notation

The following definitions and notation are used throughout the PowerPC Architecture documents.

- A program is a sequence of related instructions.
- Quadwords are 128 bits, doublewords are 64 bits, words are 32 bits, halfwords are 16 bits, and bytes are 8 bits.
- All numbers are decimal unless specified in some special way.
 - Obnnnn means a number expressed in binary format.
 - Oxnnnn means a number expressed in hexadecimal format.

Underscores may be used between digits.

- RT, RA, R1, ... refer to General Purpose Registers.
- FRT, FRA, FR1, ... refer to Floating-Point Registers.
- (x) means the contents of register x, where x is the name of an instruction field. For example, (RA) means the contents of register RA, and (FRA) means the contents of register FRA, where RA and FRA are instruction fields. Names such as LR and CTR denote registers, not fields, so parentheses are not used with them. Parentheses are also omitted when register x is the

- register into which the result of an operation is placed.
- (RA|0) means the contents of register RA if the RA field has the value 1-31, or the value 0 if the RA field is 0.
- Bits in registers, instructions, and fields are specified as follows.
 - Bits are numbered left to right, starting with bit 0.
 - Ranges of bits are specified by two numbers separated by a colon (:). The range p:q consists of bits p through q.
- X_p means bit p of register/field X.
- lacksquare $X_{p:q}$ means bits p through q of register/field X.
- X_{p q ...} means bits p, q, ... of register/field X.
- ¬(RA) means the one's complement of the contents of register RA.
- Field i refers to bits 4×i through 4×i+3 of a register
- A period (.) as the last character of an instruction mnemonic means that the instruction records status information in certain fields of the Condition Register as a side effect of execution, as described in Chapter 2 through Chapter 4.
- The symbol || is used to describe the concatenation of two values. For example, 010 || 111 is the same as 010111.
- xⁿ means x raised to the nth power.
- nx means the replication of x, n times (i.e., x concatenated to itself n-1 times). no and n1 are special cases:
 - n0 means a field of n bits with each bit equal to 0. Thus 50 is equivalent to 0b00000.
 - n1 means a field of n bits with each bit equal to 1. Thus ⁵1 is equivalent to 0b111111.
- Positive means greater than zero.
- Negative means less than zero.
- A system library program is a component of the system software that can be called by an application program using a *Branch* instruction.
- A system service program is a component of the system software that can be called by an application program using a System Call instruction.
- The system trap handler is a component of the system software that receives control when the conditions specified in a *Trap* instruction are satisfied.
- The system error handler is a component of the system software that receives control when an error occurs. The system error handler includes a component for each of the various kinds of error. These error-specific components are referred to as the system alignment error

handler, the system data storage error handler, etc.

- Each bit and field in instructions, and in status and control registers (e.g., XER, FPSCR) and Special Purpose Registers, is either defined or reserved.
- /, //, ///, ... denotes a reserved field in an instruction.
- Latency refers to the interval from the time an instruction begins execution until it produces a result that is available for use by a subsequent instruction.
- Unavailable refers to a resource that cannot be used by the program. For example, storage is unavailable if access to it is denied. See Book III, PowerPC Operating Environment Architecture.
- The results of executing a given instruction are said to be boundedly undefined if they could have been achieved by executing an arbitrary finite sequence of instructions (none of which yields boundedly undefined results) in the state the processor was in before executing the given instruction. Boundedly undefined results may include the presentation of inconsistent state to the system error handler as described in the section entitled "Concurrent Modification and Execution of Instructions" in Book II. Boundedly undefined results for a given instruction may vary between implementations, and between different executions on the same implementation, and are not further defined in this document.
- The sequential execution model is the model of program execution described in Section 2.2, "Instruction Execution Order" on page 17.

1.5.2 Reserved Fields

Reserved fields in instructions are ignored by the processor.

The handling of reserved bits in System Registers (e.g., XER, FPSCR) is implementation-dependent. Unless otherwise stated, software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

Programming Note -

Reserved fields in instructions should be coded as zero, and reserved bits in System Registers should be set to zero, because these fields and bits may be assigned a meaning in some future version of the architecture, such that the value zero will be consistent with the "old behavior".

Programming Note -

It is the responsibility of software to preserve bits that are now reserved in System Registers, as they may be assigned a meaning in some future version of the architecture.

In order to accomplish this preservation in implementation-independent fashion, software should do the following.

- Initialize each such register supplying zeros for all reserved bits.
- Alter (defined) bit(s) in the register by reading the register, altering only the desired bit(s), and then writing the new value back to the register.

The XER and FPSCR are partial exceptions to this recommendation. Software can alter the status bits in these registers, preserving the reserved bits, by executing instructions that have the side effect of altering the status bits. Similarly, software can alter any defined bit in the FPSCR by executing a *Floating-Point Status and Control Register* instruction. Using such instructions is likely to yield better performance than using the method described in the second item above.

When a currently reserved bit is subsequently assigned a meaning, every effort will be made to have the value to which the system initializes the bit correspond to the "old behavior".

1.5.3 Description of Instruction Operation

A formal description is given of the operation of each instruction. In addition, the operation of most instructions is described by a semiformal language at the register transfer level (RTL). This RTL uses the notation given below, in addition to the definitions and notation described in Section 1.5.1, "Definitions and Notation" on page 2. Some of this notation is also used in the formal descriptions of instructions. RTL notation not summarized here should be self-explanatory.

The RTL descriptions cover the normal execution of the instruction, except that "standard" setting of the Condition Register, Fixed-Point Exception Register, and Floating-Point Status and Control Register are not shown. ("Non-standard" setting of these registers, such as the setting of the Condition Register by the *Compare* instructions, is shown.) The RTL descriptions do not cover cases in which the system error handler is invoked, or for which the results are boundedly undefined.

The RTL descriptions specify the architectural transformation performed by the execution of an instruction. They do not imply any particular implementation.

Notation	Meaning	
←	Assignment	
← _{iea}	Assignment of an instruction effec-	
	tive address. In 32-bit mode the	NIA
	high-order 32 bits of the 64-bit target	
	address are set to 0.	
٦	NOT logical operator	
+	Two's complement addition	
_	Two's complement subtraction, unary	
	minus	
×	Multiplication	
<u>:</u>	Division (yielding quotient)	
V	Square root	
=, ≠	Equals, Not Equals relations	
< , ≤ , > , ≥ u , y < , >	Signed comparison relations	
$\stackrel{u}{<}$, $\stackrel{u}{>}$	Unsigned comparison relations	
?	Unordered comparison relation	
&,	AND, OR logical operators	
⊕,≡	Exclusive OR, Equivalence logical	
	operators ((a≡b) = (a⊕¬b))	
ABS(x)	Absolute value of x	
CEIL(x)	Least integer ≥ x	
DOUBLE(x)	Result of converting x from floating-	if then els
	point single format to floating-point	
	double format, using the model	do
	shown on page 97	
EXTS(x)	Result of extending x on the left with	
	sign bits	
FLOOR(x)	Greatest integer ≤ x	
GPR(x)	General Purpose Register x	leave
MASK(x, y)	Mask having 1s in positions x	
	through y (wrapping if $x > y$) and 0s	

MEM(x, y)	Contents of y bytes of storage starting at address x. In 32-bit mode the high-order 32 bits of the 64-bit value x are ignored.
$ROTL_{64}(x, y)$	Result of rotating the 64-bit value x left y positions
ROTL ₃₂ (x, y)	Result of rotating the 64-bit value $x x$ left y positions, where x is 32 bits long
SINGLE(x)	Result of converting x from floating-point double format to floating-point single format, using the model shown on page 100
SPREG(x)	Special Purpose Register x
TRAP	Invoke the system trap handler
characterization	The state of the s
	bits, in a standard way that is explained in the text
undefined	An undefined value. The value may
	vary between implementations, and
	between different executions on the
	same implementation.
CIA	Current Instruction Address, which is
	the 64-bit address of the instruction
	being described by a sequence of
	RTL. Used by relative branches to
	set the Next Instruction Address
	(NIA), and by Branch instructions
	with LK=1 to set the Link Register.
	In 32-bit mode the high-order 32 bits
	of CIA are always set to 0. Does not
	correspond to any architected register.
NIA	Next Instruction Address, which is
TVI/ C	the 64-bit address of the next
	instruction to be executed. For a
	successful branch, the next instruc-
	tion address is the branch target
	address: in RTL, this is indicated by
	assigning a value to NIA. For other
	instructions that cause non-
	sequential instruction fetching (see
	Book III, PowerPC Operating Envi-
	ronment Architecture), the RTL is
	similar. For instructions that do not
	branch, and do not otherwise cause
	instruction fetching to be non-
	sequential, the next instruction
	address is CIA+4. In 32-bit mode the high-order 32 bits of NIA are
	always set to 0. Does not corre-
	spond to any architected register.
if then else	
	shows range; else is optional.
do	Do loop, indenting shows range.
	"To" and/or "by" clauses specify
	incrementing an iteration variable

incrementing an iteration variable, and a "while" clause gives termi-

Leave innermost do loop, or do loop described in leave statement.

nation conditions.

elsewhere

for

For loop, indenting shows range. Clause after "for" specifies the entities for which to execute the body of the loop.

The precedence rules for RTL operators are summarized in Table 1. Operators higher in the table are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, – associates from left to right, so a-b-c =(a-b)-c.) Parentheses are used to override the evaluation order implied by the table or to increase clarity; parenthesized expressions are evaluated before serving as operands.

Table 1. Operator precedence					
Operators	Associativity				
subscript, function evaluation	left to right				
pre-superscript (replication), post-superscript (exponentiation)	right to left				
unary – , ¬	right to left				
×, ÷	left to right				
+, -	left to right				
II	left to right				
$=, \neq, <, \leq, >, \geq, \stackrel{u}{<}, \stackrel{u}{>}, ?$	left to right				
&, ⊕, ≡	left to right				
	left to right				
: (range)	none				
+	none				

1.6 Processor Overview

The processor implements the instruction set, the storage model, and other facilities defined in this document. Instructions that the processor can execute fall into three classes:

- branch instructions
- fixed-point instructions
- floating-point instructions

Branch instructions are described in Section 2.4, "Branch Processor Instructions" on page 20. Fixed-point instructions are described in Section 3.3, "Fixed-Point Processor Instructions" on page 31. Floating-point instructions are described in Section 4.6, "Floating-Point Processor Instructions" on page 97.

Fixed-point instructions operate on byte, halfword, word, and doubleword operands. Floating-point instructions operate on single-precision and double-precision floating-point operands. The PowerPC Architecture uses instructions that are four bytes long and word-aligned. It provides for byte, halfword, word, and doubleword operand fetches and stores between storage and a set of 32 General Purpose Registers (GPRs). It also provides for word and doubleword operand fetches and stores between storage and a set of 32 Floating-Point Registers (FPRs).

Signed integers are represented in two's complement form.

There are no computational instructions that modify storage. To use a storage operand in a computation and then modify the same or another storage location, the contents of the storage operand must be loaded into a register, modified, and then stored back to the target location. Figure 1 is a logical representation of instruction processing. Figure 2 on page 7 shows the registers of the PowerPC User Instruction Set Architecture.




Figure 1. Logical processing model




Figure 2. PowerPC user register set

1.7 Instruction Formats

All instructions are four bytes long and word-aligned. Thus, whenever instruction addresses are presented to the processor (as in *Branch* instructions) the low-order two bits are ignored. Similarly, whenever the processor develops an instruction address the low-order two bits are zero.

Bits 0:5 always specify the opcode (OPCD, below). Many instructions also have an extended opcode (XO, below). The remaining bits of the instruction contain one or more fields as shown below for the different instruction formats.

The format diagrams given below show horizontally all valid combinations of instruction fields. The diagrams include instruction fields that are used only by instructions defined in Book II, *PowerPC Virtual Environment Architecture*, or in Book III, *PowerPC Operating Environment Architecture*.

If an instruction is coded such that a field contains a value that is not valid for the field (e.g., the values 0, 1, and 2 are defined for the field but it contains a value of 3), the instruction form is invalid (see Section 1.9.2, "Invalid Instruction Forms" on page 13).

Split Field Notation

In some cases an instruction field occupies more than one contiguous sequence of bits, or occupies one contiguous sequence of bits that are used in permuted order. Such a field is called a split field. In the format diagrams given below and in the individual instruction layouts, the name of a split field is shown in small letters, once for each of the contiguous sequences. In the RTL description of an instruction having a split field, and in certain other places where individual bits of a split field are identified, the name of the field in small letters represents the concatenation of the sequences from left to right. In all other places, the name of the field is capitalized and represents the concatenation of the sequences in some order, which need not be left to right, as described for each affected instruction.

1.7.1 I-Form

0 6 30 31 AA LK

Figure 3. I instruction format

1.7.2 B-Form

0	6	11	16	30	31
OPCD	во	BI	BD	AA	LK

Figure 4. B instruction format

1.7.3 SC-Form

0	6	11	16	20	27	30	31
OPCD	///	///	//	LEV	//	1	/

Figure 5. SC instruction format

1.7.4 **D-Form**

0	6	11	16 31
OPCD	RT	RA	D
OPCD	RT	RA	SI
OPCD	RS	RA	D
OPCD	RS	RA	UI
OPCD	BF /	L RA	SI
OPCD	BF /	L RA	UI
OPCD	ТО	RA	SI
OPCD	FRT	RA	D
OPCD	FRS	RA	D

Figure 6. D instruction format

1.7.5 **DS-Form**

0	6	11	16	30 31
OPCD	RT	RA	DS	хо
OPCD	RS	RA	DS	ХО

Figure 7. DS instruction format

1.7.6 X-Form

0	6		11		16		21	31
OPCD	R	Т	R/	٩	RB		ХО	/
OPCD	R	Т	R/	RA			ХО	/
OPCD	R	Т	/ S	R	///		ХО	/
OPCD	R	Т	. ///	/	RB		ХО	/
OPCD	R	Т	///	/	///		ХО	/
OPCD	RS	3	R/	4	RB		ХО	Rc
OPCD	R	3	R/	4	RB		ХО	1
OPCD	R	3	R/	4	RB		ХО	/
OPCD	R	S	R/	4	NB		ХО	/
OPCD	R	3	R/	٩	SH		ХО	Rc
OPCD	R	3	R/	٩	///		ХО	Rc
OPCD	R	3	/ S	R	///		ХО	/
OPCD	R	3	. ///	/	RB		ХО	/
OPCD	R	S	///	/	///		ХО	/
OPCD	R	S	///	L	///		ХО	/
OPCD	BF	/ L	R/	١	RB		ХО	/
OPCD	BF	//	FR	Α	FRE	}	ХО	/
OPCD	BF	//	BFA	//	///		ХО	/
OPCD	BF	//	///	/	U	/	ХО	Rc
OPCD	BF	//	///	/	///		ХО	/
OPCD	///	TH	R/	4	RB		ХО	/
OPCD	///	L	///	/	RB		ХО	/
OPCD	///	Ĺ	///	/	///		ХО	/
OPCD	TO)	R/	4	RB		ХО	/
OPCD	FR	Т	R/	٩	RB		ХО	/
OPCD	FR	Т	///	/	FRE	3	ХО	Rc
OPCD	FR	Т	///	///			ХО	Rc
OPCD	FR	S	R/	4	RB		ХО	/
OPCD	В	Γ	///	/	///		ХО	Rc
OPCD	//.	/	R/	۸	RB		ХО	/
OPCD	//.	/	///	/	RB		ХО	/
OPCD	//.	/	///	/	///		ХО	/

Figure 8. X instruction format

1.7.7 XL-Form

0	6		11		16		21	31
OPCD	ВТ	Γ	BA	4	BI	3	XO	/
OPCD	ВС)	ВІ		///	ВН	XO	LK
OPCD	BF	//	BFA	//	///	/	XO	/
OPCD	///	/	///	,	///	/	XO	/

Figure 9. XL instruction format

1.7.8 XFX-Form

0	6	11			21	31
OPCD	RT		spr		XO	/
OPCD	RT		tbr		XO	/
OPCD	RT	0	///		XO	/
OPCD	RT	1	FXM	/	XO	/
OPCD	RS	0	FXM	/	XO	/
OPCD	RS	1	FXM	/	XO	/
OPCD	RS		spr		XO	/

Figure 10. XFX instruction format

1.7.9 XFL-Form

0	6	7	15	16	21	31	
OPCD	/	FLM	/	FRB	хо	Rc	l

Figure 11. XFL instruction format

1.7.10 XS-Form

0	6	11	16	21	30 31
OPCD	RS	RA	sh	ХО	shRc

Figure 12. XS instruction format

1.7.11 XO-Form




Figure 13. XO instruction format

1.7.12 A-Form

0	6	11	16	21	26	31
OPCD	FRT	FRA	FRB	FRC	ХО	Rc
OPCD	FRT	FRA	FRB	///	ХО	Rc
OPCD	FRT	FRA	///	FRC	ХО	Rc
OPCD	FRT	///	FRB	///	ХО	Rc

Figure 14. A instruction format

1.7.13 M-Form

0	6	11	16	21	26	31
OPCD	RS	RA	RB	MB	ME	Rc
OPCD	RS	RA	SH	MB	ME	Rc

Figure 15. M instruction format

1.7.14 MD-Form

()	6	11	16	21	27	30	31
	OPCD	RS	RA	sh	mb	хо	sh	Rd
Ī	OPCD	RS	RA	sh	me	ХО	sh	Rd

Figure 16. MD instruction format

1.7.15 MDS-Form

0	6	11	16	21	27	31
OPCD	RS	RA	RB	mb	ХО	Rc
OPCD	RS	RA	RB	me	ХО	Rc

Figure 17. MDS instruction format

1.7.16 Instruction Fields

AA (30)

Absolute Address bit.

- The immediate field represents an address relative to the current instruction address. For I-form branches the effective address of the branch target is the sum of the LI field sign-extended to 64 bits and the address of the branch instruction. For B-form branches the effective address of the branch target is the sum of the BD field sign-extended to 64 bits and the address of the branch instruction.
- The immediate field represents an absolute address. For I-form branches the effective address of the branch target is the LI field sign-extended to 64 bits. For B-form branches the effective address of the branch target is the BD field sign-extended to 64

BA (11:15)

Field used to specify a bit in the CR to be used as a source.

BB (16:20)

Field used to specify a bit in the CR to be used as a source.

BD (16:29)

Immediate field used to specify a 14-bit signed two's complement branch displacement which is concatenated on the right with 0b00 and signextended to 64 bits.

BF (6:8)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a target.

BFA (11:13)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a source.

BH (19:20)

Field used to specify a hint in the Branch Conditional to Link Register and Branch Conditional to Count Register instructions. The encoding is described in Section 2.4.1, "Branch Instructions" on page 20.

BI (11:15)

Field used to specify a bit in the CR to be tested by a Branch Conditional instruction.

BO (6:10)

Field used to specify options for the Branch Conditional instructions. The encoding is described in Section 2.4.1, "Branch Instructions" on page 20.

BT (6:10)

Field used to specify a bit in the CR or in the FPSCR to be used as a target.

D (16:31)

Immediate field used to specify a 16-bit signed two's complement integer which is sign-extended to 64 bits.

DS (16:29)

Immediate field used to specify a 14-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

FLM (7:14)

Field mask used to identify the FPSCR fields that are to be updated by the *mtfsf* instruction.

FRA (11:15)

Field used to specify an FPR to be used as a source.

FRB (16:20)

Field used to specify an FPR to be used as a source.

FRC (21:25)

Field used to specify an FPR to be used as a source.

FRS (6:10)

Field used to specify an FPR to be used as a source.

FRT (6:10)

Field used to specify an FPR to be used as a target.

FXM (12:19)

Field mask used to identify the CR fields that are to be written by the *mtcrf* and *mtocrf* instructions, or read by the *mfocrf* instruction.

L (10 or 15)

Field used to specify whether a fixed-point *Compare* instruction is to compare 64-bit numbers or 32-bit numbers.

Field used by the Move To Machine State Register and TLB Invalidate Entry instructions (see Book III, PowerPC Operating Environment Architecture).

L (9:10)

Field used by the *Synchronize* instruction (see Book II, *PowerPC Virtual Environment Architecture*).

LEV (20:26)

Field used by the System Call instruction.

LI (6:29)

Immediate field used to specify a 24-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

LK (31)

LINK bit.

0 Do not set the Link Register.

Set the Link Register. The address of the instruction following the *Branch* instruction is placed into the Link Register.

MB (21:25) and ME (26:30)

Fields used in M-form instructions to specify a 64-bit mask consisting of 1-bits from bit MB+32 through bit ME+32 inclusive and 0-bits elsewhere, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 68.

MB (21:26)

Field used in MD-form and MDS-form instructions to specify the first 1-bit of a 64-bit mask, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 68.

ME (21:26)

Field used in MD-form and MDS-form instructions to specify the last 1-bit of a 64-bit mask, as described in Section 3.3.12, "Fixed-Point Rotate and Shift Instructions" on page 68.

NB (16:20)

Field used to specify the number of bytes to move in an immediate *Move Assist* instruction.

OPCD (0:5)

Primary opcode field.

OE (21)

Field used by XO-form instructions to enable setting OV and SO in the XER.

RA (11:15)

Field used to specify a GPR to be used as a source or as a target.

RB (16:20)

Field used to specify a GPR to be used as a

Rc (31)

RECORD bit.

- 0 Do not alter the Condition Register.
- 1 Set Condition Register Field 0 or Field 1 as described in Section 2.3.1, "Condition Register" on page 18.

RS (6:10)

Field used to specify a GPR to be used as a source.

RT (6:10)

Field used to specify a GPR to be used as a target.

SH (16:20, or 16:20 and 30)

Field used to specify a shift amount.

SI (16:31)

Immediate field used to specify a 16-bit signed integer.

SPR (11:20)

Field used to specify a Special Purpose Register for the *mtspr* and *mfspr* instructions.

SR (12:15)

Field used by the Segment Register Manipulation instructions (see Book III, PowerPC Operating Environment Architecture).

TBR (11:20)

Field used by the Move From Time Base instruction (see Book II, PowerPC Virtual Environment Architecture).

TH (9:10)

Field used by the optional data stream variant of the dcbt instruction (see Book II, PowerPC Virtual Environment Architecture).

TO (6:10)

Field used to specify the conditions on which to trap. The encoding is described in Section 3.3.10, "Fixed-Point Trap Instructions" on page 60.

U (16:19)

Immediate field used as the data to be placed into a field in the FPSCR.

UI (16:31)

Immediate field used to specify a 16-bit unsigned integer.

XO (21:29, 21:30, 22:30, 26:30, 27:29, 27:30, or 30:31) Extended opcode field.

1.8 Classes of Instructions

An instruction falls into exactly one of the following three classes:

Defined

Illegal

Reserved

The class is determined by examining the opcode, and the extended opcode if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction or of a reserved instruction, the instruction is illegal.

A given instruction is in the same class for all implementations of the PowerPC Architecture. In future versions of this architecture, instructions that are now illegal may become defined (by being added to the architecture) or reserved (by being assigned to one of the special purposes described in Appendix H, "Reserved Instructions" on page 177). Similarly,

instructions that are now reserved may become defined.

1.8.1 Defined Instruction Class

This class of instructions contains all the instructions defined in the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, and PowerPC Operating Environment Architecture.

In general, defined instructions are guaranteed to be provided in all implementations. The only exceptions are instructions that are optional instructions. These exceptions are identified in the instruction descriptions.

A defined instruction can have preferred and/or invalid forms, as described in Section 1.9.1, "Preferred Instruction Forms" on page 13 and Section 1.9.2, "Invalid Instruction Forms" on page 13.

1.8.2 Illegal Instruction Class

This class of instructions contains the set of instructions described in Appendix G. Instructions" on page 175. Illegal instructions are available for future extensions of the PowerPC Architecture; that is, some future version of the PowerPC Architecture may define any of these instructions to perform new functions.

Any attempt to execute an illegal instruction will cause the system illegal instruction error handler to be invoked and will have no other effect.

An instruction consisting entirely of binary 0s is guaranteed always to be an illegal instruction. increases the probability that an attempt to execute data or uninitialized storage will result in the invocation of the system illegal instruction error handler.

1.8.3 Reserved Instruction Class

This class of instructions contains the set of instructions described in Appendix H, "Reserved Instructions" on page 177.

Reserved instructions are allocated to specific purposes that are outside the scope of the PowerPC Architecture.

Any attempt to execute a reserved instruction will:

- perform the actions described in Book IV,
 PowerPC Implementation Features for the implementation if the instruction is implemented; or
- cause the system illegal instruction error handler to be invoked if the instruction is not implemented.

the Load/Store Floating-Point with Update instructions

Assembler Note

Assemblers should report uses of invalid instruction forms as errors.

1.9 Forms of Defined Instructions

1.9.1 Preferred Instruction Forms

Some of the defined instructions have preferred forms. For such an instruction, the preferred form will execute in an efficient manner, but any other form may take significantly longer to execute than the preferred form.

Instructions having preferred forms are:

- the Condition Register Logical instructions
- the Load Quadword instruction
- the Load/Store Multiple instructions
- the Load/Store String instructions
- the Or Immediate instruction (preferred form of no-op)
- the Move To Condition Register Fields instruction

1.9.2 Invalid Instruction Forms

Some of the defined instructions can be coded in a form that is invalid. An instruction form is invalid if one or more fields of the instruction, excluding the opcode fields and reserved fields, are coded incorrectly in a manner that can be deduced by examining only the instruction encoding.

Any attempt to execute an invalid form of an instruction will either cause the system illegal instruction error handler to be invoked or yield boundedly undefined results. Exceptions to this rule are stated in the instruction descriptions.

If a field (excluding opcode fields) of one of the instructions identified below contains a value other than that specified in the layout diagram, the instruction form is invalid.

 the Store Conditional instructions (see Book II, PowerPC Virtual Environment Architecture)

These invalid forms are not discussed further. The invalid forms of the instructions in the following list are identified in the instruction descriptions.

- the Branch Conditional to Count Register (bcctr[I]) instruction
- the Load/Store with Update instructions
- the Load Multiple instruction
- the Load String instructions

1.10 Optionality

Some of the defined instructions are optional. The optional instructions are defined in Chapter 5, "Optional Facilities and Instructions" on page 117. Additional optional instructions may be defined in Books II and III (e.g., see the section entitled "Lookaside Buffer Management" in Book III, and the chapters entitled "Optional Facilities and Instructions" in Book II and Book III).

Any attempt to execute an optional instruction that is not provided by the implementation will cause the system illegal instruction error handler to be invoked.

In addition to instructions, other kinds of optional facilities, such as registers, may be defined in Books II and III. The effects of attempting to use an optional facility that is not provided by the implementation are described in Books II and III as appropriate.

1.11 Exceptions

There are two kinds of exception, those caused directly by the execution of an instruction and those caused by an asynchronous event. In either case, the exception may cause one of several components of the system software to be invoked.

The exceptions that can be caused directly by the execution of an instruction include the following:

- an attempt to execute an illegal instruction, or an attempt by an application program to execute a "privileged" instruction (see Book III, PowerPC Operating Environment Architecture) (system illegal instruction error handler or system privileged instruction error handler)
- the execution of a defined instruction using an invalid form (system illegal instruction error handler or system privileged instruction error handler)
- the execution of an optional instruction that is not provided by the implementation (system illegal instruction error handler)
- an attempt to access a storage location that is unavailable (system instruction storage error handler or system data storage error handler)

- an attempt to access storage with an effective address alignment that is invalid for the instruction (system alignment error handler)
- the execution of a System Call instruction (system service program)
- the execution of a Trap instruction that traps (system trap handler)
- the execution of a floating-point instruction that causes a floating-point enabled exception to exist (system floating-point enabled exception error handler)

The exceptions that can be caused by an asynchronous event are described in Book III, *PowerPC Operating Environment Architecture*.

The invocation of the system error handler is precise, except that if one of the imprecise modes for invoking the system floating-point enabled exception error handler is in effect (see page 90) then the invocation of the system floating-point enabled exception error handler may be imprecise. When the system error handler is invoked imprecisely, the excepting instruction does not appear to complete before the next instruction starts (because one of the effects of the excepting instruction, namely the invocation of the system error handler, has not yet occurred).

Additional information about exception handling can be found in Book III, *PowerPC Operating Environment Architecture*.

1.12 Storage Addressing

A program references storage using the effective address computed by the processor when it executes a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*), or when it fetches the next sequential instruction.

1.12.1 Storage Operands

Bytes in storage are numbered consecutively starting with 0. Each number is the address of the corresponding byte.

Storage operands may be bytes, halfwords, words, or doublewords, or, for the *Load/Store Multiple* and *Move Assist* instructions, a sequence of bytes or words. The address of a storage operand is the address of its first byte (i.e., of its lowest-numbered byte). Byte ordering is Big-Endian. However, if the optional Little-Endian facility is implemented the system can be operated in a mode in which byte ordering is Little-Endian; see Section 5.3.

Operand length is implicit for each instruction.

The operand of a single-register Storage Access instruction has a "natural" alignment boundary equal to the operand length. In other words, the "natural" address of an operand is an integral multiple of the operand length. A storage operand is said to be aligned if it is aligned at its natural boundary; otherwise it is said to be unaligned.

Storage operands for single-register *Storage Access* instructions have the following characteristics. (Although not permitted as storage operands, quadwords are shown because quadword alignment is desirable for certain storage operands.)

Operand	Length	Addr _{60:63} if aligned
Byte	8 bits	xxxx
Halfword	2 bytes	xxx0
Word	4 bytes	xx00
Doubleword	8 bytes	x000
Quadword	16 bytes	0000

Note: An "x" in an address bit position indicates that the bit can be 0 or 1 independent of the state of other bits in the address.

The concept of alignment is also applied more generally, to any datum in storage. For example, a 12-byte datum in storage is said to be word-aligned if its address is an integral multiple of 4.

Some instructions require their storage operands to have certain alignments. In addition, alignment may affect performance. For single-register *Storage Access* instructions the best performance is obtained when storage operands are aligned. Additional effects of data placement on performance are described in Book II, *PowerPC Virtual Environment Architecture*.

Instructions are always four bytes long and word-aligned.

1.12.2 Effective Address Calculation

An effective address is computed by the processor when executing a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*) or when fetching the next sequential instruction. The following provides an overview of this process. More detail is provided in the individual instruction descriptions.

Effective address calculations, for both data and instruction accesses, use 64-bit two's complement addition. All 64 bits of each address component participate in the calculation regardless of mode (32-bit

or 64-bit). In this computation one operand is an address (which is by definition an unsigned number) and the second is a signed offset. Carries out of the most significant bit are ignored.

In 64-bit mode, the entire 64-bit result comprises the 64-bit effective address. The effective address arithmetic wraps around from the maximum address, $2^{64} - 1$, to address 0.

In 32-bit mode, the low-order 32 bits of the 64-bit result comprise the effective address for the purpose of addressing storage. The high-order 32 bits of the 64-bit effective address are ignored for the purpose of accessing data, but are included whenever an effective address is placed into a GPR by Load with Update and Store with Update instructions. The high-order 32 bits of the 64-bit effective address are effectively set to 0 for the purpose of fetching instructions, and explicitly so whenever an effective address is placed into the Link Register by Branch instructions having LK=1. The high-order 32 bits of the 64-bit effective address are set to 0 in Special Purpose Registers when the system error handler is invoked. As used to address storage, the effective address arithmetic appears to wrap around from the maximum address, 2^{32} – 1, to address 0 in 32-bit mode.

The 64-bit current instruction address and next instruction address are not affected by a change from 32-bit mode to 64-bit mode, but they are affected by a change from 64-bit mode to 32-bit mode. In the latter case, the high-order 32 bits are set to 0.

RA is a field in the instruction which specifies an address component in the computation of an effective address. A zero in the RA field indicates the absence of the corresponding address component. A value of zero is substituted for the absent component of the effective address address computation. This substitution is shown in the instruction descriptions as (RA|0).

Effective addresses are computed as follows. In the descriptions below, it should be understood that "the contents of a GPR" refers to the entire 64-bit contents, independent of mode, but that in 32-bit mode only bits 32:63 of the 64-bit result of the computation are used to address storage.

 With X-form instructions, in computing the effective address of a data element, the contents of the GPR designated by RB (or the value zero for *Iswi*, *Isdi*, *stswi*, and *stsdi*) are added to the contents of the GPR designated by RA or to zero if RA=0.

- With D-form instructions, the 16-bit D field is signextended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.
- With DS-form instructions, the 14-bit DS field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.
- With I-form Branch instructions, the 24-bit LI field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If AA=1, this address component is the effective address of the next instruction.
- With B-form Branch instructions, the 14-bit BD field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the next instruction. If AA=1, this address component is the effective address of the next instruction.
- With XL-form Branch instructions, bits 0:61 of the Link Register or the Count Register are concatenated on the right with 0b00 to form the effective address of the next instruction.
- With sequential instruction fetching, the value 4 is added to the address of the current instruction to form the effective address of the next instruction.
- For an exception to sequential addressing when a change from 32- to 64-bit mode occurs, see the section entitled "Address Wrapping Combined with Changing MSR Bit SF" in Book III.

If the size of the operand of a storage access instruction is more than one byte, the effective address for each byte after the first is computed by adding 1 to the effective address of the preceding byte.

Chapter 2. Branch Processor

2.1 Branch Processor Overview 17	2.4.1 Branch Instructions 20
2.2 Instruction Execution Order 17	2.4.2 System Call Instruction 25
2.3 Branch Processor Registers 18	2.4.3 Condition Register Logical
2.3.1 Condition Register 18	Instructions
2.3.2 Link Register 19	2.4.4 Condition Register Field
2.3.3 Count Register 19	Instruction
2.4 Branch Processor Instructions 20	

2.1 Branch Processor Overview

This chapter describes the registers and instructions that make up the Branch Processor facility. Section 2.3, "Branch Processor Registers" on page 18 describes the registers associated with the Branch Processor. Section 2.4, "Branch Processor Instructions" on page 20 describes the instructions associated with the Branch Processor.

2.2 Instruction Execution Order

In general, instructions appear to execute sequentially, in the order in which they appear in storage. The exceptions to this rule are listed below.

- Branch instructions for which the branch is taken cause execution to continue at the target address specified by the Branch instruction.
- Trap instructions for which the trap conditions are satisfied, and System Call instructions, cause the appropriate system handler to be invoked.
- Exceptions can cause the system error handler to be invoked, as described in Section 1.11, "Exceptions" on page 13.
- Returning from a system service program, system trap handler, or system error handler causes execution to continue at a specified address.

The model of program execution in which the processor appears to execute one instruction at a time, completing each instruction before beginning to execute the next instruction is called the "sequential execution model". In general, the processor obeys the sequential execution model. For the instructions and facilities defined in this Book, the only exceptions to this rule are the following.

- A floating-point exception occurs when the processor is running in one of the Imprecise floating-point exception modes (see Section 4.4, "Floating-Point Exceptions" on page 89). The instruction that causes the exception does not complete before the next instruction begins execution, with respect to setting exception bits and (if the exception is enabled) invoking the system error handler.
- A Store instruction modifies one or more bytes in an area of storage that contains instructions that will subsequently be executed. Before an instruction in that area of storage is executed, software synchronization is required to ensure that the instructions executed are consistent with the results produced by the Store instruction.

Programming Note

This software synchronization will generally be provided by system library programs (see the section entitled "Instruction Storage" in Book II). Application programs should call the appropriate system library program before attempting to execute modified instructions.

2.3 Branch Processor Registers

2.3.1 Condition Register

The Condition Register (CR) is a 32-bit register which reflects the result of certain operations, and provides a mechanism for testing (and branching).




Figure 18. Condition Register

The bits in the Condition Register are grouped into eight 4-bit fields, named CR Field 0 (CR0), ..., CR Field 7 (CR7), which are set in one of the following ways.

- Specified fields of the CR can be set by a move to the CR from a GPR (mtcrf, mtocrf).
- A specified field of the CR can be set by a move to the CR from another CR field (*mcrf*), from XER_{32:35} (*mcrxr*), or from the FPSCR (*mcrfs*).
- CR Field 0 can be set as the implicit result of a fixed-point instruction.
- CR Field 1 can be set as the implicit result of a floating-point instruction.
- A specified CR field can be set as the result of either a fixed-point or a floating-point Compare instruction.

Instructions are provided to perform logical operations on individual CR bits and to test individual CR bits.

For all fixed-point instructions in which Rc=1, and for *addic., andi.*, and *andis.*, the first three bits of CR Field 0 (bits 0:2 of the Condition Register) are set by signed comparison of the result to zero, and the fourth bit of CR Field 0 (bit 3 of the Condition Register) is copied from the SO field of the XER. "Result" here refers to the entire 64-bit value placed into the target register in 64-bit mode, and to bits 32:63 of the 64-bit value placed into the target register in 32-bit mode.

If any portion of the result is undefined, then the value placed into the first three bits of CR Field 0 is undefined.

The bits of CR Field 0 are interpreted as follows.

Bit Description

0 Negative (LT) The result is negative.

- 1 Positive (GT) The result is positive.
- 2 **Zero** (EQ)
- The result is zero.
- 3 Summary Overflow (SO)

This is a copy of the final state of XER_{SO} at the completion of the instruction.

Programming Note -

CR Field 0 may not reflect the "true" (infinitely precise) result if overflow occurs; see Section 3.3.8, "Fixed-Point Arithmetic Instructions" on page 49.

The **stwcx.** and **stdcx.** instructions (see Book II, PowerPC Virtual Environment Architecture) also set CR Field 0.

For all floating-point instructions in which Rc=1, CR Field 1 (bits 4:7 of the Condition Register) is set to the Floating-Point exception status, copied from bits 0:3 of the Floating-Point Status and Control Register. These bits are interpreted as follows.

Bit Description

- Floating-Point Exception Summary (FX)
 This is a copy of the final state of FPSCR_{FX} at the completion of the instruction.
- 5 Floating-Point Enabled Exception Summary (FEX) This is a copy of the final state of FPSCR_{FEX} at the completion of the instruction.
- 6 Floating-Point Invalid Operation Exception Summary (VX)

This is a copy of the final state of $\mathsf{FPSCR}_{\mathsf{VX}}$ at the completion of the instruction.

7 Floating-Point Overflow Exception (OX)
This is a copy of the final state of FPSCR_{OX} at the completion of the instruction.

For *Compare* instructions, a specified CR field is set to reflect the result of the comparison. The bits of the specified CR field are interpreted as follows. A complete description of how the bits are set is given in the instruction descriptions in Section 3.3.9, "Fixed-Point Compare Instructions" on page 58 and Section 4.6.7, "Floating-Point Compare Instructions" on page 113.

Bit Description

Less Than, Floating-Point Less Than (LT, FL) For fixed-point Compare instructions, (RA) < SI or (RB) (signed comparison) or (RA) ^u
UI or (RB) (unsigned comparison). For floating-point Compare instructions, (FRA) < (FRB).</p> 1 Greater Than, Floating-Point Greater Than (GT, FG)

For fixed-point *Compare* instructions, (RA) > SI or (RB) (signed comparison) or (RA) $\stackrel{y}{=}$ UI or (RB) (unsigned comparison). For floating-point *Compare* instructions, (FRA) > (FRB).

- 2 Equal, Floating-Point Equal (EQ, FE)
 - For fixed-point *Compare* instructions, (RA) = SI, UI, or (RB). For floating-point *Compare* instructions, (FRA) = (FRB).
- 3 **Summary Overflow, Floating-Point Unordered** (SO, FU)

For fixed-point Compare instructions, this is a copy of the final state of XER_{SO} at the completion of the instruction. For floating-point Compare instructions, one or both of (FRA) and (FRB) is a NaN.

2.3.2 Link Register

The Link Register (LR) is a 64-bit register. It can be used to provide the branch target address for the Branch Conditional to Link Register instruction, and it holds the return address after Branch instructions for which LK=1.




Figure 19. Link Register

2.3.3 Count Register

The Count Register (CTR) is a 64-bit register. It can be used to hold a loop count that can be decremented during execution of *Branch* instructions that contain an appropriately coded BO field. If the value in the Count Register is 0 before being decremented, it is –1 afterward. The Count Register can also be used to provide the branch target address for the *Branch Conditional to Count Register* instruction.




Figure 20. Count Register

2.4 Branch Processor Instructions

2.4.1 Branch Instructions

The sequence of instruction execution can be changed by the *Branch* instructions. Because all instructions are on word boundaries, bits 62 and 63 of the generated branch target address are ignored by the processor in performing the branch.

The *Branch* instructions compute the effective address (EA) of the target in one of the following four ways, as described in Section 1.12.2, "Effective Address Calculation" on page 14.

- Adding a displacement to the address of the Branch instruction (Branch or Branch Conditional with AA=0).
- Specifying an absolute address (Branch or Branch Conditional with AA=1).
- 3. Using the address contained in the Link Register (*Branch Conditional to Link Register*).
- 4. Using the address contained in the Count Register (*Branch Conditional to Count Register*).

In all four cases, in 32-bit mode the final step in the address computation is setting the high-order 32 bits of the target address to 0.

For the first two methods, the target addresses can be computed sufficiently ahead of the *Branch* instruction that instructions can be prefetched along the target path. For the third and fourth methods, prefetching instructions along the target path is also possible provided the Link Register or the Count Register is loaded sufficiently ahead of the *Branch* instruction.

Branching can be conditional or unconditional, and the return address can optionally be provided. If the return address is to be provided (LK=1), the effective address of the instruction following the *Branch* instruction is placed into the Link Register after the branch target address has been computed; this is done regardless of whether the branch is taken.

For Branch Conditional instructions, the BO field specifies the conditions under which the branch is taken, as shown in Figure 21. In the figure, M=0 in 64-bit mode and M=32 in 32-bit mode. If the BO field specifies that the CTR is to be decremented, the entire 64-bit CTR is decremented regardless of the mode.

во	Description		
0000z	Decrement the CTR, then branch if the decremented $CTR_{M:63} \neq 0$ and $CR_{BI} = 0$		
0001z	Decrement the CTR, then branch if the decremented $CTR_{M:63}=0$ and $CR_{BI}=0$		
001at	Branch if CR _{BI} = 0		
0100z	Decrement the CTR, then branch if the decremented $CTR_{M:63} \neq 0$ and $CR_{BI} = 1$		
0101z	Decrement the CTR, then branch if the decremented $CTR_{M:63}=0$ and $CR_{BI}=1$		
011at	Branch if CR _{BI} = 1		
1a00t	Decrement the CTR, then branch if the decremented $\text{CTR}_{\text{M:}63} \neq 0$		
1a01t	Decrement the CTR, then branch if the decremented CTR _{M:63} = 0		
1z1zz	Branch always		
Notes: 1. "z" denotes a bit that is ignored. 2. The "a" and "t" bits are used as described below.			

Figure 21. BO field encodings

The "a" and "t" bits of the BO field can be used by software to provide a hint about whether the branch is likely to be taken or is likely not to be taken, as shown in Figure 22.

at	Hint
00	No hint is given
01	Reserved
10	The branch is very likely not to be taken
11	The branch is very likely to be taken

Figure 22. "at" bit encodings

Programming Note -

Many implementations have dynamic mechanisms for predicting whether a branch will be taken. Because the dynamic prediction is likely to be very accurate, and is likely to be overridden by any hint provided by the "at" bits, the "at" bits should be set to 0b00 unless the static prediction implied by at=0b10 or at=0b11 is highly likely to be correct.

For Branch Conditional to Link Register and Branch Conditional to Count Register instructions, the BH field provides a hint about the use of the instruction, as shown in Figure 23.

вн	Hint		
00	bclr[1]: The instruction is a subroutine return bcctr[1]: The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken		
01	bclr[1]: The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken bcctr[1]: Reserved		
10	Reserved		
11	<pre>bclr[I] and bcctr[I]: The target address is not predictable</pre>		

Figure 23. BH field encodings

Programming Note

The hint provided by the BH field is independent of the hint provided by the "at" bits (e.g., the BH field provides no indication of whether the branch is likely to be taken).

Extended mnemonics for branches

Many extended mnemonics are provided so that *Branch Conditional* instructions can be coded with portions of the BO and BI fields as part of the mnemonic rather than as part of a numeric operand. Some of these are shown as examples with the *Branch* instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Programming Note —

The hints provided by the "at" bits and by the BH field do not affect the results of executing the instruction.

The "z" bits should be set to 0, because they may be assigned a meaning in some future version of the architecture.

Programming Note

Many implementations have dynamic mechanisms for predicting the target addresses of **bclr**[I] and **bcctr**[I] instructions. These mechanisms may cache return addresses (i.e., Link Register values set by **Branch** instructions for which LK=1 and for which the branch was taken) and recently used branch target addresses. To obtain the best performance across the widest range of implementations, the programmer should obey the following rules.

- Use Branch instructions for which LK=1 only as subroutine calls (including function calls, etc.).
- Pair each subroutine call (i.e., each Branch instruction for which LK=1 and the branch is taken) with a bclr instruction that returns from the subroutine and has BH=0b00.
- Do not use bclrl as a subroutine call. (Some implementations access the return address cache at most once per instruction; such implementations are likely to treat bclrl as a subroutine return, and not as a subroutine call.)
- For *bcIr*[*I*] and *bcctr*[*I*], use the appropriate value in the BH field.

The following are examples of programming conventions that obey these rules. In the examples, BH is assumed to contain 0b00 unless otherwise stated. In addition, the "at" bits are assumed to be coded appropriately.

Let A, B, and Glue be specific programs.

- Loop counts:
 - Keep them in the Count Register, and use a **bc** instruction (LK=0) to decrement the count and to branch back to the beginning of the loop if the decremented count is nonzero.
- Computed goto's, case statements, etc.:
 Use the Count Register to hold the address to branch to, and use a bcctr instruction (LK=0, and BH=0b11 if appropriate) to branch to the selected address.
- Direct subroutine linkage:

Here A calls B and B returns to A. The two branches should be as follows.

- A calls B: use a bl or bcl instruction (LK=1).
- B returns to A: use a bclr instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Indirect subroutine linkage:

Here A calls Glue, Glue calls B, and B returns to A rather than to Glue. (Such a calling sequence is common in linkage code used when the subroutine that the programmer wants to call, here B, is in a different module from the caller; the Binder inserts "glue" code to mediate the branch.) The three branches should be as follows.

 A calls Glue: use a bl or bcl instruction (LK=1).

(Programming Note continues in next column....)

Programming Note (continued) -

- Glue calls B: place the address of B into the Count Register, and use a bcctr instruction (LK=0).
- B returns to A: use a bclr instruction (LK=0) (the return address is in, or can be restored to, the Link Register).

Here A calls a function, the identity of which may vary from one instance of the call to another, instead of calling a specific program B. This case should be handled using the conventions of the preceding two bullets, depending on whether the call is direct or indirect, with the following differences.

- If the call is direct, place the address of the function into the Count Register, and use a bcctrl instruction (LK=1) instead of a **bl** or **bcl** instruction.
- For the **bcctr**[I] instruction that branches to the function, use BH=0b11 if appropriate.

Compatibility Note -

The bits corresponding to the current "a" and "t" bits, and to the current "z" bits except in the "branch always" BO encoding, had different meanings in versions of the architecture that precede Version 2.00.

- The bit corresponding to the "t" bit was called the "y" bit. The "y" bit indicated whether to use the architected default prediction (y=0)or to use the complement of the default prediction (y=1). The default prediction was defined as follows.
 - If the instruction is bc[I][a] with a negative value in the displacement field, the branch is taken. (This is the only case in which the prediction corresponding to the "y" bit differs from the prediction corresponding to the "t" bit.)
 - In all other cases (bc[1][a] with a nonnegative value in the displacement field, bclr[1], or bcctr[1]), the branch is not taken.
- The BO encodings that test both the Count Register and the Condition Register had a "y" bit in place of the current "z" bit. The meaning of the "y" bit was as described in the preceding item.
- The "a" bit was a "z" bit.

Because these bits have always been defined either to be ignored or to be treated as hints, a given program will produce the same result on any implementation regardless of the values of the bits. Also, because even the "y" bit is ignored, in practice, by most processors that implement versions of the architecture that precede Version 2.00, the performance of a given program on those processors will not be affected by the values of the bits.

Branch I-form

b	target_addr	(AA=0 LK=0)
ba	target_addr	(AA=1 LK=0)
bl	target_addr	(AA=0 LK=1)
bla	target_addr	(AA=1 LK=1)

18	LI	AΑ	LK
0	6	30	31

```
if AA then NIA \P_{\text{lea}} EXTS(LI || 0b00) else NIA \P_{\text{lea}} CIA + EXTS(LI || 0b00) if LK then LR \P_{\text{lea}} CIA + 4
```

target_addr specifies the branch target address.

If AA=0 then the branch target address is the sum of LI \parallel 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value LI || 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the *Branch* instruction is placed into the Link Register.

Special Registers Altered:

LR (if
$$LK=1$$
)

Branch Conditional B-form

bc bca	BO,BI,target_addr BO,BI,target_addr	(AA=0 LK=0) (AA=1 LK=0)
bcl	BO,BI,target_addr	(AA=0 LK=1)
bcla	BO,BI,target_addr	(AA=1 LK=1)

16	во	ВІ	BD	AA	LK
0	6	11	16	30	31

```
if (64-bit mode) then M \leftarrow 0 else M \leftarrow 32 if \neg BO_2 then CTR \leftarrow CTR - 1 ctr_ok \leftarrow BO_2 | ((CTR<sub>M:63</sub> \neq 0) \oplus BO_3) cond_ok \leftarrow BO_0 | (CR<sub>BI</sub> \equiv BO_1) if ctr_ok & cond_ok then if AA then NIA \leftarrow1 ea EXTS(BD || 0b00) else NIA \leftarrow1 ea CIA + EXTS(BD || 0b00) if LK then LR \leftarrow1 ea CIA + 4
```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. *target_addr* specifies the branch target address.

If AA=0 then the branch target address is the sum of BD $\mid\mid$ 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value BD \parallel 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the *Branch* instruction is placed into the Link Register.

Special Registers Altered:

$$\begin{array}{ccc} \text{CTR} & \text{ (if BO}_2 \text{= 0)} \\ \text{LR} & \text{ (if LK=1)} \\ \end{array}$$

Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional:

Extended:		Equivalent to:	
blt	target	bc	12,0,target
bne	cr2,target	bc	4,10,target
bdnz	target	bc	16.0.target

Branch Conditional to Link Register XL-form

bclr	BO,BI,BH	(LK=0)
bclrl	BO,BI,BH	(LK=1)

[POWER mnemonics: bcr, bcrl]

19	во	BI	///	вн	16	LK
0	6	11	16	19	21	31

```
if (64-bit mode)
 then M 	← 0
 else M 	← 32
if \neg BO_2 then CTR \leftarrow CTR -1
ctr_ok^- + BO_2 \mid ((CTR_{M:63} \neq 0) \oplus BO_3)
if LK then LR ←iea CIA + 4
```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. The BH field is used as described in Figure 23. The branch target address is $LR_{0.61}$ || 0b00, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

Special Registers Altered:

CTR	(if $BO_2 = 0$)
LR	(if LK=1)

Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Link Register.

Extended:		Equiva	alent to:
bclr	4,6	bclr	4,6,0
bltlr		bclr	12,0,0
bnelr	cr2	bclr	4,10,0
bdnzIr		bclr	16,0,0

Programming Note

bclr, bclrl, bcctr, and bcctrl each serve as both a basic and an extended mnemonic. The Assembler will recognize a bclr, bclrl, bcctr, or bcctrl mnemonic with three operands as the basic form, and a bclr. bclrl, bcctr, or bcctrl mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00.

Branch Conditional to Count Register XL-form

bcctr	BO,BI,BH	(LK=0)
bcctrl	BO,BI,BH	(LK=1)

[POWER mnemonics: bcc, bccl]

İ	19	во	BI	///	вн	528	LK
	0	6	11	16	19	21	31

```
cond_ok + BO_0 \mid (CR_{BI} \equiv BO_1)
if cond ok then NIA \P_{\text{lea}} CTR _{0:61} \mid\mid 0b00
if LK then LR ←iea CIA + 4
```

The BI field specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 21. The BH field is used as described in Figure 23. The branch target address is $CTR_{0.61} \parallel$ 0b00, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

If the "decrement and test CTR" option is specified $(BO_2=0)$, the instruction form is invalid.

Special Registers Altered:

LR (if
$$LK=1$$
)

Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Count Register.

Extend	ed:	Equivalent to:		
bcctr	4,6	bcctr	4,6,0	
bltctr		bcctr	12,0,0	
bnectr	cr2	bcctr	4,10,0	

2.4.2 System Call Instruction

This instruction provides the means by which a program can call upon the system to perform a service.

System Call SC-form

sc LEV

[POWER mnemonic: svca]

17	///	///	//	LEV	//	1	/
0	6	11	16	20	27	30	31

This instruction calls the system to perform a service. A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

The use of the LEV field is described in Book III. The value contained in the LEV field is effectively limited to 0 or 1, bits 0:5 of the LEV field being treated as a reserved field in this form.

When control is returned to the program that executed the *System Call* instruction, the contents of the registers will depend on the register conventions used by the program providing the system service.

This instruction is context synchronizing (see Book III, *PowerPC Operating Environment Architecture*).

Special Registers Altered:

Dependent on the system service

Programming Note —

sc serves as both a basic and an extended mnemonic. The Assembler will recognize an sc mnemonic with one operand as the basic form, and an sc mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0.

In application programs the value of the LEV operand for \mathbf{sc} should be 0.

Compatibility Note -

For a discussion of POWER compatibility with respect to instruction bits 16:29, see Appendix E, "Incompatibilities with the POWER Architecture" on page 163.

2.4.3 Condition Register Logical Instructions

The Condition Register Logical instructions have preferred forms; see Section 1.9.1, "Preferred Instruction Forms" on page 13. In the preferred forms, the BT and BB fields satisfy the following rule.

The bit specified by BT is in the same Condition Register field as the bit specified by BB.

Extended mnemonics for Condition Register logical operations

A set of extended mnemonics is provided that allow additional Condition Register logical operations, beyond those provided by the basic *Condition Register Logical* instructions, to be coded easily. Some of these are shown as examples with the *Condition Register Logical* instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Condition Register AND XL-form

crand BT,BA,BB

19	ВТ	BA	BB	257	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ANDed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR _{BT}

Condition Register OR XL-form

cror BT,BA,BB

19	BT	BA	BB	449	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ORed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR _{BT}

Extended Mnemonics:

Example of extended mnemonics for Condition Register OR:

Extended: Equivalent to: crmove Bx,By cror Bx,By,By

Condition Register XOR XL-form

crxor BT,BA,BB

ĺ	19	ВТ	BA	BB	193	/
	0	6	11	16	21	31

The bit in the Condition Register specified by BA is XORed with the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

 $\mathsf{CR}_{\;\mathsf{BT}}$

Extended Mnemonics:

Example of extended mnemonics for Condition Register XOR:

Extended: Equivalent to: crclr Bx crxor Bx,Bx,Bx

Condition Register NAND XL-form

crnand BT,BA,BB

19	BT	BA	ВВ	225	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ANDed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR_{BT}

Condition Register NOR XL-form

crnor BT,BA,BB

19	ВТ	ВА	BB	33	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ORed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR_{BT}

Extended Mnemonics:

Example of extended mnemonics for Condition Register NOR:

Extend	led:	Equiva	Equivalent to:		
crnot	Bx,By	crnor	Bx,By,By		

Condition Register Equivalent XL-form

creqv BT,BA,BB

19	ВТ	BA	ВВ	289	/
0	6	11	16	21	31

$$CR_{BT} + CR_{BA} \equiv CR_{BB}$$

The bit in the Condition Register specified by BA is XORed with the bit in the Condition Register specified by BB, and the complemented result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR_{BT}

Extended Mnemonics:

Example of extended mnemonics for Condition Register Equivalent:

Extend	led:	Equivalent to:		
crset	Bx	creqv	Bx,Bx,Bx	

Condition Register AND with Complement XL-form

crandc BT,BA,BB

19	ВТ	ВА	ВВ	129	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ANDed with the complement of the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR BT

Condition Register OR with Complement XL-form

crorc BT,BA,BB

19	ВТ	ВА	ВВ	417	/
0	6	11	16	21	31

The bit in the Condition Register specified by BA is ORed with the complement of the bit in the Condition Register specified by BB, and the result is placed into the bit in the Condition Register specified by BT.

Special Registers Altered:

CR _{BT}

2.4.4 Condition Register Field Instruction

Move Condition Register Field XL-form

BF,BFA mcrf

	19	BF	//	BFA	//	///	0	/
0		6	9	11	14	16	21	31

 $CR_{4\times BF:4\times BF+3} \leftarrow CR_{4\times BFA:4\times BFA+3}$

The contents of Condition Register field BFA are copied to Condition Register field BF.

Special Registers Altered:

CR field BF

Chapter 3. Fixed-Point Processor

3.1 Fixed-Point Processor Overview3.2 Fixed-Point Processor Registers	-	3.3.6 Fixed-Point Move Assist Instructions	45
3.2.1 General Purpose Registers		3.3.7 Other Fixed-Point Instructions	
3.2.2 Fixed-Point Exception Register .			49
3.3 Fixed-Point Processor Instructions		3.3.9 Fixed-Point Compare Instructions	58
3.3.1 Fixed-Point Storage Access		3.3.10 Fixed-Point Trap Instructions	60
Instructions	31	•	62
3.3.1.1 Storage Access Exceptions		3.3.12 Fixed-Point Rotate and Shift	
3.3.2 Fixed-Point Load Instructions	31	Instructions	68
3.3.3 Fixed-Point Store Instructions	38	3.3.12.1 Fixed-Point Rotate Instructions	68
3.3.4 Fixed-Point Load and Store with		3.3.12.2 Fixed-Point Shift Instructions .	74
Byte Reversal Instructions	42	3.3.13 Move To/From System Register	
3.3.5 Fixed-Point Load and Store		Instructions	78
Multiple Instructions	44		

3.1 Fixed-Point Processor Overview

This chapter describes the registers and instructions that make up the Fixed-Point Processor facility. Section 3.2, "Fixed-Point Processor Registers" describes the registers associated with the Fixed-Point Processor. Section 3.3, "Fixed-Point Processor Instructions" on page 31 describes the instructions associated with the Fixed-Point Processor.

3.2 Fixed-Point Processor Registers

3.2.1 General Purpose Registers

All manipulation of information is done in registers internal to the Fixed-Point Processor. The principal storage internal to the Fixed-Point Processor is a set of 32 General Purpose Registers (GPRs). See Figure 24.

	GPR 0					
	GPR 1					
	GPR 30					
	GPR 31					
0		63				

Figure 24. General Purpose Registers

Each GPR is a 64-bit register.

3.2.2 Fixed-Point Exception Register

The Fixed-Point Exception Register (XER) is a 64-bit register.



Figure 25. Fixed-Point Exception Register

The bit definitions for the Fixed-Point Exception Register are shown below. Here M=0 in 64-bit mode and M=32 in 32-bit mode.

The bits are set based on the operation of an instruction considered as a whole, not on intermediate results (e.g., the Subtract From Carrying instruction, the result of which is specified as the sum of three values, sets bits in the Fixed-Point Exception Register based on the entire operation, not on an intermediate sum).

Bit(s) Description

0:31 Reserved

32 Summary Overflow (SO)

The Summary Overflow bit is set to 1 whenever an instruction (except mtspr) sets the Overflow bit. Once set, the SO bit remains set until it is cleared by an mtspr instruction (specifying the XER) or an mcrxr instruction. It is not altered by Compare instructions, nor by other instructions (except mtspr to the XER, and mcrxr) that cannot overflow. Executing an mtspr instruction to the XER, supplying the values 0 for SO and 1 for OV, causes SO to be set to 0 and OV to be set to

Overflow (OV) 33

The Overflow bit is set to indicate that an overflow has occurred during execution of an instruction. XO-form Add, Subtract From, and Negate instructions having OE=1 set it to 1 if the carry out of bit M is not equal to the carry out of bit M+1, and set it to 0 other-XO-form Multiply Low and Divide instructions having OE=1 set it to 1 if the result cannot be represented in 64 bits (mulld, divd, divdu) or in 32 bits (mullw, divw, divwu), and set it to 0 otherwise. The OV bit is not altered by Compare instructions, nor by other instructions (except mtspr to the XER, and mcrxr) that cannot overflow.

The Carry bit is set as follows, during execution of certain instructions. Add Carrying, Subtract From Carrying, Add Extended, and Subtract From Extended types of instructions set it to 1 if there is a carry out of bit M, and set it to 0 otherwise. Shift Right Algebraic instructions set it to 1 if any 1-bits have been shifted out of a negative operand, and set it to 0 otherwise. The CA bit is not altered by Compare instructions, nor by instructions (except Shift Right Algebraic, mtspr to the XER, and mcrxr) that cannot carry.

35:56 Reserved

57:63 This field specifies the number of bytes to be transferred by a Load String Indexed or Store String Indexed instruction.

Compatibility Note

For a discussion of POWER compatibility with respect to XER, see Appendix E, "Incompatibilities with the POWER Architecture" on page 163.

3.3 Fixed-Point Processor Instructions

3.3.1 Fixed-Point Storage Access Instructions

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.12.2, "Effective Address Calculation" on page 14.

Programming Note -

The *la* extended mnemonic permits computing an effective address as a *Load* or *Store* instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address. This extended mnemonic is described in Section B.9, "Miscellaneous Mnemonics" on page 153.

Programming Note -

The DS field in DS-form Storage Access instructions is a word offset, not a byte offset like the D field in D-form Storage Access instructions. However, for programming convenience, Assemblers should support the specification of byte offsets for both forms of instruction.

3.3.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

3.3.2 Fixed-Point Load Instructions

The byte, halfword, word, or doubleword in storage addressed by EA is loaded into register RT.

Many of the *Load* instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if $RA \neq 0$ and $RA \neq RT$, the effective address is placed into register RA and the storage element (byte, halfword, word, or doubleword) addressed by EA is loaded into RT.

In the preferred form of the *Load Quadword* instruction $RA \neq RT+1$.

Programming Note -

In some implementations, the *Load Algebraic* and *Load with Update* instructions may have greater latency than other types of *Load* instructions. Moreover, *Load with Update* instructions may take longer to execute in some implementations than the corresponding pair of a non-update *Load* instruction and an *Add* instruction.

Load Byte and Zero D-form

lbz RT,D(RA)

34	RT	RA	D	
0	6	11	16	31

```
if RA = 0 then b \bullet 0
else
                  b ← (RA)
EA ← b + EXTS(D)
RT \leftarrow 560 || MEM(EA, 1)
```

Let the effective address (EA) be the sum (RA|0)+D. The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

Special Registers Altered:

None

Load Byte and Zero Indexed X-form

lbzx RT,RA,RB

31	RT	RA	RB	87	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) RT \leftarrow 560 || MEM(EA, 1)

Let the effective address (EA) be the sum (RA|0)+(RB). The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

Special Registers Altered:

None

Load Byte and Zero with Update D-form

lbzu RT,D(RA)

35	RT	RA	D	
0	6	11	16	31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
RT \leftarrow 560 || MEM(EA, 1)
RA \leftarrow EA

Let the effective address (EA) be the sum (RA)+D. The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Byte and Zero with Update Indexed X-form

lbzux RT,RA,RB

31	RT	RA	RB	119	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB). The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Halfword and Zero D-form

Ihz RT,D(RA)

40	RT	RA	D
0	6	11	16 31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(D) RT \leftarrow 480 || MEM(EA, 2)

Let the effective address (EA) be the sum (RA|0)+D. The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

Special Registers Altered:

None

Load Halfword and Zero Indexed X-form

Ihzx RT,RA,RB

31	RT	RA	RB	279	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) RT \leftarrow 480 || MEM(EA, 2)

Let the effective address (EA) be the sum (RA $|0\rangle$ +(RB). The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are set to 0.

Special Registers Altered:

None

Load Halfword and Zero with Update D-form

Ihzu RT,D(RA)

41	RT	RA	D	
0	6	11	16	31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
RT \leftarrow ⁴⁸0 || MEM(EA, 2)
RA \leftarrow EA

Let the effective address (EA) be the sum (RA)+D. The halfword in storage addressed by EA is loaded into RT $_{48:63}$. RT $_{0:47}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword and Zero with Update Indexed X-form

Ihzux RT,RA,RB

31	RT	RA	RB	311	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Halfword Algebraic D-form

lha RT,D(RA)

42	RT	RA	D	Ī
0	6	11	16 3	1

```
if RA = 0 then b \bullet 0
                b ← (RA)
else
EA ← b + EXTS(D)
RT ← EXTS (MEM (EA, 2))
```

Let the effective address (EA) be the sum (RA|0)+D. The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are filled with a copy of bit 0 of the loaded halfword.

Special Registers Altered:

None

Load Halfword Algebraic Indexed X-form

lhax RT,RA,RB

31	RT	RA	RB	343	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                 b ← (RA)
EA + b + (RB)
RT 	← EXTS (MEM (EA, 2))
```

Let the effective address (EA) be the sum (RA|0)+(RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are filled with a copy of bit 0 of the loaded halfword.

Special Registers Altered:

None

Load Halfword Algebraic with Update D-form

lhau RT,D(RA)

43	RT	RA	D	
0	6	11	16 3	31

```
EA ← (RA) + EXTS(D)
RT ← EXTS (MEM (EA, 2))
```

RA ← EA

Let the effective address (EA) be the sum (RA)+D. The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword Algebraic with Update Indexed X-form

RT,RA,RB lhaux

31	RT	RA	RB	375	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
RT ← EXTS (MEM (EA, 2))
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Word and Zero D-form

Iwz RT,D(RA)
[POWER mnemonic: I]

32	RT	RA	D	1
0	6	11	16 3	1

if RA = 0 then b
$$\leftarrow 0$$
 else b $\leftarrow (RA)$ EA $\leftarrow b + EXTS(D)$ RT $\leftarrow 320 \mid\mid MEM(EA, 4)$

Let the effective address (EA) be the sum (RA|0)+D. The word in storage addressed by EA is loaded into RT $_{32:63}$. RT $_{0:31}$ are set to 0.

Special Registers Altered:

None

Load Word and Zero Indexed X-form

Iwzx RT,RA,RB [POWER mnemonic: Ix]

31	RT	RA	RB	23	/
0	6	11	16	21	31

if RA = 0 then b
$$\bigstar$$
 0 else b \bigstar (RA) EA \bigstar b + (RB) RT \bigstar 320 || MEM(EA, 4)

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are set to 0.

Special Registers Altered:

None

Load Word and Zero with Update D-form

Iwzu RT,D(RA)
[POWER mnemonic: Iu]

33	RT	RA	D	
0	6	11	16	31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
RT \leftarrow ³²0 || MEM(EA, 4)
RA \leftarrow EA

Let the effective address (EA) be the sum (RA)+D. The word in storage addressed by EA is loaded into

 $RT_{32:63}$. $RT_{0:31}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Word and Zero with Update Indexed X-form

Iwzux RT,RA,RB [POWER mnemonic: lux]

31	RT	RA	RB	55	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
RT ← <sup>32</sup>0 || MEM(EA, 4)
RA ← EA
```

KA TEA

Let the effective address (EA) be the sum (RA)+(RB). The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Word Algebraic DS-form

lwa RT,DS(RA)

58	RT	RA	DS	2
0	6	11	16	30 31

```
if RA = 0 then b \leftarrow 0
              b ← (RA)
EA ← b + EXTS(DS || 0b00)
RT ← EXTS (MEM (EA, 4))
```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are filled with a copy of bit 0 of the loaded word.

Special Registers Altered:

None

Load Word Algebraic Indexed X-form

Iwax RT,RA,RB

31	RT	RA	RB	341	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) RT \leftarrow EXTS (MEM(EA, 4))

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are filled with a copy of bit 0 of the loaded word.

Special Registers Altered:

None

Load Word Algebraic with Update Indexed X-form

lwaux RT,RA,RB

31	RT	RA	RB	373	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)
RT ← EXTS (MEM (EA, 4))
RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB). The word in storage addressed by EA is loaded into RT_{32:63}. RT_{0:31} are filled with a copy of bit 0 of the loaded word.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Doubleword DS-form

ld RT,DS(RA)

58	RT	RA	DS	0
0	6	11	16	30 31

```
if RA = 0 then b \leftarrow 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(DS || 0b00) RT \leftarrow MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). The doubleword in storage addressed by EA is loaded into RT.

Special Registers Altered:

None

Load Doubleword Indexed X-form

ldx RT,RA,RB

31	RT	RA	RB	21	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

Special Registers Altered:

None

Load Doubleword with Update DS-form

Idu RT,DS(RA)

58	RT	RA	DS	1
0	6	11	16	30 31

```
EA ← (RA) + EXTS(DS || 0b00)
```

RT ← MEM(EA, 8)

RA ← EA

Let the effective address (EA) be the sum (RA)+(DS||0b00). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Doubleword with Update Indexed X-form

ldux RT,RA,RB

31	RT	RA	RB	53	/
0	6	11	16	21	31

EA ← (RA) + (RB) RT ← MEM(EA, 8)

RA ← EA

Let the effective address (EA) be the sum (RA)+(RB). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

3.3.3 Fixed-Point Store Instructions

The contents of register RS are stored into the byte, halfword, word, or doubleword in storage addressed by EA.

Many of the *Store* instructions have an "update" form, in which register RA is updated with the effective address. For these forms, the following rules apply.

- If RA≠0, the effective address is placed into register RA.
- If RS=RA, the contents of register RS are copied to the target storage element and then EA is placed into RA (RS).

Store Byte D-form

stb RS,D(RA)

38	RS	RA	D
0	6	11	16 3 ⁻

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(D) MEM(EA, 1) \leftarrow (RS) 56:63

Let the effective address (EA) be the sum (RA|0)+D. (RS)_{56:63} are stored into the byte in storage addressed by EA.

Special Registers Altered:

None

Store Byte Indexed X-form

stbx RS,RA,RB

31	RS	RA	RB	215	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA)
EA \leftarrow b + (RB)
MEM(EA, 1) \leftarrow (RS)_{56:63}

Let the effective address (EA) be the sum (RA|0)+(RB). $(RS)_{56:63}$ are stored into the byte in storage addressed by EA.

Special Registers Altered:

None

Store Byte with Update D-form

stbu RS,D(RA)

39	RS	RA	D
0	6	11	16 31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
MEM(EA, 1) \leftarrow (RS)_{56:63}

Let the effective address (EA) be the sum (RA)+D. (RS) $_{56:63}$ are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Byte with Update Indexed X-form

stbux RS,RA,RB

31	RS	RA	RB	247	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB). (RS) $_{56:63}$ are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Halfword D-form

sth RS,D(RA)

44	RS	RA	D	
0	6	11	16 3	1

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(D) MEM(EA, 2) \leftarrow (RS)_{48:63}

Let the effective address (EA) be the sum (RA|0)+D. (RS) $_{48:63}$ are stored into the halfword in storage addressed by EA.

Special Registers Altered:

None

Store Halfword with Update D-form

sthu RS,D(RA)

45	RS	RA	D	
0	6	11	16	31

Let the effective address (EA) be the sum (RA)+D. (RS) $_{48:63}$ are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Halfword Indexed X-form

sthx RS,RA,RB

31	RS	RA	RB	407	/
0	6	11	16	21	31

if RA = 0 then b
$$\bigstar$$
 0 else b \bigstar (RA) EA \bigstar b + (RB) MEM(EA, 2) \bigstar (RS)_{48:63}

Let the effective address (EA) be the sum (RA|0)+(RB). $(RS)_{48:63}$ are stored into the halfword in storage addressed by EA.

Special Registers Altered:

None

Store Halfword with Update Indexed X-form

sthux RS,RA,RB

31	RS	RA	RB	439	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB). (RS) $_{48:63}$ are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Word D-form

stw RS,D(RA)

[POWER mnemonic: st]

36	RS	RA	D	
0	6	11	16 3	1

if RA = 0 then b \leftarrow 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(D) MEM(EA, 4) \leftarrow (RS)_{32:63}

Let the effective address (EA) be the sum (RA|0)+D. (RS) $_{32:63}$ are stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Word Indexed X-form

stwx RS,RA,RB

[POWER mnemonic: stx]

31	RS	RA	RB	151	/
0	6	11	16	21	31

if RA = 0 then b \leftarrow 0 else b \leftarrow (RA EA \leftarrow b + (RB) MEM(EA, 4) \leftarrow (RS)_{32:63}

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) $_{32:63}$ are stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Word with Update D-form

stwu RS,D(RA) [POWER mnemonic: stu]

37	RS	RA	D	
0	6	11	16	31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
MEM(EA, 4) \leftarrow (RS)_{32:63}
RA \leftarrow EA

Let the effective address (EA) be the sum (RA)+D. (RS) $_{32:63}$ are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Word with Update Indexed X-form

stwux RS,RA,RB [POWER mnemonic: stux]

31	RS	RA	RB	183	/
0	6	11	16	21	31

EA ← (RA) + (RB) MEM(EA, 4) ← (RS)_{32:63} RA ← EA

Let the effective address (EA) be the sum (RA)+(RB). (RS)_{32:63} are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Doubleword DS-form

std RS,DS(RA)

62	RS	RA	DS	0
0	6	11	16	30 31

```
if RA = 0 then b \leftarrow 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(DS || 0b00) MEM(EA, 8) \leftarrow (RS)
```

Let the effective address (EA) be the sum (RA|0)+(DS||0b00). (RS) is stored into the doubleword in storage addressed by EA.

Special Registers Altered:

None

Store Doubleword Indexed X-form

stdx RS,RA,RB

31	RS	RA	RB	149	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA)
EA \leftarrow b + (RB)
MEM(EA, 8) \leftarrow (RS)

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) is stored into the doubleword in storage addressed by EA.

Special Registers Altered:

None

Store Doubleword with Update DS-form

stdu RS,DS(RA)

6	62	RS	RA	DS	1
0		6	11	16	30 31

Let the effective address (EA) be the sum (RA)+(DS||0b00). (RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Doubleword with Update Indexed X-form

stdux RS,RA,RB

31	RS	RA	RB	181	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB). (RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

3.3.4 Fixed-Point Load and Store with Byte Reversal Instructions


Programming Note -

These instructions have the effect of loading and storing data in Little-Endian byte order.

In some implementations, the Load Byte-Reverse instructions may have greater latency than other Load instructions.

Load Halfword Byte-Reverse Indexed X-form

lhbrx RT,RA,RB



```
if RA = 0 then b \bullet 0
                  b ← (RA)
EA + b + (RB)
RT \leftarrow 480 || MEM(EA+1, 1) || MEM(EA, 1)
```

Let the effective address (EA) be the sum (RA|0)+(RB). Bits 0:7 of the halfword in storage addressed by EA are loaded into $RT_{56:63}$. Bits 8:15 of the halfword in storage addressed by EA are loaded into $RT_{48:55}$. $RT_{0:47}$ are set to 0.

Special Registers Altered:

None

Load Word Byte-Reverse Indexed X-form

lwbrx RT,RA,RB [POWER mnemonic: Ibrx]

;	31	RT	RA	RB	534	/
0		6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                   b ← (RA)
EA + b + (RB)
RT \blacktriangleleft 320 || MEM(EA+3, 1) || MEM(EA+2, 1)
          || MEM(EA+1, 1) || MEM(EA, 1)
```

Let the effective address (EA) be the sum (RA|0)+(RB). Bits 0:7 of the word in storage addressed by EA are loaded into RT_{56:63}. Bits 8:15 of the word in storage addressed by EA are loaded into RT_{48:55}. Bits 16:23 of the word in storage addressed by EA are loaded into RT_{40:47}. Bits 24:31 of the word in storage addressed by EA are loaded into RT_{32:39}. $RT_{0:31}$ are set to 0.

Special Registers Altered:

Store Halfword Byte-Reverse Indexed X-form

sthbrx RS,RA,RB

31	RS	RA	RB	918	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA)
EA \leftarrow b + (RB)
MEM(EA, 2) \leftarrow (RS)_{56:63} || (RS)_{48:55}

Let the effective address (EA) be the sum (RA|0)+(RB). (RS) $_{56:63}$ are stored into bits 0:7 of the halfword in storage addressed by EA. (RS) $_{48:55}$ are stored into bits 8:15 of the halfword in storage addressed by EA.

Special Registers Altered:

None

Store Word Byte-Reverse Indexed X-form

stwbrx RS,RA,RB [POWER mnemonic: stbrx]

31	RS	RA	RB	662	/
0	6	11	16	21	31

```
if RA = 0 then b \spadesuit 0 else b \spadesuit (RA) EA \spadesuit b + (RB) MEM(EA, 4) \spadesuit (RS) _{56:63} || (RS) _{48:55} || (RS) _{40:47} || (RS) _{32:39}
```

Let the effective address (EA) be the sum (RA|0)+(RB). $(RS)_{56:63}$ are stored into bits 0:7 of the word in storage addressed by EA. $(RS)_{48:55}$ are stored into bits 8:15 of the word in storage addressed by EA. $(RS)_{40:47}$ are stored into bits 16:23 of the word in storage addressed by EA. $(RS)_{32:39}$ are stored into bits 24:31 of the word in storage addressed by EA.

Special Registers Altered:

3.3.5 Fixed-Point Load and Store Multiple Instructions

The Load/Store Multiple instructions have preferred forms; see Section 1.9.1, "Preferred Instruction Forms" on page 13. In the preferred forms, storage alignment satisfies the following rule.

■ The combination of the EA and RT (RS) is such that the low-order byte of GPR 31 is loaded (stored) from (into) the last byte of an aligned quadword in storage.

Compatibility Note

For a discussion of POWER compatibility with respect to the alignment of the EA for the Load Multiple Word and Store Multiple Word instructions, see Appendix E, "Incompatibilities with the POWER Architecture" on page 163. For compatibility with future versions of the PowerPC Architecture, these EAs should be word-aligned.

Load Multiple Word D-form

Imw RT,D(RA)
[POWER mnemonic: Im]

46	RT	RA	D	
0	6	11	16	31

```
if RA = 0 then b  \leftarrow 0  else b  \leftarrow (RA)  EA  \leftarrow b + EXTS(D)  r  \leftarrow RT  do while r  \leq 31  GPR(r)  \leftarrow 320  || MEM(EA, 4) r  \leftarrow r + 1  EA  \leftarrow EA + 4
```

Let n = (32-RT). Let the effective address (EA) be the sum (RA|0)+D.

n consecutive words starting at EA are loaded into the low-order 32 bits of GPRs RT through 31. The high-order 32 bits of these GPRs are set to zero.

If RA is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Multiple Word D-form

stmw RS,D(RA)
[POWER mnemonic: stm]

47	RS	RA	D	l
0	6	11	16 31	

```
if RA = 0 then b \leftarrow 0 else b \leftarrow (RA)

EA \leftarrow b + EXTS(D)

r \leftarrow RS

do while r \leq 31

MEM(EA, 4) \leftarrow GPR(r) 32:63

r \leftarrow r + 1

EA \leftarrow EA + 4
```

Let n = (32-RS). Let the effective address (EA) be the sum (RA|0)+D.

n consecutive words starting at EA are stored from the low-order 32 bits of GPRs RS through 31.

Special Registers Altered:

3.3.6 Fixed-Point Move Assist Instructions

The *Move Assist* instructions allow movement of data from storage to registers or from registers to storage without concern for alignment. These instructions can be used for a short move between arbitrary storage locations or to initiate a long move between unaligned storage fields.

The Load/Store String instructions have preferred forms; see Section 1.9.1, "Preferred Instruction Forms" on page 13. In the preferred forms, register usage satisfies the following rules.

- \blacksquare RS = 4 or 5
- \blacksquare RT = 4 or 5
- last register loaded/stored ≤ 12

For some implementations, using GPR 4 for RS and RT may result in slightly faster execution than using GPR 5; see Book IV, *PowerPC Implementation Features*.

Load String Word Immediate X-form

Iswi RT,RA,NB [POWER mnemonic: Isi]

31	RT	RA	NB	597	/
0	6	11	16	21	31

```
if RA = 0 then EA \blacktriangleleft 0
                   EA ← (RA)
else
if NB = 0 then n \leftarrow 32
else
                   n ◆ NB
r + RT - 1
i ← 32
do while n > 0
  if i = 32 then
     r + r + 1 \pmod{32}
    GPR(r) \leftarrow 0
  GPR(r)_{i:i+7} \leftarrow MEM(EA, 1)
  i ← i + 8
  if i = 64 then i \leftarrow 32
  EA ← EA + 1
  n + n - 1
```

Let the effective address (EA) be (RA|0). Let n = NBif $NB \neq 0$, n = 32 if NB = 0; n is the number of bytes to load. Let $nr = CEIL(n \div 4)$; nr is the number of registers to receive data.

n consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register RT+nr-1 are only partially filled, the unfilled loworder byte(s) of that register are set to 0.

If RA is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load String Word Indexed X-form

RT,RA,RB Iswx [POWER mnemonic: Isx]

31	RT	RA	RB	533	/
0	6	11	16	21	31

```
if RA = 0 then b \bullet 0
                   b ◆ (RA)
else
EA + b + (RB)
n ← XER<sub>57:63</sub>
r ← RT - 1
i ← 32
RT ← undefined
do while n > 0
  if i = 32 then
     r \leftarrow r + 1 \pmod{32}
     GPR(r) \leftarrow 0
  GPR(r)_{i:i+7} \leftarrow MEM(EA, 1)
  i ← i + 8
  if i = 64 then i \leftarrow 32
  EA ← EA + 1
  n ◆ n - 1
```

Let the effective address (EA) be the sum (RA|0)+(RB). Let $n = XER_{57:63}$; n is the number of bytes to load. Let $nr = CEIL(n \div 4)$; nr is the number of registers to receive data.

If n>0, n consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the highorder four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if If the low-order four bytes of register RT+nr-1 are only partially filled, the unfilled loworder byte(s) of that register are set to 0.

If n=0, the contents of register RT are undefined.

If RA or RB is in the range of registers to be loaded, including the case in which RA=0, either the system illegal instruction error handler is invoked or the results are boundedly undefined. If RT=RA or RT=RB, the instruction form is invalid.

Special Registers Altered:

Store String Word Immediate X-form

stswi RS,RA,NB [POWER mnemonic: stsi]

31	RS	RA	NB	725	/
0	6	11	16	21	31

Let the effective address (EA) be (RA|0). Let n = NB if $NB \neq 0$, n = 32 if NB = 0; n is the number of bytes to store. Let $nr = CEIL(n \div 4)$; nr is the number of registers to supply data.

n consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

Special Registers Altered:

None

Store String Word Indexed X-form

stswx RS,RA,RB [POWER mnemonic: stsx]

31	RS	RA	RB	661	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB). Let $n=XER_{57:63}$; n is the number of bytes to store. Let $n=CEIL(n\div 4)$; nr is the number of registers to supply data.

If n>0, n consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

If n=0, no bytes are stored.

Special Registers Altered:

3.3.7 Other Fixed-Point Instructions

The remainder of the fixed-point instructions use the contents of the General Purpose Registers (GPRs) as source operands, and place results into GPRs, into the Fixed-Point Exception Register (XER), and into Condition Register fields. In addition, the Trap instructions test the contents of a GPR or XER bit, invoking the system trap handler if the result of the specified test is true.

These instructions treat the source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation.

The X-form and XO-form instructions with Rc=1, and the D-form instructions addic., andi., and andis., set the first three bits of CR Field 0 to characterize the

result placed into the target register. In 64-bit mode, these bits are set by signed comparison of the result to zero. In 32-bit mode, these bits are set by signed comparison of the low-order 32 bits of the result to

Unless otherwise noted and when appropriate, when CR Field 0 and the XER are set they reflect the value placed into the target register.

Programming Note —

Instructions with the OE bit set or that set CA may execute slowly or may prevent the execution of subsequent instructions until the instruction has completed.

3.3.8 Fixed-Point Arithmetic Instructions

The XO-form *Arithmetic* instructions with Rc=1, and the D-form *Arithmetic* instruction *addic.*, set the first three bits of CR Field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions" on page 48.

addic, addic., subfic, addc, subfc, adde, subfe, addme, subfme, addze, and subfze always set CA, to reflect the carry out of bit 0 in 64-bit mode and out of bit 32 in 32-bit mode. The XO-form Arithmetic instructions set SO and OV when OE=1 to reflect overflow of the result. Except for the Multiply Low and Divide instructions, the setting of these bits is mode-dependent, and reflects overflow of the 64-bit result in 64-bit mode and overflow of the low-order 32-bit result in 32-bit mode. For XO-form Multiply Low and Divide instructions, the setting of these bits is mode-independent, and reflects overflow of the 64-bit result for mulld, divd, and divdu, and overflow of the low-order 32-bit result for mullw, divw, and divwu.

Programming Note -

Notice that CR Field 0 may not reflect the "true" (infinitely precise) result if overflow occurs.

Extended mnemonics for addition and subtraction

Several extended mnemonics are provided that use the *Add Immediate* and *Add Immediate Shifted* instructions to load an immediate value or an address into a target register. Some of these are shown as examples with the two instructions.

The PowerPC Architecture supplies Subtract From instructions, which subtract the second operand from the third. A set of extended mnemonics is provided that use the more "normal" order, in which the third operand is subtracted from the second, with the third operand being either an immediate field or a register. Some of these are shown as examples with the appropriate Add and Subtract From instructions.

See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Add Immediate D-form

addi RT,RA,SI [POWER mnemonic: cal]

14	RT	RA	SI	
0	6	11	16 3	1

if RA = 0 then RT ← EXTS(SI) else RT ← (RA) + EXTS(SI)

The sum (RA|0) + SI is placed into register RT.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Add Immediate:

Extend	led:	Equivalent to:		
li	Rx,value	addi	Rx,0,value	
la	Rx,disp(Ry)	addi	Rx,Ry,disp	
subi	Rx,Ry,value	addi	Rx,Ry,- value	

Programming Note -

addi, addis, add, and **subf** are the preferred instructions for addition and subtraction, because they set few status bits.

Notice that **addi** and **addis** use the value 0, not the contents of GPR 0, if RA=0.

Add Immediate Shifted D-form

addis RT,RA,SI [POWER mnemonic: cau]

15	RT	RA	SI
0	6	11	16 31

if RA = 0 then RT \leftarrow EXTS(SI || 16 0) else RT \leftarrow (RA) + EXTS(SI || 16 0)

The sum (RA|0) + (SI $\mid\mid$ 0x0000) is placed into register RT.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Add Immediate Shifted:

Extended: Equivalent to:

lis Rx,value addis Rx,0,value subis Rx,Ry,value addis Rx,Ry,- value

Add XO-form

add	RT,RA,RB	(OE=0 Rc=0)
add.	RT,RA,RB	(OE=0 Rc=1)
addo	RT,RA,RB	(OE=1 Rc=0)
addo.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: cax, cax., caxo, caxo.]

31	RT	RA	RB	OE	266	Rc
0	6	11	16	21	22	31

RT ← (RA) + (RB)

The sum (RA) + (RB) is placed into register RT.

Special Registers Altered:

CR0	(if Rc=1)
SO OV	(if OE=1)

Subtract From XO-form

subf	RT,RA,RB	(OE=0 Rc=0)
subf.	RT,RA,RB	(OE=0 Rc=1)
subfo	RT,RA,RB	(OE=1 Rc=0)
subfo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	40	Rc
0	6	11	16	21	22	31

RT ← ¬(RA) + (RB) + 1

The sum $\neg(RA) + (RB) + 1$ is placed into register RT.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for Subtract From:

Extended: Equivalent to: sub subf Rx,Rz,Ry Rx,Ry,Rz

Add Immediate Carrying D-form

addic RT.RA.SI [POWER mnemonic: ai]

12	RT	RA	SI
0	6	11	16 31

RT ← (RA) + EXTS(SI)

The sum (RA) + SI is placed into register RT.

Special Registers Altered:

CA

Extended Mnemonics:

Example of extended mnemonics for Add Immediate Carrying:

Extended: Equivalent to: subic Rx,Ry,value addic Rx,Ry,-value

Add Immediate Carrying and Record D-form

addic. RT,RA,SI [POWER mnemonic: ai.]

13	RT	RA	SI	
0	6	11	16 3	i

RT ← (RA) + EXTS(SI)

The sum (RA) + SI is placed into register RT.

Special Registers Altered:

CR0 CA

Extended Mnemonics:

Example of extended mnemonics for Add Immediate Carrying and Record:

Extended: Equivalent to:

addic. Rx,Ry,-value subic. Rx,Ry,value

Subtract From Immediate Carrying D-form

subfic RT,RA,SI [POWER mnemonic: sfi]

8	RT	RA	SI
0	6	11	16 31

The sum $\neg(RA) + SI + 1$ is placed into register RT.

Special Registers Altered:

CA

Add Carrying XO-form

addc	RT,RA,RB	(OE=0 Rc=0)
addc.	RT,RA,RB	(OE=0 Rc=1)
addco	RT,RA,RB	(OE=1 Rc=0)
addco.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: a, a., ao, ao.]

31	RT	RA	RB	OE	10	Rc
0	6	11	16	21	22	31

The sum (RA) + (RB) is placed into register RT.

Special Registers Altered:

CA	
CR0	(if Rc=1)
SO OV	(if OE=1)

Subtract From Carrying XO-form

subfc	RT,RA,RB	(OE=0 Rc=0)
subfc.	RT,RA,RB	(OE=0 Rc=1)
subfco	RT,RA,RB	(OE=1 Rc=0)
subfco.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: sf, sf., sfo, sfo.]

31	RT	RA	RB	OE	8	Rc
0	6	11	16	21	22	31

The sum $\neg(RA)$ + (RB) + 1 is placed into register RT.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for *Subtract From Carrying*:

Extended: Equivalent to: subc Rx,Ry,Rz subfc Rx,Rz,Ry

Add Extended XO-form

adde	RT,RA,RB	(OE=0 Rc=0)
adde.	RT,RA,RB	(OE=0 Rc=1)
addeo	RT,RA,RB	(OE=1 Rc=0)
addeo.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: ae, ae., aeo, aeo.]

31	RT	RA	RB	OE	138	Rc
0	6	11	16	21	22	31

The sum (RA) + (RB) + CA is placed into register RT.

Special Registers Altered:

Subtract From Extended XO-form

subfe	RT,RA,RB	(OE=0 Rc=0)
subfe.	RT,RA,RB	(OE=0 Rc=1)
subfeo	RT,RA,RB	(OE=1 Rc=0)
subfeo.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: sfe, sfe., sfeo, sfeo.]

31	RT	RA	RB	OE	136	Rc
0	6	11	16	21	22	31

The sum $\neg(RA) + (RB) + CA$ is placed into register

Special Registers Altered:

CA	
CR0	(if Rc=1)
SO OV	(if OE=1)

Add to Minus One Extended XO-form

addme	RT,RA	(OE=0 Rc=0)
addme.	RT,RA	(OE=0 Rc=1)
addmeo	RT,RA	(OE=1 Rc=0)
addmeo	RTRA	(OF=1 Rc=1)

[POWER mnemonics: ame, ame., ameo, ameo.]

31	RT	RA	///	OE	234	Rc
0	6	11	16	21	22	31

$$RT \leftarrow (RA) + CA - 1$$

The sum (RA) + CA + 64 1 is placed into register RT.

Special Registers Altered:

CA	
CR0	(if Rc=1)
SO OV	(if OE=1)

Subtract From Minus One Extended XO-form

subfme	RT,RA	(OE=0 Rc=0)
subfme.	RT,RA	(OE=0 Rc=1)
subfmeo	RT,RA	(OE=1 Rc=0)
subfmeo.	RT,RA	(OE=1 Rc=1)

[POWER mnemonics: sfme, sfmeo, sfmeo, sfmeo.]

31	RT	RA	///	OE	232	Rc
0	6	11	16	21	22	31

The sum $\neg(RA)$ + CA + $^{64}1$ is placed into register

Special Registers Altered:

Add to Zero Extended XO-form

addze	RT,RA	(OE=0 Rc=0)
addze.	RT,RA	(OE=0 Rc=1)
addzeo	RT,RA	(OE=1 Rc=0)
addzeo.	RT,RA	(OE=1 Rc=1)

[POWER mnemonics: aze, aze., azeo, azeo.]

31	RT	RA	///	OE	202	Rc
0	6	11	16	21	22	31

RT ← (RA) + CA

 $C\Delta$

The sum (RA) + CA is placed into register RT.

Special Registers Altered:

O/ C	
CR0	(if Rc=1)
SO OV	(if OE=1)

Subtract From Zero Extended XO-form

subfze	RT,RA	(OE=0 Rc=0)
subfze.	RT,RA	(OE=0 Rc=1)
subfzeo	RT,RA	(OE=1 Rc=0)
subfzeo.	RT,RA	(OE=1 Rc=1)

[POWER mnemonics: sfze, sfze., sfzeo, sfzeo.]

31	RT	RA	///	OE	200	Rc
0	6	11	16	21	22	31

RT ←¬(RA) + CA

The sum $\neg(RA)$ + CA is placed into register RT.

Special Registers Altered:

CA	
CR0	(if Rc=1)
SO OV	(if OE=1)

Programming Note -

The setting of CA by the Add and Subtract From instructions, including the Extended versions thereof, is mode-dependent. If a sequence of these instructions is used to perform extended-precision addition or subtraction, the same mode should be used throughout the sequence.

Negate XO-form

neg	RT,RA	(OE=0 Rc=0)
neg.	RT,RA	(OE=0 Rc=1)
nego	RT,RA	(OE=1 Rc=0)
nego.	RT,RA	(OE=1 Rc=1)

31	RT	RA	///	OE	104	Rc
0	6	11	16	21	22	31

RT **←** ¬(RA) + 1

The sum $\neg(RA) + 1$ is placed into register RT.

If the processor is in 64-bit mode and register RA contains the most negative 64-bit number (0x8000 $_$ 0000 $_$ 0000 $_$ 0000), the result is the most negative number and, if OE=1, OV is set to 1. Similarly, if the processor is in 32-bit mode and (RA) $_{32:63}$ contain the most negative 32-bit number (0x8000 $_$ 0000), the low-order 32 bits of the result contain the most negative 32-bit number and, if OE=1, OV is set to 1.

Special Registers Altered:

Multiply Low Immediate D-form

mulli RT.RA.SI [POWER mnemonic: muli]

7	RT	RA	SI
0	6	11	16 31

$$\begin{array}{l} \operatorname{prod}_{0:127} \, \blacktriangleleft \, \left(\operatorname{RA} \right) \, \times \, \operatorname{EXTS} \left(\operatorname{SI} \right) \\ \operatorname{RT} \, \blacktriangleleft \, \operatorname{prod}_{64:127} \end{array}$$

The 64-bit first operand is (RA). The 64-bit second operand is the sign-extended value of the SI field. The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

None

Multiply Low Doubleword XO-form

mulld	RT,RA,RB	(OE=0 Rc=0)
mulld.	RT,RA,RB	(OE=0 Rc=1)
mulldo	RT,RA,RB	(OE=1 Rc=0)
mulldo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	233	Rc
0	6	11	16	21	22	31

$$\operatorname{prod}_{0:127} \blacktriangleleft (\operatorname{RA}) \times (\operatorname{RB})$$
 RT $\blacktriangleleft \operatorname{prod}_{64:127}$

The 64-bit operands are (RA) and (RB). The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

If OE=1 then OV is set to 1 if the product cannot be represented in 64 bits.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

Programming Note -

The XO-form Multiply instructions may execute faster on some implementations if RB contains the operand having the smaller absolute value.

Multiply Low Word XO-form

mullw	RT,RA,RB	(OE=0 Rc=0)
mullw.	RT,RA,RB	(OE=0 Rc=1)
mullwo	RT,RA,RB	(OE=1 Rc=0)
mullwo.	RT,RA,RB	(OE=1 Rc=1)

[POWER mnemonics: muls, muls., mulso, mulso.]

31	RT	RA	RB	OE	235	Rc
0	6	11	16	21	22	31

The 32-bit operands are the low-order 32 bits of RA and of RB. The 64-bit product of the operands is placed into register RT.

If OE=1 then OV is set to 1 if the product cannot be represented in 32 bits.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

Programming Note -

For mulli and mullw, the low-order 32 bits of the product are the correct 32-bit product for 32-bit mode.

For mulli and mulld, the low-order 64 bits of the product are independent of whether the operands are regarded as signed or unsigned 64-bit integers. For mulli and mullw, the low-order 32 bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers.

Multiply High Doubleword XO-form

 $\begin{array}{lll} \text{mulhd} & \text{RT,RA,RB} & \text{(Rc=0)} \\ \text{mulhd.} & \text{RT,RA,RB} & \text{(Rc=1)} \end{array}$

31	RT	RA	RB	/	73	Rc
0	6	11	16	21	22	31

$$prod_{0:127} \leftarrow (RA) \times (RB)$$

RT $\leftarrow prod_{0:63}$

The 64-bit operands are (RA) and (RB). The highorder 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

CR0 (if Rc=1)

Multiply High Doubleword Unsigned XO-form

 $\begin{array}{lll} \text{mulhdu} & \text{RT,RA,RB} & \text{(Rc=0)} \\ \text{mulhdu.} & \text{RT,RA,RB} & \text{(Rc=1)} \end{array}$

31	RT	RA	RB	/	9	Rc
0	6	11	16	21	22	31

$$\operatorname{prod}_{0:127} \blacktriangleleft (\operatorname{RA}) \times (\operatorname{RB})$$
 RT $\blacktriangleleft \operatorname{prod}_{0:63}$

The 64-bit operands are (RA) and (RB). The highorder 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

Special Registers Altered:

CR0 (if Rc=1)

Multiply High Word XO-form

mulhw	RT,RA,RB	(Rc=0)
mulhw.	RT,RA,RB	(Rc=1)

31	RT	RA	RB	/	75	Rc
0	6	11	16	21	22	31

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1)

Multiply High Word Unsigned XO-form

mulhwu RT,RA,RB (Rc=0) mulhwu. RT,RA,RB (Rc=1)

31	RT	RA	RB	/	11	Rc
0	6	11	16	21	22	31

prod_{0:63} ← (RA)_{32:63} × (RB)_{32:63} RT_{32:63} ← prod_{0:31} RT_{0:31} ← undefined

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

Special Registers Altered:

CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1)

Divide Doubleword XO-form

divd	RT,RA,RB	(OE=0 Rc=0)
divd.	RT,RA,RB	(OE=0 Rc=1)
divdo	RT,RA,RB	(OE=1 Rc=0)
divdo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	489	Rc
0	6	11	16	21	22	31

```
dividend<sub>0:63</sub> 	← (RA)
divisor<sub>0:63</sub> 	← (RB)
RT ← dividend ÷ divisor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

```
dividend = (quotient \times divisor) + r
```

where $0 \le r < |divisor|$ if the dividend is nonnegative, and $-|divisor| < r \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000\ 0000\ 0000\ 0000\ \div\ -1
<anyth\overline{i}ng>\stackrel{-}{\div}0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if OE=1 then OV is set to

Special Registers Altered:

```
CR<sub>0</sub>
                                                    (if Rc=1)
SO OV
                                                    (if OE=1)
```

Programming Note

The 64-bit signed remainder of dividing (RA) by (RB) can be computed as follows, except in the case that (RA) = -2^{63} and (RB) = -1.

```
RT, RA, RB
                   # RT = quotient
divd
                   # RT = quotient*divisor
mulld RT, RT, RB
                   # RT = remainder
subf
      RT,RT,RA
```

Divide Word XO-form

divw	RT,RA,RB	(OE=0 Rc=0)
divw.	RT,RA,RB	(OE=0 Rc=1)
divwo	RT,RA,RB	(OE=1 Rc=0)
divwo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	491	Rc
0	6	11	16	21	22	31

```
dividend<sub>0:63</sub> ← EXTS((RA)<sub>32:63</sub>)
divisor<sub>0:63</sub> ← EXTS((RB)<sub>32:63</sub>)
RT_{0:31} + undefined
```

The 64-bit dividend is the sign-extended value of (RA)_{32:63}. The 64-bit divisor is the sign-extended value of $(RB)_{32:63}$. The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

```
dividend = (quotient \times divisor) + r
```

where $0 \le r < |divisor|$ if the dividend is nonnegative, and $-|divisor| < r \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000\ 0000 \div -1
<anyth\overline{i}ng> \div 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if OE=1 then OV is set to 1.

Special Registers Altered:

```
CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1)
SO OV
                                        (if OE=1)
```

Programming Note

The 32-bit signed remainder of dividing (RA)_{32:63} by (RB)_{32:63} can be computed as follows, except in the case that $(RA)_{32:63} = -2^{31}$ and $(RB)_{32:63} = -1$.

```
divw RT,RA,RB
                  # RT = quotient
mullw RT,RT,RB
                  # RT = quotient*divisor
                  # RT = remainder
subf
      RT,RT,RA
```

Divide Doubleword Unsigned XO-form

divdu	RT,RA,RB	(OE=0 Rc=0)
divdu.	RT,RA,RB	(OE=0 Rc=1)
divduo	RT,RA,RB	(OE=1 Rc=0)
divduo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	457	Rc
0	6	11	16	21	22	31

```
dividend<sub>0:63</sub> ← (RA)
divisor<sub>0:63</sub> ← (RB)
RT ← dividend ÷ divisor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient of the dividend and divisor is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If an attempt is made to perform the division

```
<anything> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if OE=1 then OV is set to 1.

Special Registers Altered:

CR0	(if Rc=1)
SO OV	(if OE=1)

Programming Note -

The 64-bit unsigned remainder of dividing (RA) by (RB) can be computed as follows.

```
divdu RT,RA,RB # RT = quotient
mulld RT,RT,RB # RT = quotient*divisor
subf RT,RT,RA # RT = remainder
```

Divide Word Unsigned XO-form

divwu	RT,RA,RB	(OE=0 Rc=0)
divwu.	RT,RA,RB	(OE=0 Rc=1)
divwuo	RT,RA,RB	(OE=1 Rc=0)
divwuo.	RT,RA,RB	(OE=1 Rc=1)

31	RT	RA	RB	OE	459	Rc
0	6	11	16	21	22	31

```
dividend<sub>0:63</sub> \leftarrow <sup>32</sup>0 || (RA)<sub>32:63</sub> divisor<sub>0:63</sub> \leftarrow <sup>32</sup>0 || (RB)<sub>32:63</sub> RT<sub>32:63</sub> \leftarrow dividend \div divisor RT<sub>0:31</sub> \leftarrow undefined
```

The 64-bit dividend is the zero-extended value of (RA) $_{32:63}$. The 64-bit divisor is the zero-extended value of (RB) $_{32:63}$. The 64-bit quotient is formed. The low-order 32 bits of the 64-bit quotient are placed into RT $_{32:63}$. The contents of RT $_{0:31}$ are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If an attempt is made to perform the division

```
<anything> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if OE=1 then OV is set to 1.

Special Registers Altered:

```
CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1) SO OV (if OE=1)
```

- Programming Note

The 32-bit unsigned remainder of dividing $(RA)_{32:63}$ by $(RB)_{32:63}$ can be computed as follows.

```
divwu RT,RA,RB  # RT = quotient
mullw RT,RT,RB  # RT = quotient*divisor
subf RT,RT,RA  # RT = remainder
```

3.3.9 Fixed-Point Compare Instructions

The fixed-point *Compare* instructions compare the contents of register RA with (1) the sign-extended value of the SI field, (2) the zero-extended value of the UI field, or (3) the contents of register RB. The comparison is signed for *cmpi* and *cmp*, and unsigned for *cmpli* and *cmpl*.

The L field controls whether the operands are treated as 64-bit or 32-bit quantities, as follows:

L Operand length 0 32-bit operands

1 64-bit operands

When the operands are treated as 32-bit signed quantities, bit 32 of the register (RA or RB) is the sign bit.

The Compare instructions set one bit in the leftmost three bits of the designated CR field to 1, and the other two to 0. $\rm XER_{SO}$ is copied to bit 3 of the designated CR field.

The CR field is set as follows.

Bit	Name	Description
0	LT	(RA) < SI or (RB) (signed comparison) (RA) ^u / ₂ UI or (RB) (unsigned comparison)
1	GT	(RA) > SI or (RB) (signed comparison) (RA) > UI or (RB) (unsigned comparison)
2	EQ	(RA) = SI, UI, or (RB)
3	SO	Summary Overflow from the XER

Extended mnemonics for compares

A set of extended mnemonics is provided so that compares can be coded with the operand length as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the *Compare* instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Compare Immediate D-form

cmpi BF,L,RA,SI

11	BF	/	L	RA	SI	_
0	6	9	10	11	16 3	1

```
if L = 0 then a \leftarrow EXTS((RA)<sub>32:63</sub>)
else a \leftarrow (RA)
if a < EXTS(SI) then c \leftarrow 0b100
else if a > EXTS(SI) then c \leftarrow 0b010
else c \leftarrow 0b001
CR<sub>4×BF:4×BF+3</sub> \leftarrow c || XER<sub>SO</sub>
```

The contents of register RA ((RA) $_{32:63}$ sign-extended to 64 bits if L=0) are compared with the sign-extended value of the SI field, treating the operands as signed integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for Compare Immediate:

Extend	ed:	Equivalent to:			
	Rx,value	cmpi	0,1,Rx,value		
	cr3,Rx,value	cmpi	3,0,Rx,value		

Compare X-form

cmp BF,L,RA,RB

31	BF	/	RA	RB	0	/
0	6	9	d 11	16	21	31

```
if L = 0 then a \leftarrow EXTS((RA)<sub>32:63</sub>)

b \leftarrow EXTS((RB)<sub>32:63</sub>)

else a \leftarrow (RA)

b \leftarrow (RB)

if a < b then c \leftarrow 0b100

else if a > b then c \leftarrow 0b010

else c \leftarrow 0b001

\leftarrow CR<sub>4×BF:4×BF+3</sub> \leftarrow c || XER<sub>SO</sub>
```

The contents of register RA ((RA) $_{32:63}$ if L=0) are compared with the contents of register RB ((RB) $_{32:63}$ if L=0), treating the operands as signed integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for Compare:

Extend	ed:	Equivalent to:		
cmpd		cmp	0,1,Rx,Ry	
cmnw	cr3 Rx Rv	cmp	3 0 Rx Rv	

Compare Logical Immediate D-form

cmpli BF,L,RA,UI

10	BF	/ L	RA	UI
0	6	9 10	11	16 3

```
if L = 0 then a \leftarrow 320 || (RA) 32:63 else a \leftarrow (RA) if a \stackrel{\text{\tiny d}}{\sim} (480 || UI) then c \leftarrow 0b100 else if a \stackrel{\text{\tiny d}}{\sim} (480 || UI) then c \leftarrow 0b010 else c \leftarrow 0b001 CR<sub>4×BF:4×BF+3</sub> \leftarrow c || XER<sub>SO</sub>
```

The contents of register RA ((RA) $_{32:63}$ zero-extended to 64 bits if L=0) are compared with $^{48}0 \mid\mid$ UI, treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for *Compare Logical Immediate*:

Extended: Equivalent to:

cmpldi Rx,value cmplwi cr3,Rx,value cmpli 3,0,Rx,value

Compare Logical X-form

cmpl BF,L,RA,RB

31	BF	/ L	RA	RB	32	/
0	6	9 10	11	16	21	31

```
if L = 0 then a 4^{32}0 || (RA) _{32:63}

b 4^{32}0 || (RB) _{32:63}

else a 4^{\circ} (RA)

b 4^{\circ} (RB)

if a \stackrel{?}{\sim} b then c 4^{\circ} 0b100

else c 4^{\circ} 0b010

else c 4^{\circ} 0b001

CR<sub>4×BF:4×BF+3</sub> 4^{\circ} C || XER<sub>SO</sub>
```

The contents of register RA ((RA) $_{32:63}$ if L=0) are compared with the contents of register RB ((RB) $_{32:63}$ if L=0), treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for Compare Logical:

Extended: Equivalent to:

cmpld Rx,Ry cmpl 0,1,Rx,Ry

cmpl 0,1,Rx,Ry

cmpl 3,0,Rx,Ry

3.3.10 Fixed-Point Trap Instructions

The *Trap* instructions are provided to test for a specified set of conditions. If any of the conditions tested by a *Trap* instruction are met, the system trap handler is invoked. If none of the tested conditions are met, instruction execution continues normally.

The contents of register RA are compared with either the sign-extended value of the SI field or the contents of register RB, depending on the *Trap* instruction. For *tdi* and *td*, the entire contents of RA (and RB) participate in the comparison; for *twi* and *tw*, only the contents of the low-order 32 bits of RA (and RB) participate in the comparison.

This comparison results in five conditions which are ANDed with TO. If the result is not 0 the system trap handler is invoked. These conditions are as follows.

TO Bit ANDed with Condition


- Less Than, using signed comparisonGreater Than, using signed comparison
- 2 Equal
- 3 Less Than, using unsigned comparison
- 4 Greater Than, using unsigned comparison

Extended mnemonics for traps

A set of extended mnemonics is provided so that traps can be coded with the condition as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the *Trap* instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Trap Doubleword Immediate D-form

tdi TO,RA,SI



```
a ← (RA)

if (a < EXTS(SI)) & TO<sub>0</sub> then TRAP

if (a > EXTS(SI)) & TO<sub>1</sub> then TRAP

if (a = EXTS(SI)) & TO<sub>2</sub> then TRAP

if (a < EXTS(SI)) & TO<sub>3</sub> then TRAP

if (a > EXTS(SI)) & TO<sub>4</sub> then TRAP
```

The contents of register RA are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Trap Doubleword Immediate*:

Extended: Equivalent to:
tdlti Rx,value tdi 16,Rx,value
tdnei Rx,value tdi 24,Rx,value

Trap Word Immediate D-form

twi TO,RA,SI [POWER mnemonic: ti]

3	ТО	RA	SI
0	6	11	16 31

```
a \leftarrow EXTS((RA)<sub>32:63</sub>)

if (a < EXTS(SI)) & TO<sub>0</sub> then TRAP

if (a > EXTS(SI)) & TO<sub>1</sub> then TRAP

if (a = EXTS(SI)) & TO<sub>2</sub> then TRAP

if (a \stackrel{"}{\leftarrow} EXTS(SI)) & TO<sub>3</sub> then TRAP

if (a \stackrel{"}{\rightarrow} EXTS(SI)) & TO<sub>4</sub> then TRAP
```

The contents of $RA_{32:63}$ are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Trap Word Immediate*:

Extended: Equivalent to:

twgti Rx,value twi 8,Rx,value
twllei Rx,value twi 6,Rx,value

Trap Doubleword X-form

td TO,RA,RB

31	ТО	RA	RB	68	/
0	6	11	16	21	31

```
a \P (RA)
b \P (RB)
if (a < b) & TO<sub>0</sub> then TRAP
if (a > b) & TO<sub>1</sub> then TRAP
if (a = b) & TO<sub>2</sub> then TRAP
if (a \stackrel{?}{\sim} b) & TO<sub>3</sub> then TRAP
if (a \stackrel{?}{\sim} b) & TO<sub>4</sub> then TRAP
```

The contents of register RA are compared with the contents of register RB. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Trap Doubleword*:

Exten	ded:	Equivalent to:		
tdge	Rx,Ry	td	12,Rx,Ry	
tdlnl	Rx,Ry	td	5,Rx,Ry	

Trap Word X-form

tw TO,RA,RB

[POWER mnemonic: t]

31	ТО	RA	RB	4	/
0	6	11	16	21	31

```
a \leftarrow EXTS((RA)<sub>32:63</sub>)
b \leftarrow EXTS((RB)<sub>32:63</sub>)
if (a < b) & TO<sub>0</sub> then TRAP
if (a > b) & TO<sub>1</sub> then TRAP
if (a = b) & TO<sub>2</sub> then TRAP
if (a \stackrel{<}{\sim} b) & TO<sub>3</sub> then TRAP
if (a \stackrel{>}{\sim} b) & TO<sub>4</sub> then TRAP
```

The contents of $RA_{32:63}$ are compared with the contents of $RB_{32:63}$. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Trap Word:

Extended:		Equivalent to:	
tweq	Rx,Ry	tw	4,Rx,Ry
twlge	Rx,Ry	tw	5,Rx,Ry
trap		tw	31.0.0

3.3.11 Fixed-Point Logical Instructions

The Logical instructions perform bit-parallel operations on 64-bit operands.

The X-form Logical instructions with Rc=1, and the D-form Logical instructions andi. and andis., set the first three bits of CR Field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions" on page 48. The Logical instructions do not change the SO, OV, and CA bits in the XER.

Extended mnemonics for logical operations


An extended mnemonic is provided that generates the preferred form of "no-op" (an instruction that does nothing). This is shown as an example with the OR Immediate instruction.

Extended mnemonics are provided that use the OR and NOR instructions to copy the contents of one register to another, with and without complementing. These are shown as examples with the two instructions.

See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

AND Immediate D-form

andi. RA,RS,UI [POWER mnemonic: andil.]



The contents of register RS are ANDed with ⁴⁸0 || UI and the result is placed into register RA.

Special Registers Altered:

CR0

AND Immediate Shifted D-form

andis. RA,RS,UI [POWER mnemonic: andiu.]

29	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \& (^{32}0 \mid \mid UI \mid \mid ^{16}0)$$

The contents of register RS are ANDed with 320 || UI || 160 and the result is placed into register RA.

Special Registers Altered:

CR0

OR Immediate D-form

ori RA,RS,UI [POWER mnemonic: oril]

24	RS	RA	UI	
0	6	11	16	31

The contents of register RS are ORed with $^{48}0 \parallel UI$ and the result is placed into register RA.

The preferred "no-op" (an instruction that does nothing) is:

Special Registers Altered:

None

Extended Mnemonics:

Example of extended mnemonics for OR Immediate:

Extended: Equivalent to: nop ori 0,0,0

OR Immediate Shifted D-form

oris RA,RS,UI [POWER mnemonic: oriu]

25	RS	RA	UI	1
0	6	11	16 3	1

$$RA \leftarrow (RS) \mid (^{32}0 \mid \mid UI \mid \mid ^{16}0)$$

The contents of register RS are ORed with $^{32}0 \parallel \text{UI} \parallel$ $^{16}0$ and the result is placed into register RA.

Special Registers Altered:

None

XOR Immediate D-form

xori RA,RS,UI [POWER mnemonic: xoril]

26	RS	RA	UI
0	6	11	16 31

The contents of register RS are XORed with $^{48}0 \parallel UI$ and the result is placed into register RA.

Special Registers Altered:

None

XOR Immediate Shifted D-form

xoris RA,RS,UI [POWER mnemonic: xoriu]

27	RS	RA	UI	
lo	6	11	16 3	₃₁

$$RA \leftarrow (RS) \oplus (^{32}0 \mid\mid UI \mid\mid ^{16}0)$$

The contents of register RS are XORed with $^{32}0 \parallel UI \parallel ^{16}0$ and the result is placed into register RA.

Special Registers Altered:

None

AND X-form

and RA,RS,RB (Rc=0) and. RA,RS,RB (Rc=1)

İ	31	RS	RA	RB	28	Rc
	0	6	11	16	21	31

RA ← (RS) & (RB)

The contents of register RS are ANDed with the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

OR X-form

or RA,RS,RB (Rc=0) or. RA,RS,RB (Rc=1)

31	RS	RA	RB	444	Rc
0	6	11	16	21	31

RA ← (RS) | (RB)

The contents of register RS are ORed with the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for OR:

Extended: Equivalent to: mr Rx,Ry or Rx,Ry,Ry

XOR X-form

xor RA,RS,RB (Rc=0) xor. RA,RS,RB (Rc=1)

31	RS	RA	RB	316	Rc
0	6	11	16	21	31

RA ← (RS) ⊕ (RB)

The contents of register RS are XORed with the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

NAND X-form

nand RA,RS,RB (Rc=0) nand. RA,RS,RB (Rc=1)

31	RS	RA	RB	476	Rc
0	6	11	16	21	31

RA ←¬((RS) & (RB))

The contents of register RS are ANDed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Programming Note -

nand or **nor** with RS=RB can be used to obtain the one's complement.

NOR X-form

 $\begin{array}{lll} \text{nor} & \text{RA,RS,RB} & \text{(Rc=0)} \\ \text{nor.} & \text{RA,RS,RB} & \text{(Rc=1)} \end{array}$

31	RS	RA	RB	124	Rc
0	6	11	16	21	31

The contents of register RS are ORed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for NOR:

Extended: Equivalent to: not Rx,Ry nor Rx,Ry,Ry

Equivalent X-form

 $\begin{array}{lll} \text{eqv} & \text{RA,RS,RB} & \text{(Rc=0)} \\ \text{eqv.} & \text{RA,RS,RB} & \text{(Rc=1)} \end{array}$

31	RS	RA	RB	284	Rc
0	6	11	16	21	31

The contents of register RS are XORed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

AND with Complement X-form

andc RA,RS,RB (Rc=0) andc. RA,RS,RB (Rc=1)

31	RS	RA	RB	60	Rc
0	6	11	16	21	31

The contents of register RS are ANDed with the complement of the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

OR with Complement X-form

 $\begin{array}{lll} \text{orc} & \text{RA,RS,RB} & (\text{Rc=0}) \\ \text{orc.} & \text{RA,RS,RB} & (\text{Rc=1}) \end{array}$

Ī	31	RS	RA	RB	412	Rc
	0	6	11	16	21	31

The contents of register RS are ORed with the complement of the contents of register RB and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extend Sign Byte X-form

 $\begin{array}{lll} \text{extsb} & \text{RA,RS} & \text{(Rc=0)} \\ \text{extsb.} & \text{RA,RS} & \text{(Rc=1)} \\ \end{array}$

31	RS	RA	///	954	Rc
0	6	11	16	21	31

$$\begin{array}{c} \text{s} & \leftarrow \text{(RS)}_{56} \\ \text{RA}_{56:63} & \leftarrow \text{(RS)}_{56:63} \\ \text{RA}_{0:55} & \leftarrow \text{56}_{\text{S}} \end{array}$$

(RS) $_{56:63}$ are placed into RA $_{56:63}.$ Bit 56 of register RS is placed into RA $_{0:55}.$

Special Registers Altered:

CR0

Extend Sign Halfword X-form

 $\begin{array}{lll} \text{extsh} & \text{RA,RS} & \text{(Rc=0)} \\ \text{extsh.} & \text{RA,RS} & \text{(Rc=1)} \end{array}$

[POWER mnemonics: exts, exts.]

31	RS	RA	///	922	Rc
0	6	11	16	21	31

$$\begin{array}{c} \text{s} & \leftarrow \text{(RS)}_{48} \\ \text{RA}_{48:63} & \leftarrow \text{(RS)}_{48:63} \\ \text{RA}_{0:47} & \leftarrow \text{^{48}s} \end{array}$$

(if Rc=1)

(RS) $_{48:63}$ are placed into RA $_{48:63}$. Bit 48 of register RS is placed into RA $_{0:47}$.

Special Registers Altered:

CR0 (if Rc=1)

Extend Sign Word X-form

31	RS	RA	///	986	Rc
0	6	11	16	21	31

$$\begin{array}{c} \text{s} & \leftarrow \text{(RS)}_{32} \\ \text{RA}_{32:63} & \leftarrow \text{(RS)}_{32:63} \\ \text{RA}_{0:31} & \leftarrow \text{^{32}s} \end{array}$$

 $(\rm RS)_{32:63}$ are placed into $\rm RA_{32:63}.$ Bit 32 of register RS is placed into $\rm RA_{0:31}.$

Special Registers Altered:

CR0 (if Rc=1)

Count Leading Zeros Doubleword X-form

cntlzd RA,RS (Rc=0) cntlzd. RA,RS (Rc=1)

31	RS	RA	///	58	Rc
0	6	11	16	21	31

$$n \leftarrow 0$$

do while $n < 64$
if $(RS)_n = 1$ then leave
 $n \leftarrow n + 1$
 $RA \leftarrow n$

A count of the number of consecutive zero bits starting at bit 0 of register RS is placed into RA. This number ranges from 0 to 64, inclusive.

If Rc=1, CR Field 0 is set to reflect the result.

Special Registers Altered:

CR0 (if Rc=1)

Count Leading Zeros Word X-form

[POWER mnemonics: cntlz, cntlz.]

31	RS	RA	///	26	Rc
0	6	11	16	21	31

$$n \leftarrow 32$$

do while $n < 64$
if $(RS)_n = 1$ then leave
 $n \leftarrow n + 1$
 $RA \leftarrow n - 32$

A count of the number of consecutive zero bits starting at bit 32 of register RS is placed into RA. This number ranges from 0 to 32, inclusive.

If Rc=1, CR Field 0 is set to reflect the result.

Special Registers Altered:

CR0 (if Rc=1)

Programming Note -

For both Count Leading Zeros instructions, if Rc=1 then LT is set to 0 in CR Field 0.

3.3.12 Fixed-Point Rotate and Shift Instructions

The Fixed-Point Processor performs rotation operations on data from a GPR and returns the result, or a portion of the result, to a GPR.

The rotation operations rotate a 64-bit quantity left by a specified number of bit positions. Bits that exit from position 0 enter at position 63.

Two types of rotation operation are supported.

For the first type, denoted rotate₆₄ or ROTL₆₄, the value rotated is the given 64-bit value. The rotate₆₄ operation is used to rotate a given 64-bit quantity.

For the second type, denoted rotate₃₂ or ROTL₃₂, the value rotated consists of two copies of bits 32:63 of the given 64-bit value, one copy in bits 0:31 and the other in bits 32:63. The rotate₃₂ operation is used to rotate a given 32-bit quantity.

The Rotate and Shift instructions employ a mask generator. The mask is 64 bits long, and consists of 1-bits from a start bit, mstart, through and including a stop bit, mstop, and 0-bits elsewhere. The values of mstart and mstop range from 0 to 63. If mstart > mstop, the 1-bits wrap around from position 63 to position 0. Thus the mask is formed as follows:

```
if mstart \leq mstop then
     {{\sf mask}_{\sf mstart:mstop}} = ones {{\sf mask}_{\sf all\ other\ bits}} = zeros
      mask_{mstart:63} = ones
     mask_{0:mstop} = ones
      mask<sub>all other bits</sub> = zeros
```

There is no way to specify an all-zero mask.

For instructions that use the rotate₃₂ operation, the mask start and stop positions are always in the loworder 32 bits of the mask.

The use of the mask is described in following sections.

The Rotate and Shift instructions with Rc=1 set the first three bits of CR field 0 as described in Section 3.3.7, "Other Fixed-Point Instructions" on page 48. Rotate and Shift instructions do not change the OV and SO bits. Rotate and Shift instructions, except algebraic right shifts, do not change the CA bit.

Extended mnemonics for rotates and shifts

The Rotate and Shift instructions, while powerful, can be complicated to code (they have up to five operands). A set of extended mnemonics is provided that allow simpler coding of often-used functions such as clearing the leftmost or rightmost bits of a register, left justifying or right justifying an arbitrary field, and performing simple rotates and shifts. Some of these are shown as examples with the Rotate instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

3.3.12.1 Fixed-Point Rotate Instructions

These instructions rotate the contents of a register. The result of the rotation is

- inserted into the target register under control of a mask (if a mask bit is 1 the associated bit of the rotated data is placed into the target register, and if the mask bit is 0 the associated bit in the target register remains unchanged); or
- ANDed with a mask before being placed into the target register.

The Rotate Left instructions allow right-rotation of the contents of a register to be performed (in concept) by a left-rotation of 64-n, where n is the number of bits by which to rotate right. They allow right-rotation of the contents of the low-order 32 bits of a register to be performed (in concept) by a left-rotation of 32-n, where n is the number of bits by which to rotate right.

Rotate Left Doubleword Immediate then Clear Left MD-form

rldicl RA,RS,SH,MB (Rc=0) rldicl. RA,RS,SH,MB (Rc=1)

30	RS	RA	sh	mb	0	sh	Ro
0	6	11	16	21	27	30	31

- $\begin{array}{l} \text{n} & \leftarrow \text{sh}_5 \mid\mid \text{sh}_{0:4} \\ \text{r} & \leftarrow \text{ROTL}_{64}(\text{(RS), n)} \\ \text{b} & \leftarrow \text{mb}_5 \mid\mid \text{mb}_{0:4} \\ \text{m} & \leftarrow \text{MASK(b, 63)} \end{array}$
- RA ←r&m

The contents of register RS are rotated $_{64}$ left SH bits. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Left:

Equivalent to:
rldicl Rx,Ry,b+n,64- n
rldicl Rx,Ry,64– n,n
rldicl Rx,Ry,0,n

Programming Note -

rldicl can be used to extract an n-bit field that starts at bit position b in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b+n and MB=64-n. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and MB=0. It can be used to shift the contents of a register right by n bits, by setting SH=64-n and MB=n. It can be used to clear the high-order n bits of a register, by setting SH=0 and SH=0 and SH=0.

Extended mnemonics are provided for all of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Doubleword Immediate then Clear Right MD-form

rldicr	RA,RS,SH,ME	(Rc=0)
rldicr.	RA,RS,SH,ME	(Rc=1)

	30	RS	RA	sh	me	1	sh	Rq
0		6	11	16	21	27	30	31

RA ← r & m

The contents of register RS are ${\rm rotated_{64}}$ left SH bits. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Right:

Extended:		Equiva	alent to:
extldi	Rx,Ry,n,b	rldicr	Rx,Ry,b,n-1
sldi	Rx,Ry,n	rldicr	Rx,Ry,n,63- n
clrrdi	Rx.Rv.n	rldicr	Rx.Rv.0.63- n

Programming Note -

rldicr can be used to extract an n-bit field that starts at bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b and ME=n-1. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and ME=63. It can be used to shift the contents of a register left by n bits, by setting SH=n and ME=63-n. It can be used to clear the low-order n bits of a register, by setting SH=0 and ME=63-n.

Extended mnemonics are provided for all of these uses (some devolve to *rldicl*); see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Doubleword Immediate then Clear MD-form

rldic RA,RS,SH,MB (Rc=0) rldic. RA,RS,SH,MB (Rc=1)

30	RS	RA	sh	mb	2	sh	Ro
0	6	11	16	21	27	30	31

- n \leftarrow sh₅ || sh_{0:4} r \leftarrow ROTL₆₄((RS), n) b \leftarrow mb₅ || mb_{0:4}
- m ← MASK(b, ¬n)
 RA ← r & m

The contents of register RS are rotated $_{64}$ left SH bits. A mask is generated having 1-bits from bit MB through bit 63– SH and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Clear:

Extended: Equivalent to: clrlsldi Rx,Ry,b,n rldic Rx,Ry,n,b-n

Programming Note

rldic can be used to clear the high-order b bits of the contents of a register and then shift the result left by n bits, by setting SH=n and MB=b-n. It can be used to clear the high-order n bits of a register, by setting SH=0 and MB=n.

Extended mnemonics are provided for both of these uses (the second devolves to *rldicl*); see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Word Immediate then AND with Mask M-form

[POWER mnemonics: rlinm, rlinm.]

21	RS	RA	SH	MB	ME	Rc
0	6	11	16	21	26	31

- n **←** SH
- r ◆ ROTL₃₂((RS)_{32:63}, n)
- m ← MASK(MB+32, ME+32)
- RA ←r&m

The contents of register RS are rotated $_{32}$ left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

Rx,Ry,n

CR0 (if Rc=1)

Extended Mnemonics:

clrrwi

Examples of extended mnemonics for Rotate Left Word Immediate then AND with Mask:

Extended: Equivalent to:

extlwi Rx,Ry,n,b rlwinm Rx,Ry,b,0,n-1
srwi Rx,Ry,n rlwinm Rx,Ry,32-n,n,31

rlwinm Rx,Ry,0,0,31- n

Programming Note

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31

rlwinm can be used to extract an n-bit field that starts at bit position b in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting SH=b+n, MB=32-n, and ME=31. It can be used to extract an n-bit field that starts at bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting SH=b, MB=0, and ME=n-1. It can be used to rotate the contents of the loworder 32 bits of a register left (right) by n bits, by setting SH=n (32-n), MB=0, and ME=31. It can be used to shift the contents of the low-order 32 bits of a register right by n bits, by setting SH=32-n, MB=n, and ME=31. It can be used to clear the high-order b bits of the low-order 32 bits of the contents of a register and then shift the result left by n bits, by setting SH=n, MB=b-n, and ME=31-n. It can be used to clear the loworder n bits of the low-order 32 bits of a register, by setting SH=0, MB=0, and ME=31-n.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for all of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Doubleword then Clear Left MDS-form

30	RS	RA	RB	mb	8	Rc
0	6	11	16	21	27	31

- $\begin{array}{l} \text{n} ~ \bigstar ~ (\text{RB})_{\,58:63} \\ \text{r} ~ \bigstar ~ \text{ROTL}_{64}(\,(\text{RS})\,, ~ \text{n}) \\ \text{b} ~ \bigstar ~ \text{mb}_5 ~ || ~ \text{mb}_{0:4} \end{array}$
- m + MASK(b, 63)

RA + r & m

The contents of register RS are ${\rm rotated}_{64}$ left the number of bits specified by (RB)_{58:63}. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword then Clear Left:

Extended: Equivalent to: rotld Rx,Ry,Rz rldcl Rx,Ry,Rz,0

Programming Note

rldcl can be used to extract an n-bit field that starts at variable bit position b in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting RB_{58:63}= b + n and MB=64-n. It can be used to rotate the contents of a register left (right) by variable n bits, by setting RB_{58:63}= n (64-n) and MB=0.

Extended mnemonics are provided for some of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Doubleword then Clear Right MDS-form

rldcr RA,RS,RB,ME (Rc=0)RA,RS,RB,ME (Rc=1)rldcr.

30	RS	RA	RB	me	9	Rc
0	6	11	16	21	27	31

- n ← (RB)_{58:63} $r \leftarrow ROTL_{64}((RS), n)$ e ← me₅ || me_{0:4}
- m ← MASK(0, e)
- RA ←r & m

The contents of register RS are rotated₆₄ left the number of bits specified by (RB)_{58:63}. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CR0 (if Rc=1)

Programming Note

rldcr can be used to extract an n-bit field that starts at variable bit position b in register RS, leftjustified into register RA (clearing the remaining 64-n bits of RA), by setting $RB_{58:63}$ = b and ME=n-1. It can be used to rotate the contents of a register left (right) by variable n bits, by setting $RB_{58:63} = n$ (64– n) and ME=63.

Extended mnemonics are provided for some of these uses (some devolve to ridci); see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Word then AND with Mask M-form

rlwnm RA,RS,RB,MB,ME (Rc=0)RA,RS,RB,MB,ME (Rc=1)rlwnm.

[POWER mnemonics: rlnm, rlnm.]

23	RS	RA	RB	МВ	ME	Rc
0	6	11	16	21	26	31

- n **←** (RB)_{59:63} r ← ROTL₃₂((RS)_{32:63}, n)
- m ← MASK (MB+32, ME+32)

RA ←r&m

The contents of register RS are rotated₃₂ left the number of bits specified by (RB)_{59:63}. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

(if Rc=1) CR0

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word then AND with Mask:

Extended: Equivalent to: rotlw Rx,Ry,Rz rlwnm Rx,Ry,Rz,0,31

Programming Note

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through

rlwnm can be used to extract an n-bit field that starts at variable bit position b in RSL, rightjustified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting $RB_{59:63} = b + n$, MB=32-n, and ME=31. It can be used to extract an n-bit field that starts at variable bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting $RB_{59:63} = b$, MB = 0, and ME=n-1. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by variable n bits, by setting RB_{59:63}= n (32-n), MB=0, and ME=31.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for some of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Doubleword Immediate then Mask Insert MD-form

rldimi RA,RS,SH,MB (Rc=0) rldimi. RA,RS,SH,MB (Rc=1)

30	RS	RA	sh	mb	3	sh	Ro
0	6	11	16	21	27	30	31

- n ← sh₅ || sh_{0:4}
- $r \leftarrow ROTL_{64}((RS), n)$
- b ← mb₅ || mb_{0.4}
- m ← MASK(b, ¬n)
- RA ← r&m | (RA) &¬m

The contents of register RS are rotated $_{64}$ left SH bits. A mask is generated having 1-bits from bit MB through bit 63– SH and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Mask Insert:

Extended: Equivalent to: insrdi Rx,Ry,n,b rldimi Rx,Ry,64-(b+n),b

- Programming Note

rIdimi can be used to insert an n-bit field that is right-justified in register RS, into register RA starting at bit position b, by setting SH=64-(b+n) and MB=b.

An extended mnemonic is provided for this use; see Appendix B, "Assembler Extended Mnemonics" on page 143.

Rotate Left Word Immediate then Mask Insert M-form

rlwimi RA,RS,SH,MB,ME (Rc=0) rlwimi. RA,RS,SH,MB,ME (Rc=1)

[POWER mnemonics: rlimi, rlimi.]

	20	RS	RA	SH	MB	ME	Rc
0		6	11	16	21	26	31

- n ← SH
- r ← ROTL₃₂((RS)_{32:63}, n)
- m ◆ MASK(MB+32, ME+32)
- RA **←** r&m | (RA) &¬m

The contents of register RS are rotated $_{32}$ left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

Special Registers Altered:

CR0 (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word Immediate then Mask Insert:

Extended: Equivalent to:

inslwi Rx,Ry,n,b rlwimi Rx,Ry,32-b,b,b+n-1

Programming Note

Let RAL represent the low-order 32 bits of register RA, with the bits numbered from 0 through 31.

rlwimi can be used to insert an n-bit field that is left-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-b, MB=b, and ME=(b+n)-1. It can be used to insert an n-bit field that is right-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-(b+n), MB=b, and ME=(b+n)-1.

Extended mnemonics are provided for both of these uses; see Appendix B, "Assembler Extended Mnemonics" on page 143.

3.3.12.2 Fixed-Point Shift Instructions

The instructions in this section perform left and right shifts.

Extended mnemonics for shifts

Immediate-form logical (unsigned) shift operations are obtained by specifying appropriate masks and shift values for certain Rotate instructions. extended mnemonics is provided to make coding of such shifts simpler and easier to understand. Some of these are shown as examples with the Rotate instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Programming Note -

Any Shift Right Algebraic instruction, followed by addze, can be used to divide quickly by 2ⁿ. The setting of the CA bit by the Shift Right Algebraic instructions is independent of mode.

Programming Note -

Multiple-precision shifts can be programmed as shown in Section C.1, "Multiple-Precision Shifts" on page 155.

Shift Left Doubleword X-form

sld	RA,RS,RB	(Rc=0)
sld.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	27	Rc
0	6	11	16	21	31

```
n ◆ (RB)<sub>58:63</sub>
r \leftarrow ROTL_{64}((RS), n)
if (RB)_{57} = 0 then
      m ← MASK(0, 63—n)
else m + 640
RA ←r&m
```

The contents of register RS are shifted left the number of bits specified by (RB)_{57:63}. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered:

CR0 (if Rc=1)

Shift Left Word X-form

slw	RA,RS,RB	(Rc=0)
slw.	RA,RS,RB	(Rc=1)

[POWER mnemonics: sl, sl.]

31	RS	RA	RB	24	Rc
0	6	11	16	21	31

```
n ◆ (RB)<sub>59:63</sub>
r \leftarrow ROTL_{32}((RS)_{32:63}, n)
if (RB)_{58} = 0 then
       m 	★ MASK(32, 63—n)
else m \leftarrow 640
RA ←r&m
```

The contents of the low-order 32 bits of register RS are shifted left the number of bits specified by (RB)_{58.63}. Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into RA_{32:63}. RA_{0:31} are set to zero. Shift amounts from 32 to 63 give a zero result.

Special Registers Altered:

CR₀ (if Rc=1)

Shift Right Doubleword X-form

srd	RA,RS,RB	(Rc=0)
srd.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	539	Rc
0	6	11	16	21	31

```
n ← (RB) _{58:63}
r ← ROTL_{64}((RS), 64-n)
if (RB) _{57} = 0 then
m ← MASK(n, 63)
else m ← _{64}0
RA ← r & m
```

The contents of register RS are shifted right the number of bits specified by $(RB)_{57:63}$. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered:

CR0 (if
$$Rc=1$$
)

Shift Right Word X-form

srw	RA,RS,RB	(Rc=0)
srw.	RA,RS,RB	(Rc=1)

[POWER mnemonics: sr, sr.]

31	RS	RA	RB	536	Rc
0	6	11	16	21	31

```
n ← (RB)<sub>59:63</sub>

r ← ROTL<sub>32</sub>((RS)<sub>32:63</sub>, 64-n)

if (RB)<sub>58</sub> = 0 then

m ← MASK(n+32, 63)

else m ← ^{64}0

RA ← r & m
```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB) $_{58:63}$. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into RA $_{32:63}$. RA $_{0:31}$ are set to zero. Shift amounts from 32 to 63 give a zero result.

Special Registers Altered:

CR0 (if
$$Rc=1$$
)

Shift Right Algebraic Doubleword Immediate XS-form

sradi	RA,RS,SH	(Rc=0)
sradi.	RA,RS,SH	(Rc=1)

31	RS	RA	sh	413	sh	Rc
0	6	11	16	21	30	31

n
$$\leftarrow$$
 sh₅ || sh_{0:4}
r \leftarrow ROTL₆₄((RS), 64-n)
m \leftarrow MASK(n, 63)
s \leftarrow (RS)₀
RA \leftarrow r&m | (64s)&¬m
CA \leftarrow s & ((r&¬m) \neq 0)

The contents of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0.

Special Registers Altered:

Shift Right Algebraic Word Immediate X-form

[POWER mnemonics: srai, srai.]

31	RS	RA	SH	824	Rc
0	6	11	16	21	31

n ← SH
r ← ROTL₃₂((RS)_{32:63}, 64-n)
m ← MASK(n+32, 63)
s ← (RS)₃₂
RA ← r&m
$$| (^{64}s) \& \neg m |$$

CA ← s & ((r&¬m)_{32:63} $\neq 0$)

The contents of the low-order 32 bits of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into RA $_{32:63}$. Bit 32 of RS is replicated to fill RA $_{0:31}$. CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to receive EXTS((RS) $_{32:63}$), and CA to be set to 0.

Special Registers Altered:

Shift Right Algebraic Doubleword X-form

srad	RA,RS,RB	(Rc=0)
srad.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	794	Rc
0	6	11	16	21	31

```
n ← (RB)<sub>58:63</sub>
r ← ROTL<sub>64</sub>((RS), 64-n)
if (RB)<sub>57</sub> = 0 then
m ← MASK(n, 63)
else m ← <sup>64</sup>0
s ← (RS)<sub>0</sub>
RA ← r&m | (<sup>64</sup>s)&¬m
CA ← s & ((r&¬m)≠0)
```

The contents of register RS are shifted right the number of bits specified by $(RB)_{57:63}$. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA is set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA to be set to 0. Shift amounts from 64 to 127 give a result of 64 sign bits in RA, and cause CA to receive the sign bit of (RS).

Special Registers Altered:

Shift Right Algebraic Word X-form

31	RS	RA	RB	792	Rc
0	6	11	16	21	31

```
n ← (RB) _{59:63}

r ← ROTL<sub>32</sub>((RS) _{32:63}, 64-n)

if (RB) _{58} = 0 then

m ← MASK(n+32, 63)

else m ← _{64}0

s ← (RS) _{32}

RA ← r&m | (_{64}s) &¬m

CA ← s & ((r&¬m) _{32:63}≠0)
```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB) $_{58:63}$. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into RA $_{32:63}$. Bit 32 of RS is replicated to fill RA $_{0:31}$. CA is set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA is set to 0. A shift amount of zero causes RA to receive EXTS((RS) $_{32:63}$), and CA to be set to 0. Shift amounts from 32 to 63 give a result of 64 sign bits, and cause CA to receive the sign bit of (RS) $_{32:63}$.

Special Registers Altered:

3.3.13 Move To/From System Register Instructions

The Move To Condition Register Fields instruction has a preferred form; see Section 1.9.1, "Preferred Instruction Forms" on page 13. In the preferred form, the FXM field satisfies the following rule.

Exactly one bit of the FXM field is set to 1.

Extended mnemonics

Extended mnemonics are provided for the *mtspr* and *mfspr* instructions so that they can be coded with the

SPR name as part of the mnemonic rather than as a numeric operand. An extended mnemonic is provided for the *mtcrf* instruction for compatibility with old software (written for a version of the architecture that precedes Version 2.00) that uses it to set the entire Condition Register. Some of these extended mnemonics are shown as examples with the relevant instructions. See Appendix B, "Assembler Extended Mnemonics" on page 143 for additional extended mnemonics.

Move To Special Purpose Register XFX-form

mtspr SPR,RS

31	RS	spr	467	/
0	6	11	21	31

n ← spr_{5:9} || spr_{0:4}
if length(SPREG(n)) = 64 then
 SPREG(n) ← (RS)
else
 SPREG(n) ← (RS)_{32:63}

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

decimal	SPR* spr _{5:9} spr _{0:4}	Register Name
1	00000 00001	XER
8	00000 01000	LR
9	00000 01001	CTR
		•

Note that the order of the two 5-bit halves of the SPR number is reversed.

If the SPR field contains any value other than one of the values shown above then one of the following occurs.

- The system illegal instruction error handler is invoked.
- The system privileged instruction error handler is invoked.
- The results are boundedly undefined.

A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

Special Registers Altered:

See above

Extended Mnemonics:

Examples of extended mnemonics for *Move To* Special Purpose Register:

Extended: Eq.	uivalent to:
mtlr Rx mts	spr 1,Rx spr 8,Rx spr 9,Rx

Compiler and Assembler Note

For the *mtspr* and *mfspr* instructions, the SPR number coded in assembler language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16:20 of the instruction and the low-order 5 bits in bits 11:15. This maintains compatibility with POWER SPR encodings, in which these two instructions have only a 5-bit SPR field occupying bits 11:15.

Compatibility Note -

For a discussion of POWER compatibility with respect to SPR numbers not shown in the instruction descriptions for *mtspr* and *mfspr*, see Appendix E, "Incompatibilities with the POWER Architecture" on page 163.

Move From Special Purpose Register XFX-form

mfspr RT,SPR

31	RT	spr	339	/
0	6	11	21	31

```
n ← spr<sub>5:9</sub> || spr<sub>0:4</sub>
if length(SPREG(n)) = 64 then
RT ← SPREG(n)
else
RT ← <sup>32</sup>0 || SPREG(n)
```

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. The contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the high-order 32 bits of RT are set to zero.

decimal	SPR* spr _{5:9} spr _{0:4}	Register Name
1	00000 00001	XER
8	00000 01000	LR
9	00000 01001	CTR
		-

Note that the order of the two 5-bit halves of the SPR number is reversed.

If the SPR field contains any value other than one of the values shown above then one of the following occurs.

- The system illegal instruction error handler is invoked.
- The system privileged instruction error handler is invoked.
- The results are boundedly undefined.

A complete description of this instruction can be found in Book III, *PowerPC Operating Environment Architecture*.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Move From Special Purpose Register*:

Extend	ed:	Equiva	lent to:
mfxer	Rx	mfspr	Rx,1
mflr	Rx	mfspr	Rx,8
mfctr	Rx	mfspr	Rx,9

- Note -

See the Notes that appear with mtspr.

Move To Condition Register Fields XFX-form

mtcrf FXM,RS

31	RS	0	FXM	/	144	/
0	6	11	12	20	21	31

The contents of bits 32:63 of register RS are placed into the Condition Register under control of the field mask specified by FXM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If $FXM_i=1$ then CR field i (CR bits $4\times i \cdot 4\times i + 3$) is set to the contents of the corresponding field of the low-order 32 bits of RS.

Special Registers Altered:

CR fields selected by mask

Extended Mnemonics:

Example of extended mnemonics for *Move To Condition Register Fields*:

Extended: Equivalent to: mtcr Rx mtcrf 0xFF,Rx

Programming Note

In the preferred form of this instruction (see the introduction to Section 3.3.13), only one Condition Register field is updated.

Move From Condition Register XFX-form

mfcr RT

31	RT	0	///	19	/
0	6	11	12	21	31

The contents of the Condition Register are placed into $RT_{32:63}$. $RT_{0:31}$ are set to 0.

Special Registers Altered:

None

Chapter 4. Floating-Point Processor

4.1 Floating-Point Processor Overview	81	4.4.5.1 Definition	94
4.2 Floating-Point Processor Registers	82	4.4.5.2 Action	94
4.2.1 Floating-Point Registers	82	4.5 Floating-Point Execution Models	94
4.2.2 Floating-Point Status and Control		4.5.1 Execution Model for IEEE	
Register	83	Operations	95
4.3 Floating-Point Data		4.5.2 Execution Model for Multiply-Add	
4.3.1 Data Format		Type Instructions	96
4.3.2 Value Representation		4.6 Floating-Point Processor	
4.3.3 Sign of Result		Instructions	97
4.3.4 Normalization and	0.	4.6.1 Floating-Point Storage Access	٠.
Denormalization	87	Instructions	97
4.3.5 Data Handling and Precision		4.6.1.1 Storage Access Exceptions	
4.3.6 Rounding		4.6.2 Floating-Point Load Instructions .	97
4.4 Floating-Point Exceptions		_	100
4.4.1 Invalid Operation Exception		-	104
4.4.1.1 Definition		4.6.5 Floating-Point Arithmetic	
4.4.1.2 Action		_	105
4.4.2 Zero Divide Exception		4.6.5.1 Floating-Point Elementary	100
4.4.2.1 Definition		· ·	105
4.4.2.2 Action		4.6.5.2 Floating-Point Multiply-Add	100
4.4.3 Overflow Exception		• • • • • • • • • • • • • • • • • • • •	107
4.4.3.1 Definition		4.6.6 Floating-Point Rounding and	101
4.4.3.2 Action		-	109
4.4.4 Underflow Exception		4.6.7 Floating-Point Compare	103
4.4.4.1 Definition			113
4.4.4.2 Action		4.6.8 Floating-Point Status and Control	113
		_	114
4.4.5 Inexact Exception	3 ⁴	Negister ilistructions	114

4.1 Floating-Point Processor Overview

This chapter describes the registers and instructions that make up the Floating-Point Processor facility. Section 4.2, "Floating-Point Processor Registers" on page 82 describes the registers associated with the Floating-Point Processor. Section 4.6, "Floating-Point Processor Instructions" on page 97 describes the instructions associated with the Floating-Point Processor.

This architecture specifies that the processor implement a floating-point system as defined in ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic" (hereafter referred to as "the IEEE standard"), but requires software support in order to conform fully with that standard. That standard defines certain required "operations" (addition, subtraction, etc.); the term "floating-point operation" is used in this chapter to refer to one of these required operations, or to the operation performed by one of the *Multiply-Add* or *Reciprocal Estimate* instructions. All floating-point operations conform to that standard, except if software sets the Floating-Point Non-IEEE Mode (NI) bit in the Floating-Point Status and Control Register to 1 (see page 84), in

which case floating-point operations do not necessarily conform to that standard.

Instructions are provided to perform arithmetic, rounding, conversion, comparison, and other operations in floating-point registers; to move floatingpoint data between storage and these registers; and to manipulate the Floating-Point Status and Control Register explicitly.

These instructions are divided into two categories.

computational instructions

The computational instructions are those that perform addition, subtraction, multiplication, division, extracting the square root, rounding, conversion, comparison, and combinations of these operations. These instructions provide the floating-point operations. They place status information into the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.5 through 4.6.7 and Section 5.2.1.

non-computational instructions

The non-computational instructions are those that perform loads and stores, move the contents of a floating-point register to another floating-point register possibly altering the sign, manipulate the Floating-Point Status and Control Register explicitly, and select the value from one of two floating-point registers based on the value in a third floating-point register. The operations performed by these instructions are not considered floatingpoint operations. With the exception of the instructions that manipulate the Floating-Point Status and Control Register explicitly, they do not alter the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.2 through 4.6.4, 4.6.8, and 5.2.2.

A floating-point number consists of a signed exponent and a signed significand. The quantity expressed by this number is the product of the significand and the number 2^{exponent}. Encodings are provided in the data format to represent finite numeric values, \pm Infinity, and values that are "Not a Number" (NaN). Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. They may be used to indicate such things as uninitialized variables and can be produced by certain invalid operations.

There is one class of exceptional events that occur during instruction execution that is unique to the Floating-Point Processor: the Floating-Point Exception. Floating-point exceptions are signaled with bits set in the Floating-Point Status and Control Register (FPSCR). They can cause the system floating-point enabled exception error handler to be invoked, precisely or imprecisely, if the proper control bits are set.

Floating-Point Exceptions

The following floating-point exceptions are detected by the processor:

	Invalid Operation Exception	(VX)
	SNaN	(VXSNAN)
	Infinity- Infinity	(VXISI)
	Infinity÷ Infinity	(VXIDI)
	Zero÷ Zero	(VXZDZ)
	Infinity×Zero	(VXIMZ)
	Invalid Compare	(VXVC)
	Software Request	(VXSOFT)
	Invalid Square Root	(VXSQRT)
	Invalid Integer Convert	(VXCVI)
•	Zero Divide Exception	(ZX)
•	Overflow Exception	(OX)
	Underflow Exception	(UX)
	Inexact Exception	(XX)

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register" on page 83 for a description of these exception and enable bits, and Section 4.4, "Floating-Point Exceptions" on page 89 for a detailed discussion of floating-point exceptions, including the effects of the enable bits.

4.2 Floating-Point Processor Registers

4.2.1 Floating-Point Registers

Implementations of this architecture provide 32 floating-point registers (FPRs). The floating-point instruction formats provide 5-bit fields for specifying the FPRs to be used in the execution of the instruction. The FPRs are numbered 0-31. See Figure 26 on page 83.

Each FPR contains 64 bits that support the floatingpoint double format. Every instruction that interprets the contents of an FPR as a floating-point value uses the floating-point double format for this interpretation.

The computational instructions, and the Move and Select instructions, operate on data located in FPRs and, with the exception of the Compare instructions, place the result value into an FPR and optionally place status information into the Condition Register.

Load Double and Store Double instructions are provided that transfer 64 bits of data between storage and the FPRs with no conversion. Load Single instructions are provided to transfer and convert floating-point values in floating-point single format from storage to the same value in floating-point

double format in the FPRs. Store Single instructions are provided to transfer and convert floating-point values in floating-point double format from the FPRs to the same value in floating-point single format in storage.

Instructions are provided that manipulate the Floating-Point Status and Control Register and the Condition Register explicitly. Some of these instructions copy data from an FPR to the Floating-Point Status and Control Register or vice versa.

The computational instructions and the *Select* instruction accept values from the FPRs in double format. For single-precision arithmetic instructions, all input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if Rc=1), are undefined.

FPR 0	
FPR 1	
FPR 30	
FPR 31	
0	63

Figure 26. Floating-Point Registers

4.2.2 Floating-Point Status and Control Register

The Floating-Point Status and Control Register (FPSCR) controls the handling of floating-point exceptions and records status resulting from the floating-point operations. Bits 0:23 are status bits. Bits 24:31 are control bits.

The exception bits in the FPSCR (bits 3:12, 21:23) are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an *mcrfs, mtfsfi, mtfsf,* or *mtfsb0* instruction. The exception summary bits in the FPSCR (FX, FEX, and VX, which are bits 0:2) are not considered to be "exception bits", and only FX is sticky.

FEX and VX are simply the ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits affected by the various instructions.



Figure 27. Floating-Point Status and Control Register

The bit definitions for the FPSCR are as follows.

Bit(s) Description

0 Floating-Point Exception Summary (FX)

Every floating-point instruction, except *mtfsfi* and *mtfsf*, implicitly sets FPSCR_{FX} to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* can alter FPSCR_{FX} explicitly.

1 Floating-Point Enabled Exception Summary (FEX)

This bit is the OR of all the floating-point exception bits masked by their respective enable bits. *mcrfs*, *mtfsfi*, *mtfsb0*, and *mtfsb1* cannot alter FPSCR_{FFX} explicitly.

2 Floating-Point Invalid Operation Exception Summary (VX)

This bit is the OR of all the Invalid Operation exception bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter FPSCR_{VX} explicitly.

3 Floating-Point Overflow Exception (OX)

See Section 4.4.3, "Overflow Exception" on page 93.

4 Floating-Point Underflow Exception (UX)

See Section 4.4.4, "Underflow Exception" on page 93.

5 Floating-Point Zero Divide Exception (ZX)

See Section 4.4.2, "Zero Divide Exception" on page 92.

6 Floating-Point Inexact Exception (XX)

See Section 4.4.5, "Inexact Exception" on page 94.

 $\mathsf{FPSCR}_{\mathsf{XX}}$ is a sticky version of $\mathsf{FPSCR}_{\mathsf{FI}}$ (see below). Thus the following rules completely describe how $\mathsf{FPSCR}_{\mathsf{XX}}$ is set by a given instruction.

- If the instruction affects FPSCR_{FI}, the new value of FPSCR_{XX} is obtained by ORing the old value of FPSCR_{XX} with the new value of FPSCR_{FI}.
- If the instruction does not affect FPSCR_{FI}, the value of FPSCR_{XX} is unchanged.

7 Floating-Point Invalid Operation Exception (SNaN) (VXSNAN)

See Section 4.4.1, "Invalid Operation Exception" on page 91.

Floating-Point Invalid Operation Exception $(\infty - \infty)$ (VXISI)

See Section 4.4.1, "Invalid Operation Exception" on page 91.

Floating-Point Invalid Operation Exception $(\infty \div \infty$) (VXIDI)

See Section 4.4.1, "Invalid Operation Exception" on page 91.

10 Floating-Point Invalid Operation Exception (0÷ 0) (VXZDZ) See Section 4.4.1, "Invalid Operation Exception" on page 91.

Floating-Point Invalid Operation Exception $(\infty \times 0)$ (VXIMZ) See Section 4.4.1, "Invalid Operation Exception"

on page 91.

(Invalid Compare) (VXVC) See Section 4.4.1, "Invalid Operation Exception" on page 91.

Floating-Point Invalid Operation Exception

Floating-Point Fraction Rounded (FR) 13

> The last Arithmetic or Rounding and Conversion instruction incremented the fraction during rounding. See Section 4.3.6, "Rounding" on page 89. This bit is not sticky.

Floating-Point Fraction Inexact (FI)

The last Arithmetic or Rounding and Conversion instruction either produced an inexact result during rounding or caused a disabled Overflow Exception. See Section 4.3.6, "Rounding" on page 89. This bit is not sticky.

See the definition of FPSCR_{XX}, above, regarding the relationship between FPSCR_{FI} and FPSCR_{XX}.

15:19 Floating-Point Result Flags (FPRF)

This field is set as described below. For arithmetic, rounding, and conversion instructions, the field is set based on the result placed into the target register, except that if any portion of the result is undefined then the value placed into FPRF is undefined.

Floating-Point Result Class Descriptor (C) Arithmetic. rounding, and conversion instructions may set this bit with the FPCC bits, to indicate the class of the result as shown in Figure 28 on page 85.

16:19 Floating-Point Condition Code (FPCC)

Floating-point Compare instructions set one of the FPCC bits to 1 and the other three FPCC bits to 0. Arithmetic, rounding, and conversion instructions may set the FPCC bits with the C bit, to indicate the class of the result as shown in Figure 28 on page 85. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.

- 16 Floating-Point Less Than or Negative (FL or <)
- Floating-Point Greater Than or Positive (FG or 17 >)
- 18 Floating-Point Equal or Zero (FE or =)
- 19 Floating-Point Unordered or NaN (FU or ?)
- 20 Reserved

Floating-Point Invalid Operation Exception 21 (Software Request) (VXSOFT)

> This bit can be altered only by mcrfs, mtfsfi, mtfsf, mtfsb0, or mtfsb1. See Section 4.4.1, "Invalid Operation Exception" on page 91.

Floating-Point Invalid Operation Exception (Invalid Square Root) (VXSQRT)

> See Section 4.4.1, "Invalid Operation Exception" on page 91.

Programming Note

If the implementation does not support the optional Floating Square Root or Floating Reciprocal Square Root Estimate instruction, software can simulate the instruction and set this bit to reflect the exception.

Floating-Point Invalid Operation Exception 23 (Invalid Integer Convert) (VXCVI)

See Section 4.4.1, "Invalid Operation Exception" on page 91.

24 Floating-Point Invalid Operation Exception Enable (VE)

> See Section 4.4.1, "Invalid Operation Exception" on page 91.

- Floating-Point Overflow Exception Enable (OE) See Section 4.4.3, "Overflow Exception" on page 93.
- Floating-Point Underflow Exception Enable (UE) See Section 4.4.4, "Underflow Exception" on page 93.
- Floating-Point Zero Divide Exception Enable 27 See Section 4.4.2, "Zero Divide Exception" on page 92.
- Floating-Point Inexact Exception Enable (XE) See Section 4.4.5, "Inexact Exception" on page 94.
- Floating-Point Non-IEEE Mode (NI)

Floating-point non-IEEE mode is optional. If floating-point non-IEEE mode is not implemented, this bit is treated as reserved, and the remainder of the definition of this bit does not apply.

If floating-point non-IEEE mode is implemented, this bit has the following meaning.

- The processor is not in floating-point non-IEEE mode (i.e., all floating-point operations conform to the IEEE standard).
- The processor is in floating-point non-IEEE mode.

When the processor is in floating-point non-IEEE mode, the remaining FPSCR bits may have meanings different from those given in this document, and floating-point operations need not conform to the IEEE standard. The effects of running with

 $\label{eq:fpscr} \begin{aligned} &\text{FPSCR}_{\text{NI}} \! = \! 1 \,, &\text{ and any additional requirements} \\ &\text{for using non-IEEE mode, are} \\ &\text{described in the Book IV, } &\text{PowerPC Implementation,} \\ &\text{mentation Features} \\ &\text{for the implementation,} \\ &\text{and may differ between implementations.} \end{aligned}$

Programming Note

When the processor is in floating-point non-IEEE mode, the results of floating-point operations may be approximate, and performance for these operations may be better, more predictable, or less data-dependent than when the processor is not in non-IEEE mode. For example, in non-IEEE mode an implementation may return 0 instead of a denormalized number, and may return a large number instead of an infinity.

30:31 Floating-Point Rounding Control (RN)

See Section 4.3.6, "Rounding" on page 89.

- 00 Round to Nearest
- 01 Round toward Zero
- 10 Round toward + Infinity
- 11 Round toward Infinity

Result Flags			t		Result Value Class
C < > = ?		?			
1	0	0	0	1	Quiet NaN
0	1	0	0	1	- Infinity
0	1	0	0	0	 Normalized Number
1	1	0	0	0	 Denormalized Number
1	0	0	1	0	- Zero
0	0	0	1	0	+ Zero
1	0	1	0	0	+ Denormalized Number
0	0	1	0	0	+ Normalized Number
0	0	1	0	1	+ Infinity

Figure 28. Floating-Point Result Flags

4.3 Floating-Point Data

4.3.1 Data Format

This architecture defines the representation of a floating-point value in two different binary fixed-length formats. The format may be a 32-bit single format for a single-precision value or a 64-bit double format for a double-precision value. The single format may be used for data in storage. The double format format may be used for data in storage and for data in floating-point registers.

The lengths of the exponent and the fraction fields differ between these two formats. The structure of the single and double formats is shown below.




Figure 29. Floating-point single format



Figure 30. Floating-point double format

Values in floating-point format are composed of three fields:

S	sign bit
EXP	exponent+bias
FRACTION	fraction

Representation of numeric values in the floating-point formats consists of a sign bit (S), a biased exponent (EXP), and the fraction portion (FRACTION) of the significand. The significand consists of a leading implied bit concatenated on the right with the FRACTION. This leading implied bit is 1 for normalized numbers and 0 for denormalized numbers and is located in the unit bit position (i.e., the first bit to the left of the binary point). Values representable within the two floating-point formats can be specified by the parameters listed in Figure 31.

	For	mat
	Single	Double
Exponent Bias	+127	+1023
Maximum Exponent	+127	+1023
Minimum Exponent	– 126	- 1022
147: 1d1 - 71:4 \		
Widths (bits)		
Format	32	64
Sign	1	1
Exponent	8	11
Fraction	23	52
Significand	24	53

Figure 31. IEEE floating-point fields

The architecture requires that the FPRs of the Floating-Point Processor support the floating-point double format only.

4.3.2 Value Representation

This architecture defines numeric and non-numeric values representable within each of the two supported formats. The numeric values are approximations to the real numbers and include the normalized numbers, denormalized numbers, and zero values. The non-numeric values representable are the infinities and the Not a Numbers (NaNs). The infinities are adjoined to the real numbers, but are not numbers themselves, and the standard rules of arithmetic do not hold when they are used in an operation. They are related to the real numbers by order alone. It is possible however to define restricted operations among numbers and infinities as defined below. The relative location on the real number line for each of the defined entities is shown in Figure 32.




Figure 32. Approximation to real numbers

The NaNs are not related to the numeric values or infinities by order or value but are encodings used to convey diagnostic information such as the representation of uninitialized variables.

The following is a description of the different floatingpoint values defined in the architecture:

Binary floating-point numbers

Machine representable values used as approximations to real numbers. Three categories of numbers are supported: normalized numbers, denormalized numbers, and zero values.

Normalized numbers (± NOR)

These are values that have a biased exponent value in the range:

1 to 254 in single format

1 to 2046 in double format

They are values in which the implied unit bit is 1. Normalized numbers are interpreted as follows:

NOR =
$$(-1)^s \times 2^E \times (1.fraction)$$

where s is the sign, E is the unbiased exponent, and 1.fraction is the significand, which is composed of a leading unit bit (implied bit) and a fraction part.

The ranges covered by the magnitude (M) of a normalized floating-point number are approximately equal to:

Single Format:

 $1.2x10^{-38} \le M \le 3.4x10^{38}$

Double Format:

 $2.2x10^{-308} \le M \le 1.8x10^{308}$

Zero values (± 0)

These are values that have a biased exponent value of zero and a fraction value of zero. Zeros can have a positive or negative sign. The sign of zero is ignored by comparison operations (i.e., comparison regards + 0 as equal to - 0).

Denormalized numbers (± DEN)

These are values that have a biased exponent value of zero and a nonzero fraction value. They are nonzero numbers smaller in magnitude than the representable normalized numbers. They are values in which the implied unit bit is 0. Denormalized numbers are interpreted as follows:

DEN =
$$(-1)^s \times 2^{Emin} \times (0.fraction)$$

where Emin is the minimum representable exponent value (-126 for single-precision, -1022 for doubleprecision).

Infinities $(\pm \infty)$

These are values that have the maximum biased exponent value:

255 in single format 2047 in double format

and a zero fraction value. They are used to approximate values greater in magnitude than the maximum normalized value.

Infinity arithmetic is defined as the limiting case of real arithmetic, with restricted operations defined among numbers and infinities. Infinities and the real numbers can be related by ordering in the affine sense:

$$-\infty$$
 < every finite number < $+\infty$

Arithmetic on infinities is always exact and does not signal any exception, except when an exception occurs due to the invalid operations as described in Section 4.4.1, "Invalid Operation Exception" on page 91.

Not a Numbers (NaNs)

These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored (i.e., NaNs are neither positive nor negative). If the high-order bit of the fraction field is 0 then the NaN is a Signaling NaN; otherwise it is a Quiet NaN.

Signaling NaNs are used to signal exceptions when they appear as operands of computational instructions.

Quiet NaNs are used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when Invalid Operation Exception is disabled (FPSCR_{VE}=0). Quiet NaNs propagate through all floating-point operations except ordered comparison, Floating Round to SinglePrecision, and conversion to integer. Quiet NaNs do not signal exceptions, except for ordered comparison and conversion to integer operations. Specific encodings in QNaNs can thus be preserved through a sequence of floating-point operations, and used to convey diagnostic information to help identify results from invalid operations.

When a QNaN is the result of a floating-point operation because one of the operands is a NaN or because a QNaN was generated due to a disabled Invalid Operation Exception, then the following rule is applied to determine the NaN with the high-order fraction bit set to 1 that is to be stored as the result.

if (FRA) is a NaN
then FRT ← (FRA)
else if (FRB) is a NaN
then if instruction is *frsp*then FRT ← (FRB)_{0:34} || ²⁹0
else FRT ← (FRB)
else if (FRC) is a NaN
then FRT ← (FRC)
else if generated QNaN
then FRT ← generated QNaN

If the operand specified by FRA is a NaN, then that NaN is stored as the result. Otherwise, if the operand specified by FRB is a NaN (if the instruction specifies an FRB operand), then that NaN is stored as the result, with the low-order 29 bits of the result set to 0 if the instruction is frsp. Otherwise, if the operand specified by FRC is a NaN (if the instruction specifies an FRC operand), then that NaN is stored as the result. Otherwise, if a QNaN was generated due to a disabled Invalid Operation Exception, then that QNaN is stored as the result. If a QNaN is to be generated as a result, then the QNaN generated has a sign bit of 0, an exponent field of all 1s, and a high-order fraction bit of 1 with all other fraction bits 0. Any instruction that generates a QNaN as the result of a disabled Invalid Operation Exception generates this QNaN (i.e., 0x7FF8_0000_0000_0000).

A double-precision NaN is considered to be representable in single format if and only if the low-order 29 bits of the double-precision NaN's fraction are zero.

4.3.3 Sign of Result

The following rules govern the sign of the result of an arithmetic, rounding, or conversion operation, when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities

■ The sign of the result of an add operation is the sign of the operand having the larger absolute value. If both operands have the same sign, the sign of the result of an add operation is the same as the sign of the operands. The sign of the

result of the subtract operation x-y is the same as the sign of the result of the add operation x+(-y).

When the sum of two operands with opposite sign, or the difference of two operands with the same sign, is exactly zero, the sign of the result is positive in all rounding modes except Round toward – Infinity, in which mode the sign is negative

- The sign of the result of a multiply or divide operation is the Exclusive OR of the signs of the operands.
- The sign of the result of a Square Root or Reciprocal Square Root Estimate operation is always positive, except that the square root of -0 is -0 and the reciprocal square root of -0 is Infinity.
- The sign of the result of a Round to Single-Precision or Convert To/From Integer operation is the sign of the operand being converted.

For the *Multiply-Add* instructions, the rules given above are applied first to the multiply operation and then to the add or subtract operation (one of the inputs to the add or subtract operation is the result of the multiply operation).

4.3.4 Normalization and Denormalization

The intermediate result of an arithmetic or *frsp* instruction may require normalization and/or denormalization as described below. Normalization and denormalization do not affect the sign of the result.

When an arithmetic or *frsp* instruction produces an intermediate result, consisting of a sign bit, an exponent, and a nonzero significand with a 0 leading bit, it is not a normalized number and must be normalized before it is stored.

A number is normalized by shifting its significand left while decrementing its exponent by 1 for each bit shifted, until the leading significand bit becomes 1. The Guard bit and the Round bit (see Section 4.5.1, "Execution Model for IEEE Operations" on page 95) participate in the shift with zeros shifted into the Round bit. The exponent is regarded as if its range were unlimited.

After normalization, or if normalization was not required, the intermediate result may have a nonzero significand and an exponent value that is less than the minimum value that can be represented in the format specified for the result. In this case, the intermediate result is said to be "Tiny" and the stored result is determined by the rules described in Section 4.4.4, "Underflow Exception" on page 93. These rules may require denormalization.

A number is denormalized by shifting its significand right while incrementing its exponent by 1 for each bit shifted, until the exponent is equal to the format's minimum value. If any significant bits are lost in this shifting process then "Loss of Accuracy" has occurred (See Section 4.4.4, "Underflow Exception" on page 93) and Underflow Exception is signaled.

4.3.5 Data Handling and Precision

Instructions are defined to move floating-point data between the FPRs and storage. For double format data, the data are not altered during the move. For single format data, a format conversion from single to double is performed when loading from storage into an FPR and a format conversion from double to single is performed when storing from an FPR to storage. No floating-point exceptions are caused by these instructions.

All computational, Move, and Select instructions use the floating-point double format.

Floating-point single-precision is obtained with the implementation of four types of instruction.

1. Load Floating-Point Single

This form of instruction accesses a singleprecision operand in single format in storage, converts it to double format, and loads it into an FPR. No floating-point exceptions are caused by these instructions.

2. Round to Floating-Point Single-Precision

The Floating Round to Single-Precision instruction rounds a double-precision operand to singleprecision, checking the exponent for singleprecision range and handling any exceptions according to respective enable bits, and places that operand into an FPR as a double-precision For results produced by singleprecision arithmetic instructions, single-precision loads, and other instances of the Floating Round to Single-Precision instruction, this operation does not alter the value.

3. Single-Precision Arithmetic Instructions

This form of instruction takes operands from the FPRs in double format, performs the operation as if it produced an intermediate result having infinite precision and unbounded exponent range, and then coerces this intermediate result to fit in single format. Status bits, in the FPSCR and optionally in the Condition Register, are set to reflect the single-precision result. The result is then converted to double format and placed into

an FPR. The result lies in the range supported by the single format.

All input values must be representable in single format; if they are not, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if Rc=1), are undefined.

4. Store Floating-Point Single

This form of instruction converts a doubleprecision operand to single format and stores that operand into storage. No floating-point exceptions are caused by these instructions. (The value being stored is effectively assumed to be the result of an instruction of one of the preceding three types.)

When the result of a Load Floating-Point Single, Floating Round to Single-Precision, or single-precision arithmetic instruction is stored in an FPR, the loworder 29 FRACTION bits are zero.

Programming Note

The Floating Round to Single-Precision instruction is provided to allow value conversion from double-precision to single-precision with appropriate exception checking and rounding. instruction should be used to convert doubleprecision floating-point values (produced by double-precision load and arithmetic instructions and by fcfid) to single-precision values prior to storing them into single format storage elements or using them as operands for single-precision arithmetic instructions. Values produced by single-precision load and arithmetic instructions are already single-precision values and can be stored directly into single format storage elements, or used directly as operands for singlearithmetic instructions. precision preceding the store, or the arithmetic instruction, by a Floating Round to Single-Precision instruc-

Programming Note -

A single-precision value can be used in doubleprecision arithmetic operations. The reverse is true only if the double-precision value is representable in single format.

Some implementations may execute singleprecision arithmetic instructions faster than double-precision arithmetic instructions. fore, if double-precision accuracy is not required, single-precision data and instructions should be used.

4.3.6 Rounding

The material in this section applies to operations that have numeric operands (i.e., operands that are not infinities or NaNs). Rounding the intermediate result of such an operation may cause an Overflow Exception, an Underflow Exception, or an Inexact Exception. The remainder of this section assumes that the operation causes no exceptions and that the result is numeric. See Section 4.3.2, "Value Representation" on page 86 and Section 4.4, "Floating-Point Exceptions" on page 89 for the cases not covered here.

The arithmetic, rounding, and conversion instructions produce an intermediate result that can be regarded as having infinite precision and unbounded exponent range. This intermediate result is normalized or denormalized if required, then rounded to the destination format. The final result is then placed into the target FPR in double format or in fixed-point integer format, depending on the instruction.

The instructions that round their intermediate result are the *Arithmetic* and *Rounding and Conversion* instructions. Each of these instructions sets FPSCR bits FR and FI. If the fraction was incremented during rounding then FR is set to 1, otherwise FR is set to 0. If the rounded result is inexact then FI is set to 1, otherwise FI is set to 0.

The two *Estimate* instructions set FR and FI to undefined values. The remaining floating-point instructions do not alter FR and FI.

Four user-selectable rounding modes are provided through the Floating-Point Rounding Control field in the FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register" on page 83. These are encoded as follows:

RN	Rounding Mode
00	Round to Nearest
01	Round toward Zero
10	Round toward + Infinity
11	Round toward – Infinity

Let Z be the intermediate arithmetic result or the operand of a convert operation. If Z can be represented exactly in the target format, then the result in all rounding modes is Z as represented in the target format. If Z cannot be represented exactly in the target format, let Z1 and Z2 bound Z as the next larger and next smaller numbers representable in the target format. Then Z1 or Z2 can be used to approximate the result in the target format.

Figure 33 shows the relation of Z, Z1, and Z2 in this case. The following rules specify the rounding in the four modes. "LSB" means "least significant bit".




Figure 33. Selection of Z1 and Z2

Round to Nearest

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one that is even (least significant bit 0).

Round toward Zero

Choose the smaller in magnitude (Z1 or Z2).

Round toward + Infinity Choose Z1.

Round toward – Infinity Choose Z2.

See Section 4.5.1, "Execution Model for IEEE Operations" on page 95 for a detailed explanation of rounding.

4.4 Floating-Point Exceptions

This architecture defines the following floating-point exceptions:

 Invalid Operation Exception SNaN Infinity—Infinity

Infinity + Infinity

Zero÷ Zero

Infinity×Zero
Invalid Compare

Software Request

Invalid Square Root
Invalid Integer Convert

- Zero Divide Exception
- Overflow Exception
- Underflow Exception
- Inexact Exception

These exceptions may occur during execution of computational instructions. In addition, an Invalid Operation Exception occurs when a *Move To FPSCR* instruction sets FPSCR_{VXSOFT} to 1 (Software Request).

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. The exception bit indicates occurrence of the corresponding exception. If an exception occurs, the corresponding enable bit governs the result produced by the instruction and, in conjunction with the FE0 and FE1 bits (see page 90), whether and how the system floating-point enabled exception error handler is

invoked. (In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its inputs, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow Exception may depend on the setting of the enable bit.)

A single instruction, other than mtfsfi or mtfsf, may set more than one exception bit only in the following

- Inexact Exception may be set with Overflow Exception.
- Inexact Exception may be set with Underflow Exception.
- Invalid Operation Exception (SNaN) is set with Exception (∞ ×0) Operation Multiply-Add instructions for which the values being multiplied are infinity and zero and the value being added is an SNaN.
- Invalid Operation Exception (SNaN) may be set Invalid Operation Exception (Invalid Compare) for Compare Ordered instructions.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Integer Convert) for Convert To Integer instructions.

When an exception occurs the instruction execution may be suppressed or a result may be delivered, depending on the exception.

Instruction execution is suppressed for the following kinds of exception, so that there is no possibility that one of the operands is lost:

- **Enabled Invalid Operation**
- **Enabled Zero Divide**

For the remaining kinds of exception, a result is generated and written to the destination specified by the instruction causing the exception. The result may be a different value for the enabled and disabled conditions for some of these exceptions. The kinds of exception that deliver a result are the following:

- Disabled Invalid Operation
- Disabled Zero Divide
- Disabled Overflow
- Disabled Underflow
- Disabled Inexact
- Enabled Overflow
- **Enabled Underflow**
- Enabled Inexact

Subsequent sections define each of the floating-point exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of "traps" and "trap handlers". In this architecture, an FPSCR exception enable bit of 1 causes generation of the result value

specified in the IEEE standard for the "trap enabled" case; the expectation is that the exception will be detected by software, which will revise the result. An FPSCR exception enable bit of 0 causes generation of the "default result" value specified for the "trap disabled" (or "no trap occurs" or "trap is not implemented") case; the expectation is that the exception will not be detected by software, which will simply use the default result. The result to be delivered in each case for each exception is described in the sections below.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is desired for all exceptions, all FPSCR exception enable bits should be set to 0 and Ignore Exceptions Mode (see below) should be used. In this case the system floating-point enabled exception error handler is not invoked, even if floating-point exceptions occur: software can inspect the FPSCR exception bits if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to 1 and a mode other than Ignore Exceptions Mode must In this case the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The system floating-point enabled exception error handler is also invoked if a Move To FPSCR instruction causes an exception bit and the corresponding enable bit both to be 1; the Move To FPSCR instruction is considered to cause the enabled exception.

The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The location of these bits and the requirements for altering them are described in Book III, PowerPC Operating Environment Architecture. (The system floating-point enabled exception error handler is never invoked because of a disabled floating-point exception.) The effects of the four possible settings of these bits are as follows.

FE0 FE1 Description

Ignore Exceptions Mode

Floating-point exceptions do not cause the system floating-point enabled exception error handler to be invoked.

Imprecise Nonrecoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. produced by the excepting instruction may have been used by or may have affected subsequent instructions that are executed before the error handler is invoked.

1 0 Imprecise Recoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler that it can identify the excepting instruction and the operands, and correct the result. No results produced by the excepting instruction have been used by or have affected subsequent instructions that are executed before the error handler is invoked.

1 1 Precise Mode

The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.

In all cases, the question of whether a floating-point result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in subsequent sections, and is not affected by the value of the FE0 and FE1 bits.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions before the instruction at which the system floatingpoint enabled exception error handler is invoked have completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. (Recall that, for the two Imprecise modes, the instruction at which the system floating-point enabled exception error handler is invoked need not be the instruction that caused the exception.) The instruction at which the system floating-point enabled exception error handler is invoked has not been executed unless it is the excepting instruction, in which case it has been executed if the exception is not among those listed on page 90 as suppressed.

Programming Note -

In any of the three non-Precise modes, a Floating-Point Status and Control Register instruction can be used to force any exceptions, due to instructions initiated before the Floating-Point Status and Control Register instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)

In either of the Imprecise modes, a *Floating-Point Status and Control Register* instruction can be used to force any invocations of the system floating-point enabled exception error handler, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to occur. (This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.)

In order to obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to 0.
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to 1 for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to 1.
- Precise Mode may degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.

4.4.1 Invalid Operation Exception

4.4.1.1 Definition

An Invalid Operation Exception occurs when an operand is invalid for the specified operation. The invalid operations are:

- Any floating-point operation on a Signaling NaN (SNaN)
- For add or subtract operations, magnitude subtraction of infinities $(\infty \infty)$
- Division of infinity by infinity $(\infty \div \infty)$
- Division of zero by zero $(0 \div 0)$
- Multiplication of infinity by zero ($\infty \times 0$)
- Ordered comparison involving a NaN (Invalid Compare)
- Square root or reciprocal square root of a negative (and nonzero) number (Invalid Square Root)
- Integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN (Invalid Integer Convert)

In addition, an Invalid Operation Exception occurs if software explicitly requests this by executing an *mtfsfi, mtfsf,* or *mtfsb1* instruction that sets FPSCR_{VXSOFT} to 1 (Software Request).

Programming Note -

The purpose of $FPSCR_{VXSOFT}$ is to allow software to cause an Invalid Operation Exception for a condition that is not necessarily associated with the execution of a floating-point instruction. For example, it might be set by a program that computes a square root, if the source operand is negative.

4.4.1.2 Action

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

When Invalid Operation Exception is enabled (FPSCR_{VE}=1) and Invalid Operation occurs or software explicitly requests the exception, the following actions are taken:

1. One or two Invalid Operation Exceptions are set

 $\mathsf{FPSCR}_{\mathsf{VXSNAN}}$ (if SNaN) $\mathsf{FPSCR}_{\mathsf{VXISI}}$ (if $\infty - \infty$) (if $\infty \div \infty$) FPSCR_{VXIDI} (if $0 \div 0$) FPSCR_{VXZDZ} FPSCR_{VXIMZ} (if $\infty \times 0$) FPSCR_{VXVC} (if invalid comp) $\mathsf{FPSCR}_{\mathsf{VXSOFT}}$ (if software req) $\mathsf{FPSCR}_{\mathsf{VXSQRT}}$ (if invalid sqrt)

(if invalid int cvrt)

 $\mathsf{FPSCR}_{\mathsf{VXCVI}}$ 2. If the operation is an arithmetic, Floating Round to Single-Precision, or convert to integer operation,

> the target FPR is unchanged FPSCR_{FR FI} are set to zero FPSCR_{FPRF} is unchanged

3. If the operation is a compare,

FPSCR_{FR FI C} are unchanged

FPSCR_{FPCC} is set to reflect unordered

4. If software explicitly requests the exception,

FPSCR_{FR FI FPRF} are as set by the *mtfsfi*, mtfsf, or mtfsb1 instruction

When Invalid Operation Exception is disabled (FPSCR_{VF}=0) and Invalid Operation occurs or software explicitly requests the exception, the following actions are taken:

1. One or two Invalid Operation Exceptions are set

FPSCR_{VXSNAN} (if SNaN) $FPSCR_{VXISI}$ (if $\infty - \infty$) $\mathsf{FPSCR}_{\mathsf{VXIDI}}$ (if $\infty \div \infty$) $\mathsf{FPSCR}_{\mathsf{VXZDZ}}$ (if $0 \div 0$) $\mathsf{FPSCR}_{\mathsf{VXIMZ}}$ (if $\infty \times 0$) FPSCR_{VXVC} (if invalid comp) $\mathsf{FPSCR}_{\mathsf{VXSOFT}}$ (if software req) $\mathsf{FPSCR}_{\mathsf{VXSQRT}}$ (if invalid sqrt) FPSCR_{VXCVI} (if invalid int cvrt)

2. If the operation is an arithmetic or Floating Round to Single-Precision operation,

the target FPR is set to a Quiet NaN

FPSCR_{FR FI} are set to zero

FPSCR_{FPRF} is set to indicate the class of the result (Quiet NaN)

3. If the operation is a convert to 64-bit integer operation,

the target FPR is set as follows:

FRT is set to the most positive 64-bit integer if the operand in FRB is a positive number or $+\infty$, and to the most

negative 64-bit integer if the operand in FRB is a negative number, $-\infty$, or NaN $\mathsf{FPSCR}_\mathsf{FR}\,\mathsf{FI}$ are set to zero FPSCR_{FPRF} is undefined

4. If the operation is a convert to 32-bit integer operation,

the target FPR is set as follows:

FRT_{0:31} ← undefined

FRT_{32:63} are set to the most positive 32-bit integer if the operand in FRB is a positive number or $+ \infty$, and to the most negative 32-bit integer if the operand in FRB is a negative number, $-\infty$, or NaN

FPSCR_{FR FI} are set to zero FPSCR_{FPRF} is undefined

5. If the operation is a compare,

 $\mathsf{FPSCR}_{\mathsf{FR}\;\mathsf{FI}\;\mathsf{C}}$ are unchanged

FPSCR_{FPCC} is set to reflect unordered

6. If software explicitly requests the exception,

FPSCR_{FR FI FPRF} are as set by the *mtfsfi*, mtfsf, or mtfsb1 instruction

4.4.2 Zero Divide Exception

4.4.2.1 Definition

A Zero Divide Exception occurs when a Divide instruction is executed with a zero divisor value and a finite nonzero dividend value. It also occurs when a Reciprocal Estimate instruction (fres or frsqrte) is executed with an operand value of zero.

4.4.2.2 Action

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.

When Zero Divide Exception is enabled (FPSCR_{ZE}=1) and Zero Divide occurs, the following actions are taken:

1. Zero Divide Exception is set $FPSCR_{ZX} \leftarrow 1$

- 2. The target FPR is unchanged
- 3. FPSCR_{FR FI} are set to zero
- 4. FPSCR_{FPRF} is unchanged

When Zero Divide Exception is disabled (FPSCR_{ZF}=0) and Zero Divide occurs, the following actions are taken:

1. Zero Divide Exception is set

FPSCR_{7X} 1

- 2. The target FPR is set to \pm Infinity, where the sign is determined by the XOR of the signs of the operands
- 3. $FPSCR_{FR\ FI}$ are set to zero
- 4. FPSCR_{FPRF} is set to indicate the class and sign of the result (± Infinity)

4.4.3 Overflow Exception

4.4.3.1 Definition

Overflow occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.

4.4.3.2 Action

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

When Overflow Exception is enabled (FPSCR $_{OE}$ =1) and exponent overflow occurs, the following actions are taken:

- Overflow Exception is set FPSCR_{OX} ← 1
- For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by subtracting 1536
- 3. For single-precision arithmetic instructions and the *Floating Round to Single-Precision* instruction, the exponent of the normalized intermediate result is adjusted by subtracting 192
- The adjusted rounded result is placed into the target FPR
- FPSCR_{FPRF} is set to indicate the class and sign of the result (± Normal Number)

When Overflow Exception is disabled (FPSCR_{OE}=0) and overflow occurs, the following actions are taken:

- Overflow Exception is set
 - FPSCR_{OX} ← 1
- 2. Inexact Exception is set
 - FPSCR_{XX} ← 1
- The result is determined by the rounding mode (FPSCR_{RN}) and the sign of the intermediate result as follows:
 - A. Round to Nearest
 - Store \pm Infinity, where the sign is the sign of the intermediate result
 - B. Round toward Zero
 - Store the format's largest finite number with the sign of the intermediate result
 - C. Round toward + Infinity
 - For negative overflow, store the format's most negative finite number; for positive overflow, store + Infinity
 - D. Round toward Infinity
 - For negative overflow, store Infinity; for positive overflow, store the format's largest finite number
- 4. The result is placed into the target FPR
- 5. $FPSCR_{FR}$ is undefined
- FPSCR_{FI} is set to 1
- FPSCR_{FPRF} is set to indicate the class and sign of the result (± Infinity or ± Normal Number)

4.4.4 Underflow Exception

4.4.4.1 Definition

Underflow Exception is defined separately for the enabled and disabled states:

- Enabled:
 - Underflow occurs when the intermediate result is "Tiny".
- Disabled:
 - Underflow occurs when the intermediate result is "Tiny" and there is "Loss of Accuracy".

A "Tiny" result is detected before rounding, when a nonzero intermediate result computed as though both the precision and the exponent range were unbounded would be less in magnitude than the smallest normalized number.

If the intermediate result is "Tiny" and Underflow Exception is disabled (FPSCR $_{\rm UE}$ =0) then the intermediate result is denormalized (see Section 4.3.4, "Normalization and Denormalization" on page 87) and rounded (see Section 4.3.6, "Rounding" on page 89) before being placed into the target FPR.

"Loss of Accuracy" is detected when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

4.4.4.2 Action

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

When Underflow Exception is enabled (FPSCR $_{\rm UE}$ =1) and exponent underflow occurs, the following actions are taken:

- 1. Underflow Exception is set
 - FPSCR_{UX} ← 1
- For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by adding 1536
- For single-precision arithmetic instructions and the Floating Round to Single-Precision instruction, the exponent of the normalized intermediate result is adjusted by adding 192
- The adjusted rounded result is placed into the target FPR
- FPSCR_{FPRF} is set to indicate the class and sign of the result (± Normalized Number)

Programming Note

The FR and FI bits are provided to allow the system floating-point enabled exception error handler, when invoked because of an Underflow Exception, to simulate a "trap disabled" environment. That is, the FR and FI bits allow the system floating-point enabled exception error handler to unround the result, thus allowing the result to be denormalized.

When Underflow Exception is disabled (FPSCR_{UF}=0) and underflow occurs, the following actions are taken:

- 1. Underflow Exception is set FPSCR_{UX} ← 1
- 2. The rounded result is placed into the target FPR
- 3. FPSCR_{FPRF} is set to indicate the class and sign of the result (\pm Normalized Number, \pm Denormalized Number, or \pm Zero)

4.4.5 Inexact Exception

4.4.5.1 Definition

An Inexact Exception occurs when one of two conditions occur during rounding:

- 1. The rounded result differs from the intermediate result assuming both the precision and the exponent range of the intermediate result to be unbounded. In this case the result is said to be inexact. (If the rounding causes an enabled Overflow Exception or an enabled Underflow Exception, an Inexact Exception also occurs only if the significands of the rounded result and the intermediate result differ.)
- 2. The rounded result overflows and Overflow Exception is disabled.

4.4.5.2 Action

The action to be taken does not depend on the setting of the Inexact Exception Enable bit of the FPSCR.

When Inexact Exception occurs, the following actions are taken:

- 1. Inexact Exception is set FPSCR_{XX} ← 1
- 2. The rounded or overflowed result is placed into the target FPR
- 3. FPSCR_{FPRF} is set to indicate the class and sign of the result

Programming Note

In some implementations, enabling Inexact Exceptions may degrade performance more than does enabling other types of floating-point excep-

4.5 Floating-Point Execution **Models**

All implementations of this architecture must provide the equivalent of the following execution models to ensure that identical results are obtained.

Special rules are provided in the definition of the computational instructions for the infinities, denormalized numbers and NaNs. The material in the remainder of this section applies to instructions that have numeric operands and a numeric result (i.e., operands and result that are not infinities or NaNs), and that cause no exceptions. See Section 4.3.2, "Value Representation" on page 86 and Section 4.4, "Floating-Point Exceptions" on page 89 for the cases not covered here.

Although the double format specifies an 11-bit exponent, exponent arithmetic makes use of two additional bits to avoid potential transient overflow conditions. One extra bit is required when denormalized doubleprecision numbers are prenormalized. The second bit is required to permit the computation of the adjusted exponent value in the following cases when the corresponding exception enable bit is 1:

- Underflow during multiplication using a denormalized operand.
- Overflow during division using a denormalized divisor.

The IEEE standard includes 32-bit and 64-bit arith-The standard requires that single-precision arithmetic be provided for single-precision operands. The standard permits double-precision floating-point operations to have either (or both) single-precision or double-precision operands, but states that singleprecision floating-point operations should not accept double-precision operands. The PowerPC Architecture follows these guidelines; double-precision arithmetic instructions can have operands of either or both precisions, while single-precision arithmetic instructions require all operands to be single-precision. Doubleprecision arithmetic instructions and fcfid produce double-precision values, while single-precision arithmetic instructions produce single-precision values.

For arithmetic instructions, conversions from doubleprecision to single-precision must be done explicitly by software, while conversions from single-precision to double-precision are done implicitly.

4.5.1 Execution Model for IEEE Operations

The following description uses 64-bit arithmetic as an example. 32-bit arithmetic is similar except that the FRACTION is a 23-bit field, and the single-precision Guard, Round, and Sticky bits (described in this section) are logically adjacent to the 23-bit FRACTION field

IEEE-conforming significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:55 comprise the significand of the intermediate result.




Figure 34. IEEE 64-bit execution model

The S bit is the sign bit.

The C bit is the carry bit, which captures the carry out of the significand.

The L bit is the leading unit bit of the significand, which receives the implicit bit from the operand.

The FRACTION is a 52-bit field that accepts the fraction of the operand.

The Guard (G), Round (R), and Sticky (X) bits are extensions to the low-order bits of the accumulator. The G and R bits are required for postnormalization of the result. The G, R, and X bits are required during rounding to determine if the intermediate result is equally near the two nearest representable values. The X bit serves as an extension to the G and R bits by representing the logical OR of all bits that may appear to the low-order side of the R bit, due either to shifting the accumulator right or to other generation of low-order result bits. The G and R bits participate in the left shifts with zeros being shifted into the R bit. Figure 35 shows the significance of the G, R, and X bits with respect to the intermediate result (IR), the representable number next lower in magnitude (NL), and the representable number next higher in magnitude (NH).

GRX	Interpretation
0 0 0	IR is exact
0 0 1 0 1 0 0 1 1	IR closer to NL
1 0 0	IR midway between NL and NH
1 0 1 1 1 0 1 1 1	IR closer to NH

Figure 35. Interpretation of G, R, and X bits

After normalization, the intermediate result is rounded, using the rounding mode specified by FPSCR_{RN}. If rounding results in a carry into C, the significand is shifted right one position and the exponent incremented by one. This yields an inexact result and possibly also exponent overflow. Fraction bits to the left of the bit position used for rounding are stored into the FPR and low-order bit positions, if any, are set to zero.

Four user-selectable rounding modes are provided through FPSCR_{RN} as described in Section 4.3.6, "Rounding" on page 89. For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 36 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers in the IEEE execution model.

Format	Guard	Round	Sticky
Double	G bit	1	X bit
Single	24		OR of 26:52, G, R, X

Figure 36. Location of the Guard, Round, and Sticky bits in the IEEE execution model

Rounding can be treated as though the significand were shifted right, if required, until the least significant bit to be retained is in the low-order bit position of the FRACTION. If any of the Guard, Round, or Sticky bits is nonzero, then the result is inexact.

Z1 and Z2, as defined on page 89, can be used to approximate the result in the target format when one of the following rules is used.

Round to Nearest

Guard bit = 0

The result is truncated. (Result exact (GRX = 000) or closest to next lower value in magnitude (GRX = 001, 010, or 011))

Guard bit = 1

Depends on Round and Sticky bits:

Case a

If the Round or Sticky bit is 1 (inclusive), the result is incremented. (Result closest to next higher value in magnitude (GRX = 101, 110, or 111))

Case b

If the Round and Sticky bits are 0 (result midway between closest representable values), then if the low-order bit of the result is 1 the result is incremented. Otherwise (the low-order bit of the result is 0) the result is truncated (this is the case of a tie rounded to even).

Round toward Zero

Choose the smaller in magnitude of Z1 or Z2. If the Guard, Round, or Sticky bit is nonzero, the result is inexact.

- Round toward + Infinity Choose Z1.
- Round toward Infinity Choose Z2.

Where the result is to have fewer than 53 bits of precision because the instruction is a Floating Round to Single-Precision or single-precision arithmetic instruction, the intermediate result is either normalized or placed in correct denormalized form before being

4.5.2 Execution Model for **Multiply-Add Type Instructions**

The PowerPC Architecture provides a special form of instruction that performs up to three operations in one instruction (a multiplication, an addition, and a negation). With this added capability comes the special ability to produce a more exact intermediate result as input to the rounder. 32-bit arithmetic is similar except that the FRACTION field is smaller.

Multiply-add significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:106 comprise the significand of the intermediate result.



Figure 37. Multiply-add 64-bit execution model

The first part of the operation is a multiplication. The multiplication has two 53-bit significands as inputs, which are assumed to be prenormalized, and produces a result conforming to the above model. If there is a carry out of the significand (into the C bit), then the significand is shifted right one position, shifting the L bit (leading unit bit) into the most significant bit of the FRACTION and shifting the C bit (carry out) into the L bit. All 106 bits (L bit, the FRACTION) of the product take part in the add operation. If the exponents of the two inputs to the adder are not equal, the significand of the operand with the smaller exponent is aligned (shifted) to the right by an amount that is added to that exponent to make it equal to the other input's exponent. Zeros are shifted into the left of the significand as it is aligned and bits shifted out of bit 105 of the significand are ORed into the X' bit. The add operation also produces a result conforming to the above model with the X' bit taking part in the add operation.

The result of the addition is then normalized, with all bits of the addition result, except the X' bit, participating in the shift. The normalized result serves as the intermediate result that is input to the rounder.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 38 shows the positions of the Guard, Round, and Sticky bits for double-precision and singleprecision floating-point numbers in the multiply-add execution model.

Format	Guard	Round	Sticky
Double	53		OR of 55:105, X'
Single	24		OR of 26:105, X'

Figure 38. Location of the Guard, Round, and Sticky bits in the multiply-add execution model

The rules for rounding the intermediate result are the same as those given in Section 4.5.1, "Execution Model for IEEE Operations" on page 95.

If the instruction is Floating Negative Multiply-Add or Floating Negative Multiply-Subtract, the final result is negated.

4.6 Floating-Point Processor Instructions

4.6.1 Floating-Point Storage Access Instructions

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.12.2, "Effective Address Calculation" on page 14.

Programming Note

The *la* extended mnemonic permits computing an effective address as a *Load* or *Store* instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address. This extended mnemonic is described in Section B.9, "Miscellaneous Mnemonics" on page 153.

4.6.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

4.6.2 Floating-Point Load Instructions

There are two basic forms of load instruction: single-precision and double-precision. Because the FPRs support only floating-point double format, single-precision *Load Floating-Point* instructions convert single-precision data to double format prior to loading the operand into the target FPR. The conversion and loading steps are as follows.

Let WORD_{0:31} be the floating-point single-precision operand accessed from storage.

Normalized Operand

```
if WORD_{1:8} > 0 and WORD_{1:8} < 255 then FRT_{0:1} \leftarrow WORD_{0:1} FRT_{2} \leftarrow \neg WORD_{1} FRT_{3} \leftarrow \neg WORD_{1} FRT_{4} \leftarrow \neg WORD_{1} FRT_{5:63} \leftarrow WORD_{2:31} \mid\mid ^{29}0
```

Denormalized Operand

```
if WORD<sub>1:8</sub> = 0 and WORD<sub>9:31</sub> \neq 0 then sign \triangleleft WORD<sub>0</sub> exp \triangleleft -126 frac<sub>0:52</sub> \triangleleft 0b0 || WORD<sub>9:31</sub> || <sup>29</sup>0 normalize the operand do while frac<sub>0</sub> = 0 frac \triangleleft frac<sub>1:52</sub> || 0b0 exp \triangleleft exp - 1 FRT<sub>0</sub> \triangleleft sign FRT<sub>1:11</sub> \triangleleft exp + 1023 FRT<sub>1:63</sub> \triangleleft frac<sub>1:52</sub>
```

Zero / Infinity / NaN

```
if WORD<sub>1:8</sub> = 255 or WORD<sub>1:31</sub> = 0 then

FRT<sub>0:1</sub> ← WORD<sub>0:1</sub>

FRT<sub>2</sub> ← WORD<sub>1</sub>

FRT<sub>3</sub> ← WORD<sub>1</sub>

FRT<sub>4</sub> ← WORD<sub>1</sub>

FRT<sub>5:63</sub> ← WORD<sub>2:31</sub> || <sup>29</sup>0
```

For double-precision *Load Floating-Point* instructions no conversion is required, as the data from storage are copied directly into the FPR.

Many of the *Load Floating-Point* instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if $RA \neq 0$, the effective address is placed into register RA and the storage element (word or doubleword) addressed by EA is loaded into FRT.

Note: Recall that RA and RB denote General Purpose Registers, while FRT denotes a Floating-Point Register.

Load Floating-Point Single D-form

Ifs FRT,D(RA)

48	FRT	RA	D
0	6	11	16 31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + EXTS(D)
FRT \leftarrow DOUBLE(MEM(EA, 4))
```

Let the effective address (EA) be the sum (RA|0)+D.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 97) and placed into register FRT.

Special Registers Altered:

None

Load Floating-Point Single Indexed X-form

Ifsx FRT,RA,RB

31	FRT	RA	RB	535	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
FRT \leftarrow DOUBLE (MEM(EA, 4))
```

Let the effective address (EA) be the sum (RA|0)+(RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 97) and placed into register FRT.

Special Registers Altered:

None

Load Floating-Point Single with Update D-form

Ifsu FRT,D(RA)

49	FRT	RA	D	
0	6	11	16	31

```
EA ← (RA) + EXTS(D)

FRT ← DOUBLE(MEM(EA, 4))

RA ← EA
```

Let the effective address (EA) be the sum (RA)+D.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 97) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Single with Update Indexed X-form

Ifsux FRT,RA,RB

31	FRT	RA	RB	567	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)

FRT ← DOUBLE (MEM (EA, 4))

RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 97) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Double D-form

Ifd FRT,D(RA)

Γ	50	FRT	RA	D	
(0	6	11	16	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA)
EA \leftarrow b + EXTS(D)
FRT \leftarrow MEM(EA, 8)

Let the effective address (EA) be the sum (RA|0)+D.

The doubleword in storage addressed by EA is placed into register FRT.

Special Registers Altered:

None

Load Floating-Point Double Indexed X-form

Ifdx FRT,RA,RB

31	FRT	RA	RB	599	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

The doubleword in storage addressed by EA is placed into register FRT.

Special Registers Altered:

None

Load Floating-Point Double with Update D-form

Ifdu FRT,D(RA)

51	FRT	RA	D	
0	6	11	16	31

Let the effective address (EA) be the sum (RA)+D.

The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Double with Update Indexed X-form

Ifdux FRT,RA,RB

31	FRT	RA	RB	631	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA)+(RB).

The doubleword in storage addressed by EA is placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

4.6.3 Floating-Point Store Instructions

There are three basic forms of store instruction: single-precision, double-precision, and integer. The integer form is provided by the Store Floating-Point as Integer Word instruction, described on page 103. Because the FPRs support only floating-point double format for floating-point data, single-precision Store Floating-Point instructions convert double-precision data to single format prior to storing the operand into storage. The conversion steps are as follows.

Let WORD_{0:31} be the word in storage written to.

No Denormalization Required (includes Zero / Infinity / NaN)

```
if FRS_{1.11} > 896 or FRS_{1.63} = 0 then
     WORD_{0:1} + FRS_{0:1}
     WORD<sub>2:31</sub> ← FRS<sub>5:34</sub>
```

Denormalization Required

```
if 874 \le FRS_{1\cdot11} \le 896 then
     sign ← FRS<sub>0</sub>
     exp ← FRS<sub>1:11</sub> - 1023
    frac ← 0b1 || FRS<sub>12:63</sub>
     denormalize operand
          do while exp < -126
              frac ← 0b0 || frac<sub>0:62</sub>
               exp + exp + 1
     WORD<sub>0</sub> ← sign
    WORD_{1:8} \leftarrow 0x00
     WORD<sub>9:31</sub> ← frac<sub>1:23</sub>
else WORD ← undefined
```

Notice that if the value to be stored by a singleprecision Store Floating-Point instruction is larger in magnitude than the maximum number representable in single format, the first case above (No Denormalization Required) applies. The result stored in WORD is then a well-defined value, but is not numerically equal to the value in the source register (i.e., the result of a single-precision Load Floating-Point from WORD will not compare equal to the contents of the original source register).

For double-precision Store Floating-Point instructions and for the Store Floating-Point as Integer Word instruction no conversion is required, as the data from the FPR are copied directly into storage.

Many of the Store Floating-Point instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if RA≠0, the effective address is placed into register RA.

Note: Recall that RA and RB denote General Purpose Registers, while FRS denotes a Floating-Point Register.

Store Floating-Point Single D-form

stfs FRS,D(RA)

52	FRS	RA	D
0	6	11	16 31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + EXTS(D)
MEM(EA, 4) \leftarrow SINGLE((FRS))
```

Let the effective address (EA) be the sum (RA|0)+D.

The contents of register FRS are converted to single format (see page 100) and stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Single Indexed X-form

stfsx FRS,RA,RB

31	FRS	RA	RB	663	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
MEM(EA, 4) \leftarrow SINGLE((FRS))
```

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of register FRS are converted to single format (see page 100) and stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Single with Update D-form

stfsu FRS,D(RA)

53	FRS	RA	D	
0	6	11	16	31

Let the effective address (EA) be the sum (RA)+D.

The contents of register FRS are converted to single format (see page 100) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Floating-Point Single with Update Indexed X-form

stfsux FRS,RA,RB

31	FRS	RA	RB	695	/
0	6	11	16	21	31

```
EA ← (RA) + (RB)

MEM(EA, 4) ← SINGLE((FRS))

RA ← EA
```

Let the effective address (EA) be the sum (RA)+(RB).

The contents of register FRS are converted to single format (see page 100) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point Double D-form

stfd FRS,D(RA)

54	FRS	RA	D	
0	6	11	16	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + EXTS(D) MEM(EA, 8) \leftarrow (FRS)

Let the effective address (EA) be the sum (RA|0)+D.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Double Indexed X-form

stfdx FRS,RA,RB

31	FRS	RA	RB	727	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 8) \leftarrow (FRS)

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Double with Update D-form

stfdu FRS,D(RA)

55	FRS	RA	D	
0	6	11	16	31

EA
$$\leftarrow$$
 (RA) + EXTS(D)
MEM(EA, 8) \leftarrow (FRS)
RA \leftarrow EA

Let the effective address (EA) be the sum (RA)+D.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Floating-Point Double with Update Indexed X-form

stfdux FRS,RA,RB

	31	FRS	RA	RB	759	/	l
L	0	6	11	16	21	31	

Let the effective address (EA) be the sum (RA)+(RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point as Integer Word Indexed X-form

stfiwx FRS,RA,RB

Γ	31	FRS	RA	RB	983	/
(0	6	11	16	21	31

```
if RA = 0 then b \bullet 0
else b \bullet (RA)
EA \bullet b + (RB)
MEM(EA, 4) \bullet (FRS)<sub>32-63</sub>
```

Let the effective address (EA) be the sum (RA|0)+(RB).

The contents of the low-order 32 bits of register FRS are stored, without conversion, into the word in storage addressed by EA.

If the contents of register FRS were produced, either directly or indirectly, by a Load Floating-Point Single instruction, a single-precision Arithmetic instruction, or frsp, then the value stored is undefined. (The contents of register FRS are produced directly by such an instruction if FRS is the target register for the instruction. The contents of register FRS are produced indirectly by such an instruction if FRS is the final target register of a sequence of one or more Floating-Point Move instructions, with the input to the sequence having been produced directly by such an instruction.)

Special Registers Altered:

4.6.4 Floating-Point Move Instructions

These instructions copy data from one floating-point register to another, altering the sign bit (bit 0) as described below for *fneg, fabs*, and *fnabs*. These instructions treat NaNs just like any other kind of

value (e.g., the sign bit of a NaN may be altered by *fneg, fabs*, and *fnabs*). These instructions do not alter the FPSCR.

Floating Move Register X-form

fmr	FRT,FRB	(Rc=0)
fmr.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	72	Rc
0	6	11	16	21	31

The contents of register FRB are placed into register FRT.

Special Registers Altered:

CR1 (if Rc=1)

Floating Negate X-form

fneg	FRT,FRB	(Rc=0)
fneg.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	40	Rc
0	6	11	16	21	31

The contents of register FRB with bit 0 inverted are placed into register FRT.

Special Registers Altered:

CR1 (if Rc=1)

Floating Absolute Value X-form

fabs	FRT,FRB	(Rc=0)
fabs.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	264	Rc
0	6	11	16	21	31

The contents of register FRB with bit 0 set to zero are placed into register FRT.

Special Registers Altered:

CR1 (if Rc=1)

Floating Negative Absolute Value X-form

fnabs	FRT,FRB	(Rc=0)
fnabs.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	136	Rc
0	6	11	16	21	31

The contents of register FRB with bit 0 set to one are placed into register FRT.

Special Registers Altered:

CR1 (if Rc=1)

4.6.5 Floating-Point Arithmetic Instructions

4.6.5.1 Floating-Point Elementary Arithmetic Instructions

Floating Add [Single] A-form

fadd	FRT,FRA,FRB	(Rc=0)
fadd.	FRT,FRA,FRB	(Rc=1)

[POWER mnemonics: fa, fa.]

63	FRT	FRA	FRB	///	21	Rc
0	6	11	16	21	26	31
fadds fadds.	,	RA,FRB RA,FRB			(Rc=	=0) =1)
59	FRT	FRA	FRB	///	21	Rc
0	6	11	16	21	26	31

The floating-point operand in register FRA is added to the floating-point operand in register FRB.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one.

 $\mbox{FPSCR}_{\mbox{FPRF}}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mbox{FPSCR}_{\mbox{VE}}{=}\,1.$

Special Registers Altered:

FPRF FR FI
FX OX UX XX
VXSNAN VXISI
CR1 (if Rc=1)

Floating Subtract [Single] A-form

FRT,FRA,FRB

fsub

	fsub.	FRT,FI	RA,FRB	(Rc=			
[POWER mnemonics: fs, fs.]							
	63	FRT	FRA	FRB	///	20	Rc

(Rc=0)

00				,,,	_~	
0	6	11	16	21	26	31
fsubs FRT,FRA,FRB fsubs. FRT,FRA,FRB					(Rc= (Rc=	
59	FRT	FRA	FRB	///	20	Rc
0	6	11	16	24	26	24

The floating-point operand in register FRB is subtracted from the floating-point operand in register FRA.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

The execution of the *Floating Subtract* instruction is identical to that of *Floating Add*, except that the contents of FRB participate in the operation with the sign bit (bit 0) inverted.

 $\mbox{FPSCR}_{\mbox{FPRF}}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mbox{FPSCR}_{\mbox{VE}}{=}\,1$.

Special Registers Altered:

FPRF FR FI
FX OX UX XX
VXSNAN VXISI
CR1 (if Rc=1)

Floating Multiply [Single] A-form

fmul FRT, FRA, FRC (Rc=0)fmul. FRT, FRA, FRC (Rc=1)

[POWER mnemonics: fm. fm.]

[FOWER IIII	nemonics.	1111, 1111.]				
63	FRT	FRA	///	FRC	25	Rc
0	6	11	16	21	26	31
fmuls fmuls.		RA,FRC RA,FRC			(Rc=	=0) =1)
59	FRT	FRA	///	FRC	25	Rc

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPSCR_{FPRF} is set to the class and sign of the result, except for Invalid Operation Exceptions when $FPSCR_{VF}=1$.

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXIMZ CR1

(if Rc=1)

Floating Divide [Single] A-form

fdiv	FRT,FRA,FRB	(Rc=0)
fdiv.	FRT,FRA,FRB	(Rc=1)

[POWER mnemonics: fd, fd.]

	[,,				
	63	FRT	FRA	FRB	///	18	Rc
	0	6	11	16	21	26	31
fdivs FRT,FRA,FRB fdivs. FRT,FRA,FRB				(Rc=	=0) =1)		
	59	FRT	FRA	FRB	///	18	Rc

0 6 11 16 21 26 31	59	FKI	FKA	FKD	///	10	IKC
	0	6	11	16	21	26	31

The floating-point operand in register FRA is divided by the floating-point operand in register FRB. The remainder is not supplied as a result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Floating-point division is based on exponent subtraction and division of the significands.

FPSCR_{FPRF} is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR_{VE}= 1 and Zero Divide Exceptions when $FPSCR_{ZE} = 1$.

Special Registers Altered:

FPRF FR FI FX OX UX ZX XX VXSNAN VXIDI VXZDZ CR1

4.6.5.2 Floating-Point Multiply-Add Instructions

These instructions combine a multiply and an add operation without an intermediate rounding operation. The fraction part of the intermediate product is 106 bits wide (L bit, FRACTION), and all 106 bits take part in the add/subtract portion of the instruction.

Status bits are set as follows.

 Overflow, Underflow, and Inexact Exception bits, the FR and FI bits, and the FPRF field are set based on the final result of the operation, and not on the result of the multiplication.

Invalid Operation Exception bits are set as if the multiplication and the addition were performed using two separate instructions (fmul[s], followed by fadd[s] or fsub[s]). That is, multiplication of infinity by 0 or of anything by an SNaN, and/or addition of an SNaN, cause the corresponding exception bits to be set.

Floating Multiply-Add [Single] A-form

fmadd	FRT,FRA,FRC,FRB	(Rc=0)
fmadd.	FRT,FRA,FRC,FRB	(Rc=1)

[POWER mnemonics: fma, fma.]

63	FRT	FRA	FRB	FRC	29	Rc
0	6	11	16	21	26	31

$$\begin{array}{lll} \text{fmadds} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=0}) \\ \text{fmadds.} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=1}) \end{array}$$

59	FRT	FRA	FRB	FRC	29	Rc
0	6	11	16	21	26	31

The operation

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

 $\mbox{FPSCR}_{\mbox{FPRF}}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mbox{FPSCR}_{\mbox{VE}}{=}\,1$.

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ CR1

(if Rc=1)

Floating Multiply-Subtract [Single] A-form

fmsub	FRT,FRA,FRC,FRB	(Rc=0)
fmsub.	FRT,FRA,FRC,FRB	(Rc=1)

[POWER mnemonics: fms, fms.]

63	FRT	FRA	FRB	FRC	28	Rc
0	6	11	16	21	26	31

fmsubs	FRT,FRA,FRC,FRB	(Rc=0)
fmsubs.	FRT,FRA,FRC,FRB	(Rc=1)

59	FRT	FRA	FRB	FRC	28	Rc
0	6	11	16	21	26	31

The operation

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

 $\label{eq:FPSCR} \begin{array}{llll} \text{FPSCR}_{\text{FPRF}} \text{ is set to the class and sign of the result,} \\ \text{except} & \text{for Invalid Operation Exceptions when} \\ \text{FPSCR}_{\text{VE}} = 1 \, . \end{array}$

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ CR1

Floating Negative Multiply-Add [Single] A-form

fnmadd FRT,FRA,FRC,FRB (Rc=0) fnmadd. FRT,FRA,FRC,FRB (Rc=1)

[POWER mnemonics: fnma, fnma.]

63	FRT	FRA	FRB	FRC	31	Rc
0	6	11	16	21	26	31

 $\begin{array}{lll} \text{fnmadds} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=0}) \\ \text{fnmadds.} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=1}) \end{array}$

59	FRT	FRA	FRB	FRC	31	Rc
0	6	11	16	21	26	31

The operation

$$FRT \leftarrow - ([(FRA) \times (FRC)] + (FRB))$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the *Floating Multiply-Add* instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of 0.
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

 $\label{eq:FPSCR} \begin{array}{lll} \text{FPSCR}_{\text{FPRF}} \text{ is set to the class and sign of the result,} \\ \text{except} & \text{for Invalid Operation Exceptions when} \\ \text{FPSCR}_{\text{VE}} = 1 \,. \end{array}$

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

CR1 (if Rc=1)

Floating Negative Multiply-Subtract [Single] A-form

 $\begin{array}{lll} \text{fnmsub} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=0}) \\ \text{fnmsub.} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=1}) \end{array}$

[POWER mnemonics: fnms, fnms.]

63	FRT	FRA	FRB	FRC	30	Rc
0	6	11	16	21	26	31

 $\begin{array}{lll} \text{fnmsubs} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=0}) \\ \text{fnmsubs.} & \text{FRT,FRA,FRC,FRB} & (\text{Rc=1}) \end{array}$

59	FRT	FRA	FRB	FRC	30	Rc
0	6	11	16	21	26	31

The operation

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the *Floating Multiply-Subtract* instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit of 0.
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

$$\label{eq:FPSCR} \begin{split} \text{FPSCR}_{\text{FPRF}} \text{ is set to the class and sign of the result,} \\ \text{except} \quad \text{for} \quad \text{Invalid} \quad \text{Operation} \quad \text{Exceptions} \quad \text{when} \\ \text{FPSCR}_{\text{VF}} = 1 \,. \end{split}$$

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ CR1

4.6.6 Floating-Point Rounding and Conversion Instructions

Programming Note -

Examples of uses of these instructions to perform various conversions can be found in Section C.2, "Floating-Point Conversions" on page 158.

Floating Round to Single-Precision X-form

frsp	FRT,FRB	(Rc=0)
frsp.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	12	Rc
0	6	11	16	21	31

The floating-point operand in register FRB is rounded to single-precision, using the rounding mode specified by $\mathsf{FPSCR}_\mathsf{RN}$, and placed into register FRT.

The rounding is described fully in Section A.1, "Floating-Point Round to Single-Precision Model" on page 133.

 $\mbox{FPSCR}_{\mbox{FPRF}}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $\mbox{FPSCR}_{\mbox{VE}}{=}\,1$.

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN CR1

Floating Convert To Integer Doubleword X-form

fctid FRT,FRB (Rc=0) fctid. FRT,FRB (Rc=1)

63	FRT	///	FRB	814	Rc
0	6	11	16	21	31

The floating-point operand in register FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode specified by $\mathsf{FPSCR}_\mathsf{RN}$, and placed into register FRT.

If the operand in FRB is greater than $2^{63}-1$, then FRT is set to $0x7FFF_FFFF_FFFF$. If the operand in FRB is less than -2^{63} , then FRT is set to $0x8000_0000_0000_0000$.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 138.

Except for enabled Invalid Operation Exceptions, $FPSCR_{FPRF}$ is undefined. $FPSCR_{FR}$ is set if the result is incremented when rounded. $FPSCR_{FI}$ is set if the result is inexact.

Special Registers Altered:

FPRF (undefined) FR FI FX XX VXSNAN VXCVI CR1

(if Rc=1)

Floating Convert To Integer Doubleword with round toward Zero X-form

 $\begin{array}{lll} \text{fctidz} & \text{FRT,FRB} & (\text{Rc=0}) \\ \text{fctidz.} & \text{FRT,FRB} & (\text{Rc=1}) \\ \end{array}$

63	FRT	///	FRB	815	Rc
0	6	11	16	21	31

The floating-point operand in register FRB is converted to a 64-bit signed fixed-point integer, using the rounding mode Round toward Zero, and placed into register FRT.

If the operand in FRB is greater than $2^{63}-1$, then FRT is set to $0x7FFF_FFFF_FFFF$. If the operand in FRB is less than -2^{63} , then FRT is set to $0x8000_0000_0000_0000$.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 138.

Except for enabled Invalid Operation Exceptions, $FPSCR_{FPRF}$ is undefined. $FPSCR_{FR}$ is set if the result is incremented when rounded. $FPSCR_{FI}$ is set if the result is inexact.

Special Registers Altered:

FPRF (undefined) FR FI FX XX VXSNAN VXCVI CR1

Floating Convert To Integer Word X-form

 $\begin{array}{lll} \text{fctiw} & \text{FRT,FRB} & (\text{Rc=0}) \\ \text{fctiw.} & \text{FRT,FRB} & (\text{Rc=1}) \\ \end{array}$

[POWER2 mnemonics: fcir, fcir.]

63	FRT	///	FRB	14	Rc
0	6	11	16	21	31

The floating-point operand in register FRB is converted to a 32-bit signed fixed-point integer, using the rounding mode specified by $FPSCR_{RN}$, and placed into $FRT_{32:63}$. The contents of $FRT_{0:31}$ are undefined.

If the operand in FRB is greater than 2^{31} – 1, then bits 32:63 of FRT are set to 0x7FFF_FFFF. If the operand in FRB is less than – 2^{31} , then bits 32:63 of FRT are set to 0x8000_0000.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 138.

Except for enabled Invalid Operation Exceptions, $FPSCR_{FPRF}$ is undefined. $FPSCR_{FR}$ is set if the result is incremented when rounded. $FPSCR_{FI}$ is set if the result is inexact.

Special Registers Altered:

FPRF (undefined) FR FI FX XX VXSNAN VXCVI

CR1 (if Rc=1)

Floating Convert To Integer Word with round toward Zero X-form

fctiwz FRT,FRB (Rc=0) fctiwz. FRT,FRB (Rc=1)

[POWER2 mnemonics: fcirz, fcirz.]

63	FRT	///	FRB	15	Rc
0	6	11	16	21	31

The floating-point operand in register FRB is converted to a 32-bit signed fixed-point integer, using the rounding mode Round toward Zero, and placed into $FRT_{32:63}$. The contents of $FRT_{0:31}$ are undefined.

If the operand in FRB is greater than $2^{31} - 1$, then bits 32:63 of FRT are set to 0x7FFF_FFFF. If the operand in FRB is less than -2^{31} , then bits 32:63 of FRT are set to 0x8000_0000.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 138.

Except for enabled Invalid Operation Exceptions, $FPSCR_{FPRF}$ is undefined. $FPSCR_{FR}$ is set if the result is incremented when rounded. $FPSCR_{FI}$ is set if the result is inexact.

Special Registers Altered:

FPRF (undefined) FR FI FX XX VXSNAN VXCVI CR1

Floating Convert From Integer Doubleword X-form

fcfid	FRT,FRB	(Rc=0)
fcfid.	FRT,FRB	(Rc=1)

63	FRT	///	FRB	846	Rc
0	6	11	16	21	31

The 64-bit signed fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to double-precision, using the rounding mode specified by FPSCR_{RN}, and placed into register FRT.

The conversion is described fully in Section A.3, "Floating-Point Convert from Integer Model" on page 141.

FPSCR_{FPRF} is set to the class and sign of the result. $\label{eq:fpscr} \text{FPSCR}_{\text{FR}} \ \text{is set if the result is incremented when}$ rounded. FPSCR_{FI} is set if the result is inexact.

Special Registers Altered:

4.6.7 Floating-Point Compare Instructions

The floating-point *Compare* instructions compare the contents of two floating-point registers. Comparison ignores the sign of zero (i.e., regards + 0 as equal to - 0). The comparison can be ordered or unordered.

The comparison sets one bit in the designated CR field to 1 and the other three to 0. The FPCC is set in the same way.

The CR field and the FPCC are set as follows.

Bit	Name	Description
0	FL	(FRA) < (FRB)
1	FG	(FRA) > (FRB)
2	FE	(FRA) = (FRB)
3	FU	(FRA) ? (FRB) (unordered)

Floating Compare Unordered X-form

fcmpu BF,FRA,FRB

63	BF	//	FRA	FRB	0	/
0	6	9	11	16	21	31

```
if (FRA) is a NaN or
    (FRB) is a NaN then c ← 0b0001
else if (FRA) < (FRB) then c ← 0b1000
else if (FRA) > (FRB) then c ← 0b0100
else c ← 0b0010
FPCC ← c
CR<sub>4×BF:4×BF+3</sub> ← C
if (FRA) is an SNaN or
    (FRB) is an SNaN then
    VXSNAN ← 1
```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set.

Special Registers Altered:

CR field BF FPCC FX VXSNAN

Floating Compare Ordered X-form

fcmpo BF,FRA,FRB

63	BF	//	FRA	FRB	32	/
0	6	9	11	16	21	31

```
if (FRA) is a NaN or
    (FRB) is a NaN then c ← 0b0001

else if (FRA) < (FRB) then c ← 0b1000

else if (FRA) > (FRB) then c ← 0b0100

else c ← 0b0010

FPCC ← c

CR<sub>4×BF:4×BF+3</sub> ← C

if (FRA) is an SNaN or
    (FRB) is an SNaN then
    VXSNAN ← 1
    if VE = 0 then VXVC ← 1

else if (FRA) is a QNaN or
    (FRB) is a QNaN then VXVC ← 1
```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set and, if Invalid Operation is disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN, then VXVC is set.

Special Registers Altered:

CR field BF FPCC FX VXSNAN VXVC

4.6.8 Floating-Point Status and Control Register Instructions

Every Floating-Point Status and Control Register instruction synchronizes the effects of all floatingpoint instructions executed by a given processor. Executing a Floating-Point Status and Control Register instruction ensures that all floating-point instructions previously initiated by the given processor have completed before the Floating-Point Status and Control Register instruction is initiated, and that no subsequent floating-point instructions are initiated by the given processor until the Floating-Point Status and Control Register instruction has completed. In partic-

All exceptions that will be caused by the previously initiated instructions are recorded in the

FPSCR before the Floating-Point Status and Control Register instruction is initiated.

- All invocations of the system floating-point enabled exception error handler that will be caused by the previously initiated instructions have occurred before the Floating-Point Status and Control Register instruction is initiated.
- No subsequent floating-point instruction that depends on or alters the settings of any FPSCR bits is initiated until the Floating-Point Status and Control Register instruction has completed.

(Floating-point Storage Access instructions are not affected.)

Move From FPSCR X-form

mffs	FRT	(Rc=0)
mffs.	FRT	(Rc=1)

63	FRT	///	///	583	Rc
0	6	11	16	21	31

The contents of the FPSCR are placed into FRT_{32:63}. The contents of FRT_{0:31} are undefined.

Special Registers Altered:

CR1 (if Rc=1)

Move to Condition Register from FPSCR X-form

mcrfs BF,BFA

63	BF	//	BFA	//	///	64	/
0	6	9	11	14	16	21	31

The contents of FPSCR field BFA are copied to Condition Register field BF. All exception bits copied are set to 0 in the FPSCR. If the FX bit is copied, it is set to 0 in the FPSCR.

Special Registers Altered:

CR field BF FX OX (if BFA=0) UX ZX XX VXSNAN (if BFA=1) VXISI VXIDI VXZDZ VXIMZ (if BFA=2) **VXVC** (if BFA=3) VXSOFT VXSQRT VXCVI (if BFA=5)

Move To FPSCR Field Immediate X-form

 $\begin{array}{ll} \text{mtfsfi} & \text{BF,U} & \text{(Rc=0)} \\ \text{mtfsfi.} & \text{BF,U} & \text{(Rc=1)} \end{array}$

63	BF	//	///	U	/	134	Rc
0	6	9	11	16	20	21	31

The value of the U field is placed into FPSCR field BF.

 $FPSCR_{FX}$ is altered only if BF = 0.

Special Registers Altered:

FPSCR field BF CR1 (if Rc=1)

Programming Note -

When FPSCR_{0:3} is specified, bits 0 (FX) and 3 (OX) are set to the values of U_0 and U_3 (i.e., even if this instruction causes OX to change from 0 to 1, FX is set from U_0 and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule, given on page 83, and not from $U_{1:2}$.

Move To FPSCR Fields XFL-form

 $\begin{array}{ll} \text{mtfsf} & \text{FLM,FRB} & (\text{Rc=0}) \\ \text{mtfsf.} & \text{FLM,FRB} & (\text{Rc=1}) \end{array}$

63	/	FLM	/	FRB	711	Rc
0	6 7		15	16	21	31

The contents of bits 32:63 of register FRB are placed into the FPSCR under control of the field mask specified by FLM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If $FLM_i=1$ then FPSCR field i (FPSCR bits $4\times i:4\times i+3$) is set to the contents of the corresponding field of the low-order 32 bits of register FRB.

 $FPSCR_{FX}$ is altered only if $FLM_0 = 1$.

Special Registers Altered:

FPSCR fields selected by mask
CR1 (if Rc=1)

Programming Note

Updating fewer than all eight fields of the FPSCR may have substantially poorer performance on some implementations than updating all the fields.

Programming Note

When FPSCR_{0:3} is specified, bits 0 (FX) and 3 (OX) are set to the values of (FRB)₃₂ and (FRB)₃₅ (i.e., even if this instruction causes OX to change from 0 to 1, FX is set from (FRB)₃₂ and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 1 and 2 (FEX and VX) are set according to the usual rule, given on page 83, and not from (FRB)_{33:34}.

Move To FPSCR Bit 0 X-form

 $\begin{array}{ll} \text{mtfsb0} & \text{BT} & \text{(Rc=0)} \\ \text{mtfsb0}. & \text{BT} & \text{(Rc=1)} \end{array}$

63	ВТ	///	///	70	Rc
0	6	11	16	21	31

Bit BT of the FPSCR is set to 0.

Special Registers Altered:

FPSCR bit BT

CR1 (if Rc=1)

- Programming Note -

Bits 1 and 2 (FEX and VX) cannot be explicitly reset.

Move To FPSCR Bit 1 X-form

 $\begin{array}{lll} \text{mtfsb1} & \text{BT} & \text{(Rc=0)} \\ \text{mtfsb1.} & \text{BT} & \text{(Rc=1)} \end{array}$

63	ВТ	///	///	38	Rc
0	6	11	16	21	31

Bit BT of the FPSCR is set to 1.

Special Registers Altered:

FPSCR bits BT and FX

CR1 (if Rc=1)

- Programming Note -

Bits 1 and 2 (FEX and VX) cannot be explicitly set.

Chapter 5. Optional Facilities and Instructions

5.1 Fixed-Point Processor Instructions5.1.1 Move To/From System Register	118	5.3.3.1 Controlling PowerPC Byte Ordering	123
Instructions	118	5.3.3.2 PowerPC Little-Endian Byte	
5.2 Floating-Point Processor Instructions	119	Ordering	123
5.2.1 Floating-Point Arithmetic		Little-Endian Mode	125
Instructions	120	5.3.4.1 Individual Aligned Scalars	125
5.2.1.1 Floating-Point Elementary		5.3.4.2 Other Scalars	125
Arithmetic Instructions	120	5.3.4.3 Page Table	126
5.2.2 Floating-Point Select Instruction	121	5.3.5 PowerPC Instruction Addressing	
5.3 Little-Endian	122	in Little-Endian Mode	126
5.3.1 Byte Ordering	122	5.3.6 PowerPC Cache Management	
5.3.2 Structure Mapping Examples .	122	Instructions in Little-Endian Mode .	127
5.3.2.1 Big-Endian Mapping		5.3.7 PowerPC I/O in Little-Endian	
5.3.2.2 Little-Endian Mapping	123	Mode	128
5.3.3 PowerPC Byte Ordering	123	5.3.8 Origin of Endian	128

The facilities and instructions described in this chapter are optional. An implementation may provide all, some, or none of them, except as described in Section 5.2.

5.1 Fixed-Point Processor Instructions

5.1.1 Move To/From System Register Instructions

The optional versions of the Move To Condition Register Field and Move From Condition Register instructions move to or from a single CR field.

Move To One Condition Register Field XFX-form

mtocrf FXM,RS

31	RS	1	FXM	/	144	/
0	6	11	12	20	21	31

```
count ← 0
do i = 0 to 7
  if FXM_{i} = 1 then
    n ←i
    count ← count + 1
if count = 1 then CR_{4\times n:4\times n+3} \leftarrow (RS)<sub>32+4×n:32+4×n+3</sub>
else CR ← undefined
```

If exactly one bit of the FXM field is set to 1, let n be the position of that bit in the field $(0 \le n \le 7)$. The contents of bits $32+4\times n:32+4\times n+3$ of register RS are placed into CR field n (CR bits $4\times n:4\times n+3$). Otherwise, the contents of the Condition Register are undefined.

Special Registers Altered:

CR field selected by FXM

Programming Note -

These forms of the *mtcrf* and *mfcr* instructions are intended to replace the old forms of the instructions (the forms shown in Section 3.3.13), which will eventually be phased out of the architecture. The new forms are backward compatible with most processors that comply with versions of the architecture that precede Version 2.00. On those processors, the new forms are treated as the old forms.

However, on some processors that comply with versions of the architecture that precede Version 2.00 the new forms may be treated as follows:

mtocrf: may cause the system illegal instruction

error handler to be invoked

mfocrf: may copy the contents of an SPR, possibly a privileged SPR, into register RT

Move From One Condition Register Field XFX-form

mfocrf RT, FXM

31	RT	1	FXM	/	19	/
0	6	11	12	20	21	31

```
RT ← undefined
count ← 0
do i = 0 to 7

if FXM<sub>i</sub> = 1 then 

n \ \ i

      count ← count + 1
if count = 1 then RT_{32+4\times n:32+4\times n+3} \leftarrow CR_{4\times n:4\times n+3}
```

If exactly one bit of the FXM field is set to 1, let n be the position of that bit in the field $(0 \le n \le 7)$. The contents of CR field n (CR bits 4×n:4×n+3) are placed into bits 32+4×n:32+4×n+3 of register RT and the contents of the remaining bits of register RT are undefined. Otherwise, the contents of register RT are undefined.

Special Registers Altered:

5.2 Floating-Point Processor Instructions

The optional instructions described in this section are divided into two groups. Additional groups may be defined in the future.

- General Purpose group: fsqrt, fsqrts
- Graphics group: fres, frsqrte, fsel

An implementation that claims to support a given group implements all the instructions in the group.

5.2.1 Floating-Point Arithmetic Instructions

5.2.1.1 Floating-Point Elementary Arithmetic Instructions

Floating Square Root [Single] A-form

fsqrt fsqrt.					(Rc=0) (Rc=1)	
63	FRT	///	FRB	///	22	Rc
0	6	11	16	21	26	31
fsqrts fsqrts.	FRT,FI FRT,FI				(Rc: (Rc:	=0) =1)

The square root of the floating-point operand in register FRB is placed into register FRT.

///

11

FRT

FRB

16

///

21

22

26

Rc

31

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of the Floating-Point Rounding Control field RN of the FPSCR and placed into register FRT.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	<u>Result</u>	Exception
	QNaN ¹	VXSQRT
< 0	QNaN ¹	VXSQRT
-0	-0	None
+∞	+∞	None
SNaN	QNaN ¹	VXSNAN
ONaN	ONaN	None

¹No result if FPSCR_{VE} = 1.

FPSCR_{FPRF} is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR_{VF}=1.

Special Registers Altered:

Floating Reciprocal Estimate Single A-form

fres fres.		FRT,FI FRT,FI				(Rc= (Rc=	
	59	FRT	///	FRB	///	24	Rc
	0	6	11	16	21	26	31

A single-precision estimate of the reciprocal of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 256 of the reciprocal of (FRB), i.e.,

$$ABS\left(\frac{\text{estimate} - 1/x}{1/x}\right) \leq \frac{1}{256}$$

where x is the initial value in FRB. Note that the value placed into register FRT may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	Result	Exception
-∞	-0	None
-0	_∞¹	ZX
+0	+∞1	ZX
+∞	+0	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

 1 No result if FPSCR_{ZE} = 1. 2 No result if FPSCR_{VE} = 1.

FPSCR_{FPRF} is set to the class and sign of the result, except for Invalid Operation Exceptions when FPSCR_{VE}= 1 and Zero Divide Exceptions when $FPSCR_{7F} = 1$.

Special Registers Altered:

Floating Reciprocal Square Root Estimate A-form

frsqrte	FRT,FRB	(Rc=0)
frsqrte.	FRT,FRB	(Rc=1)

63 FRT		/// FRB		///	26	Rc
0	6	11	16	21	26	31

A double-precision estimate of the reciprocal of the square root of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 32 of the reciprocal of the square root of (FRB), i.e.,

$$ABS\left(\frac{\text{estimate} - 1/\sqrt{x}}{1/\sqrt{x}}\right) \leq \frac{1}{32}$$

where x is the initial value in FRB. Note that the value placed into register FRT may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the operand is summarized below.

<u>Operand</u>	<u>Result</u>	Exception
-∞	QNaN ²	VXSQRT
< 0	QNaN ²	VXSQRT
-0	⊸∞ 1	ZX
+0	+∞1	ZX
+∞	+0	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

 1 No result if FPSCR_{ZE} = 1. 2 No result if FPSCR_{VE} = 1.

Special Registers Altered:

5.2.2 Floating-Point Select Instruction

Floating Select A-form

fsel	FRT,FRA,FRC,FRB	(Rc=0)
fsel.	FRT,FRA,FRC,FRB	(Rc=1)

63 FRT		FRA	FRB	FRC	23	Rc
0	6	11	16	21	26	31

if $(FRA) \ge 0.0$ then FRT \bullet (FRC) else FRT \bullet (FRB)

The floating-point operand in register FRA is compared to the value zero. If the operand is greater than or equal to zero, register FRT is set to the contents of register FRC. If the operand is less than zero or is a NaN, register FRT is set to the contents of register FRB. The comparison ignores the sign of zero (i.e., regards +0 as equal to -0).

Special Registers Altered:

CR1 (if Rc=1)

Programming Note -

Examples of uses of this instruction can be found in Sections C.2, "Floating-Point Conversions" on page 158 and C.3, "Floating-Point Selection" on page 160.

Warning: Care must be taken in using *fsel* if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4, "Notes" on page 160.

5.3 Little-Endian

It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy

Jonathan Swift, Gulliver's Travels

The Little-Endian facility permits a program to access storage using Little-Endian byte ordering.

5.3.1 Byte Ordering

If scalars (individual data items and instructions) were indivisible, then there would be no such concept as "byte ordering". It is meaningless to talk of the "order" of bits or groups of bits within the smallest addressable unit of storage, because nothing can be observed about such order. Only when scalars, which the programmer and processor regard as indivisible quantities, can be made up of more than one addressable unit of storage does the question of "order" arise

For a machine in which the smallest addressable unit of storage is the 64-bit doubleword, there is no question of the ordering of "bytes" within doublewords. All transfers of individual scalars to and from storage (e.g., between registers and storage) are of doublewords, and the address of the "byte" containing the high-order 8 bits of a scalar is no different from the address of a "byte" containing any other part of the scalar.

For PowerPC, as for most computers currently available, the smallest addressable unit of storage is the 8-bit byte. Many scalars are halfwords, words, or doublewords, which consist of groups of bytes. When a word-length scalar is moved from a register to storage, the scalar occupies four consecutive byte addresses. It thus becomes meaningful to discuss the order of the byte addresses with respect to the value of the scalar: which byte contains the highest-order 8 bits of the scalar, which byte contains the nexthighest-order 8 bits, and so on.

Given a scalar that spans multiple bytes, the choice of byte ordering is essentially arbitrary. There are 4! = 24 ways to specify the ordering of four bytes within a word, but only two of these orderings are sensible:

■ The ordering that assigns the lowest address to the highest-order ("leftmost") 8 bits of the scalar, the next sequential address to the next-highestorder 8 bits, and so on. This is called Big-Endian because the "big end" of the scalar, considered as a binary number, comes first in storage. IBM RISC System/6000, IBM System/370, Motorola 680x0 are examples of computers using this byte ordering.

The ordering that assigns the lowest address to the lowest-order ("rightmost") 8 bits of the scalar, the next sequential address to the next-lowestorder 8 bits, and so on. This is called Little-Endian because the "little end" of the scalar, considered as a binary number, comes first in storage. DEC VAX and Intel x86 are examples of computers using this byte ordering.

5.3.2 Structure Mapping Examples

Figure 39 on page 123 shows an example of a C language structure s containing an assortment of scalars and one character string. The value assumed to be in each structure element is shown in hex in the C comments; these values are used below to show how the bytes making up each structure element are mapped into storage.

C structure mapping rules permit the use of padding (skipped bytes) in order to align the scalars on desirable boundaries. Figures 40 and 41 show each scalar aligned at its natural boundary. This alignment introduces padding of four bytes between a and b, one byte between **d** and **e**, and two bytes between **e** and **f**. The same amount of padding is present for both Big-Endian and Little-Endian mappings.

5.3.2.1 Big-Endian Mapping

The Big-Endian mapping of structure s is shown in Figure 40. Addresses are shown in hex at the left of each doubleword, and in small figures below each byte. The contents of each byte, as indicated in the C example in Figure 39, are shown in hex (as characters for the elements of the string).

```
struct {
    int
                          0x1112_1314
                                                          word
    double
                          0x2122 2324 2526 2728
                                                          doubleword
             h:
    char '
                          0x3132_3334
                                                          word
             C:
                          'A', 'B', 'C', 'D', 'E', 'F', 'G'
    char
             d[7];
                                                          array of bytes
    short
                                                          halfword
                                                                             */
                          0x5152
             e:
    int
             f;
                          0x6162_6364
                                                          word
} s;
```

Figure 39. C structure 's', showing values of elements

00	11	12	13	14				
	00	01	02	03	04	05	06	07
08	21	22	23	24	25	26	27	28
	08	09	0A	0B	0C	0D	0E	0F
10	31	32	33	34	'A'	'B'	יכי	יםי
	10	11	12	13	14	15	16	17
18	'E'	'F'	'G'		51	52		
	18	19	1A	1B	1C	1D	1E	1F
20	61	62	63	64				
	20	21	22	23				

Figure 40. Big-Endian mapping of structure 's'

5.3.2.2 Little-Endian Mapping

The same structure **s** is shown mapped Little-Endian in Figure 41. Doublewords are shown laid out from right to left, which is the common way of showing storage maps for Little-Endian machines.

İ					11	12	13	14	00
	07	06	05	04	03	02	01	00	
	21	22	23	24	25	26	27	28	08
	0F	0E	0D	0C	0B	0A	09	80	
	יםי	יטי	'B'	'A'	31	32	33	34	10
	17	16	15	14	13	12	11	10	
			51	52		'G'	'F'	'E'	18
	1F	1E	1D	1C	1B	1A	19	18	
					61	62	63	64	20
					23	22	21	20	

Figure 41. Little-Endian mapping of structure 's'

5.3.3 PowerPC Byte Ordering

The body of each of the three PowerPC Architecture Books, Book I, PowerPC User Instruction Set Architecture, Book II, PowerPC Virtual Environment Architecture, and Book III, PowerPC Operating Environment Architecture, is written as if a PowerPC system runs only in Big-Endian mode. In fact, a PowerPC system can instead run in Little-Endian mode, in which the instruction set behaves as if the byte ordering were Little-Endian, and can change Endian mode dynamically. The remainder of Section 5.3 describes how

the mode is controlled, and how running in Little-Endian mode differs from running in Big-Endian mode.

5.3.3.1 Controlling PowerPC Byte Ordering

The Endian mode of a PowerPC processor is controlled by two bits: the LE (Little-Endian Mode) bit specifies the current mode of the processor, and the ILE (Interrupt Little-Endian Mode) bit specifies the mode that the processor enters when the system error handler is invoked. For both bits, a value of 0 specifies Big-Endian mode and a value of 1 specifies Little-Endian mode. The location of these bits and the requirements for altering them are described in Book III, PowerPC Operating Environment Architecture.

When a PowerPC system comes up after power-onreset, Big-Endian mode is in effect (see Book III). Thereafter, methods described in Book III can be used to change the mode, as can both invoking the system error handler and returning from the system error handler.

Programming Note

For a discussion of software synchronization requirements when altering the LE and ILE bits, see Book III (e.g., to the chapter entitled "Synchronization Requirements for Context Alterations" in Book III).

5.3.3.2 PowerPC Little-Endian Byte Ordering

One might expect that a PowerPC system running in Little-Endian mode would have to perform a 2-way, 4-way, or 8-way byte swap when transferring a halfword, word, or doubleword to or from storage, e.g., when transferring data between storage and a General Purpose Register or Floating-Point Register, when fetching instructions, and when transferring data between storage and an Input/Output (I/O) device. PowerPC systems do not do such swapping, but instead achieve the effect of Little-Endian byte ordering by modifying the low-order three bits of the effective address (EA) as described below. Individual scalars actually appear in storage in Big-Endian byte order.

The modification affects only the addresses presented to the storage subsystem (see Book III, *PowerPC Operating Environment Architecture*). All effective addresses in architecturally defined registers, as well as the Current Instruction Address (CIA) and Next Instruction Address (NIA), are independent of Endian mode. For example:

- The effective address placed into the Link Register by a *Branch* instruction with LK=1 is equal to the CIA of the *Branch* instruction + 4.
- The effective address placed into RA by a Load/Store with Update instruction is the value computed as described in the instruction description.
- The effective addresses placed into System Registers when the system error handler is invoked (e.g., SRR0, DAR; see Book III, PowerPC Operating Environment Architecture) are those that were computed or would have been computed by the interrupted program.

The modification is performed regardless of whether address translation is enabled or disabled and, if address translation is enabled, regardless of the translation mechanism used (see Book III, *PowerPC Operating Environment Architecture*). The actual transfer of data and instructions to and from storage is unaffected (and thus unencumbered by multiplexors for byte swapping).

The modification of the low-order three bits of the effective address in Little-Endian mode is done as follows, for access to an individual aligned scalar. (Alignment is as determined before this modification.) Access to an individual unaligned scalar or to multiple scalars is described in subsequent sections, as is access to certain architecturally defined data in storage, data in caches (e.g., see Book II, PowerPC Virtual Environment Architecture, and Book III, PowerPC Operating Environment Architecture), etc.

In Little-Endian mode, the effective address is computed in the same way as in Big-Endian mode. Then, in Little-Endian mode only, the low-order three bits of the effective address are Exclusive ORed with a three-bit value that depends on the length of the operand (1, 2, 4, or 8 bytes), as shown in Table 2. This modified effective address is then presented to the storage subsystem, and data of the specified length are transferred to or from the addressed (as modified) storage locations(s).

Data Length (bytes)	EA Modification
1	XOR with 0b111
2	XOR with 0b110
4	XOR with 0b100
8	(no change)

Table 2. PowerPC Little-Endian, effective address modification for individual aligned scalars

The effective address modification makes it appear to the processor that individual aligned scalars are stored Little-Endian, while in fact they are stored Big-Endian but in different bytes within doublewords from the order in which they are stored in Big-Endian mode.

For example, in Little-Endian mode structure **s** would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described above).

00					11	12	13	14
	00	01	02	03	04	05	06	07
08	21	22	23	24	25	26	27	28
	80	09	0A	0B	0C	0D	0E	0F
10	יםי	יכי	'B'	'A'	31	32	33	34
	10	11	12	13	14	15	16	17
18			51	52		'G'	'F'	'E'
	18	19	1A	1B	1C	1D	1E	1F
20					61	62	63	64
	20	21	22	23	24	25	26	27

Figure 42. PowerPC Little-Endian, structure 's' in storage subsystem

Figure 42 is identical to Figure 41 except that the byte numbers within each doubleword are reversed. (This identity is in some sense an artifact of depicting storage as a sequence of doublewords. If storage is instead depicted as a sequence of words, a single byte stream, etc., then no such identity appears. However, regardless of the unit in which storage is depicted or accessed, the address of a given byte in Figure 42 differs from the address of the same byte in Figure 41 only in the low-order three bits, and the sum of the two 3-bit values that comprise the low-order three bits of the two addresses is equal to 7. Depicting storage as a sequence of doublewords makes this relationship easy to see.)

Because of the modification performed on effective addresses, structure **s** appears to the processor to be mapped into storage as follows when the processor is in Little-Endian mode.

			11	12	13	14	00
06	05	04	03	02	01	00	
22	23	24	25	26	27	28	08
0E	0D	0C	0B	0A	09	08	
יכי	'B'	'A'	31	32	33	34	10
16	15	14	13	12	11	10	
	51	52		'G'	'F'	'E'	18
1E	1D	1C	1B	1A	19	18	
			61	62	63	64	20
			23	22	21	20	
	22 0E 'C' 16	22 23 0E 0D 'C' 'B' 16 15 51	22 23 24 0E 0D 0C 'C' 'B' 'A' 16 15 14 51 52	06 05 04 03 22 23 24 25 0E 0D 0C 0B 'C' 'B' 'A' 31 16 15 14 13 51 52	06 05 04 03 02 22 23 24 25 26 0E 0D 0C 0B 0A 'C' 'B' 'A' 31 32 16 15 14 13 12 51 52 'G' 'G' 1E 1D 1C 1B 1A 61 62	06 05 04 03 02 01 22 23 24 25 26 27 0E 0D 0C 0B 0A 09 'C' 'B' 'A' 31 32 33 16 15 14 13 12 11 51 52 'G' 'F' 1E 1D 1C 1B 1A 19 61 62 63	06 05 04 03 02 01 00 22 23 24 25 26 27 28 0E 0D 0C 0B 0A 09 08 'C' 'B' 'A' 31 32 33 34 16 15 14 13 12 11 10 51 52 'G' 'F' 'E' 18 1E 1D 1C 1B 1A 19 18 61 62 63 64

Figure 43. PowerPC Little-Endian, structure 's' as seen by processor

Notice that, as seen by the program executing in the processor, the mapping for structure **s** is identical to the Little-Endian mapping shown in Figure 41. From a point of view outside the processor, however, the addresses of the bytes making up structure **s** are as shown in Figure 42. These addresses match neither the Big-Endian mapping of Figure 40 nor the Little-Endian mapping of Figure 41; allowance must be made for this in certain circumstances (e.g., when performing I/O; see Section 5.3.7).

The following four sections describe in greater detail the effects of running in Little-Endian mode on accessing data, on fetching instructions, on explicitly accessing the caches and any address translation lookaside buffers (e.g., see Book II, *PowerPC Virtual Environment Architecture*, and Book III, *PowerPC Operating Environment Architecture*), and on doing I/O

5.3.4 PowerPC Data Addressing in Little-Endian Mode

5.3.4.1 Individual Aligned Scalars

When the storage operand is aligned for any instruction in the following classes, the effective address presented to the storage subsystem is computed as described in Section 5.3.3.2: Fixed-Point Load, Fixed-Point Store, Load and Store with Byte Reversal, Floating-Point Load, Floating-Point Store (including stfiwx), and Load And Reserve and Store Conditional (see Book II).

The Load and Store with Byte Reversal instructions have the effect of loading or storing data in the opposite Endian mode from that in which the processor is running. That is, data are loaded or stored in Little-Endian order if the processor is running in Big-Endian mode, and in Big-Endian order if the processor is running in Little-Endian mode.

5.3.4.2 Other Scalars

As described below, the system alignment error handler may be (see the subsection entitled "Individual Unaligned Scalars") or is (see the subsection entitled "Multiple Scalars") invoked if attempt is made in Little-Endian mode to execute any of the instructions described in the following two subsections.

Individual Unaligned Scalars

The "trick" of Exclusive ORing the low-order three bits of the effective address of an individual scalar does not work unless the scalar is aligned. In Little-Endian mode, PowerPC processors may cause the system alignment error handler to be invoked whenever any of the *Load* or *Store* instructions listed in Section 5.3.4.1 is issued with an unaligned effective address, regardless of whether such an access could be handled without invoking the system alignment error handler in Big-Endian mode.

PowerPC processors are not required to invoke the system alignment error handler when an unaligned access is attempted in Little-Endian mode. The implementation may handle some or all such accesses without invoking the system alignment error handler, just as in Big-Endian mode. The architectural requirement is that halfwords, words, and doublewords be placed in storage such that the Little-Endian effective address of the lowest-order byte is the effective address computed by the Load or Store instruction, the Little-Endian address of the next-lowest-order byte is one greater, and so on. (Load And Reserve and Store Conditional differ somewhat from the rest of the instructions listed in Section 5.3.4.1, in that neither the implementation nor the system alignment error handler is expected to handle these four instructions "correctly" if their operands are not aligned.)

Figure 44 shows an example of a word **w** stored at Little-Endian address 5. The word is assumed to contain the binary value 0x1112_1314.




Figure 44. Little-Endian mapping of word 'w' stored at address 5

In Little-Endian mode word \mathbf{w} would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2).




Figure 45. PowerPC Little-Endian, word 'w' stored at address 5 in storage subsystem

Notice that the unaligned word \mathbf{w} in Figure 45 spans two doublewords. The two parts of the unaligned word are not contiguous as seen by the storage subsystem.

An implementation may choose to support some but not all unaligned Little-Endian accesses. For example, an unaligned Little-Endian access that is contained within a single doubleword may be supported, while one that spans doublewords may cause the system alignment error handler to be invoked.

Multiple Scalars

PowerPC has two classes of instructions that handle multiple scalars, namely the *Load and Store Multiple* instructions and the *Move Assist* instructions. Because both classes of instructions potentially deal with more than one word-length scalar, neither class is amenable to the effective address modification described in Section 5.3.3.2 (e.g., pairs of aligned words would be accessed in reverse order from what the program would expect). Attempting to execute any of these instructions in Little-Endian mode causes the system alignment error handler to be invoked.

5.3.4.3 Page Table

The layout of the Page Table in storage (see Book III, PowerPC Operating Environment Architecture) is independent of Endian mode. A given byte in the Page Table must be accessed using an effective address appropriate to the mode of the executing program (e.g., the high-order byte of a Page Table Entry must be accessed with an effective address ending with 0b000 in Big-Endian mode, and with an effective address ending with 0b111 in Little-Endian mode).

5.3.5 PowerPC Instruction Addressing in Little-Endian Mode

Each PowerPC instruction occupies an aligned word in storage. The processor fetches and executes instructions as if the CIA were advanced by four for each sequentially fetched instruction. When the processor is in Little-Endian mode, the effective

address presented to the storage subsystem in order to fetch an instruction is the value from the CIA, modified as described in Section 5.3.3.2 for aligned wordlength scalars. A Little-Endian program is thus an array of aligned Little-Endian words, with each word fetched and executed in order (discounting branches and invocations of the system error handler).

Figure 46 shows an example of a small assembly language program \mathbf{p} .




Figure 46. Assembly language program 'p'

The Big-Endian mapping for program **p** is shown in Figure 47 (assuming the program starts at address 0).

00	loop: cmplwi r5,0					beq	done	
	00	01	02	03	04	05	06	07
08	lwzux r4,r5,r6				add r7,r7,r4			
	08	09	0A	0B	0C	0D	0E	0F
10	su	bi r	5,r5	, 4		b 1	оор	
	10	11	12	13	14	15	16	17
18	done:	stw	r7,	total				
	18	19	1A	1B	1C	1D	1E	1F

Figure 47. Big-Endian mapping of program 'p'

The same program ${\bf p}$ is shown mapped Little-Endian in Figure 48.

								_
	beq done			loop	: cm	plwi	r5,0	00
07	06	05	04	03	02	01	00	
a	dd r7	,r7,r	:4	lwz	ux r	4,r5	,r6	08
0F	0E	0D	0C	0B	0A	09	08	
	b 1	оор		sı	ıbi r	5,r5	, 4	10
17	16	15	14	13	12	11	10	
				done	stw	r7,	total	18
1F	1E	1D	1C	1B	1A	19	18	

Figure 48. Little-Endian mapping of program 'p'

In Little-Endian mode program ${\bf p}$ would be placed in storage as follows, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2).

00		beq	done		loop:	cmp	lwi	r5,0
	00	01	02	03	04	05	06	07
08	a	dd r7	,r7,r	:4	lwz	ux r	4,r5	,r6
	08	09	0A	0B	0C	0D	0E	0F
10		b 1	oop		su	bi r	5,r5	, 4
	10	11	12	13	14	15	16	17
18					done:	stw	r7,	total
	18	19	1A	1B	1C	1D	1E	1F

Figure 49. PowerPC Little-Endian, program 'p' in storage subsystem

Figure 49 is identical to Figure 48 on page 126 except that the byte numbers within each doubleword are reversed. (This identity is in some sense an artifact of depicting storage as a sequence of doublewords. If storage is instead depicted as a sequence of words, a single byte stream, etc., then no such identity appears. However, regardless of the unit in which storage is depicted or accessed, the address of a given byte in Figure 49 differs from the address of the same byte in Figure 48 on page 126 only in the low-order three bits, and the sum of the two 3-bit values that comprise the low-order three bits of the two addresses is equal to 7. Depicting storage as a sequence of doublewords makes this relationship easy to see.)

Each individual machine instruction appears in storage as a 32-bit integer containing the value described in the instruction description, regardless of the Endian mode. This is a consequence of the fact that individual aligned scalars are mapped in storage in Big-Endian byte order.

Notice that, as seen by the processor when executing program p, the mapping for program p is identical to the Little-Endian mapping shown in Figure 48. From a point of view outside the processor, however, the addresses of the bytes making up program p are as shown in Figure 49. These addresses match neither the Big-Endian mapping of Figure 47 nor the Little-Endian mapping of Figure 48.

All instruction effective addresses visible to an executing program are the effective addresses that are computed by that program or, in the case of the system error handler, effective addresses that were or could have been computed by the interrupted program. These effective addresses are independent of Endian mode. Examples for Little-Endian mode include the following.

 An instruction address placed into the Link Register by a Branch instruction with LK=1, or an instruction address saved in a System Register when the system error handler is invoked, is the

- effective address that a program executing in Little-Endian mode would use to access the instruction as a data word using a Load instruc-
- An offset in a relative *Branch* instruction (*Branch* or Branch Conditional with AA=0) reflects the difference between the addresses of the branch and target instructions, using the addresses that a program executing in Little-Endian mode would use to access the instructions as data words using Load instructions.
- A target address in an absolute Branch instruction (Branch or Branch Conditional with AA=1) is the address that a program executing in Little-Endian mode would use to access the target instruction as a data word using a Load instruc-
- The storage locations that contain the first set of instructions executed by each kind of system error handler must be set in a manner consistent with the Endian mode in which the system error handler will be invoked. (These sets of architecturally instructions occupy locations; see Book III, PowerPC Operating Environment Architecture.) Thus if the system error handler is to be invoked in Little-Endian mode, the first set of instructions for each kind of system error handler must appear in storage, from the point of view of the storage subsystem (i.e., after the effective address modification described in Section 5.3.3.2), with the pair of instructions within each doubleword reversed from the order in which they are to be executed. (If the instructions are placed into storage by a program running in the same Endian mode as that in which the system error handler will be invoked, the appropriate order will be achieved naturally.)

Programming Note -

In general, a given subroutine in storage cannot be shared between programs running in different Endian modes. This affects the sharing of subroutine libraries.

5.3.6 PowerPC Cache Management Instructions in Little-Endian Mode

Instructions for explicitly accessing the caches (see Book II, PowerPC Virtual Environment Architecture) are unaffected by Endian mode. (Identification of the block to be accessed is not affected by the low-order three bits of the effective address.)

5.3.7 PowerPC I/O in Little-Endian Mode

Input/output (I/O), such as writing the contents of a large area of storage to disk, transfers a byte stream on both Big-Endian and Little-Endian systems. For the disk transfer, the first byte of the area is written to the first byte of the disk record and so on.

For a PowerPC system running in Big-Endian mode, I/O transfers happen "naturally" because the byte that the processor sees as byte 0 is the same one that the storage subsystem sees as byte 0.

For a PowerPC system running in Little-Endian mode this is not the case, because of the modification of the low-order three bits of the effective address when the processor accesses storage. In order for I/O transfers to transfer byte streams properly, in Little-Endian mode I/O transfers must be performed as if the bytes transferred were accessed one byte at a time, using the address modification described in Section 5.3.3.2 for single-byte scalars. This does not mean that I/O on Little-Endian PowerPC systems must use only 1-byte-wide transfers; data transfers can be as wide as desired, but the order of the bytes transferred within doublewords must appear as if the bytes were fetched or stored one byte at a time. See the System Architecture documentation for a given PowerPC system for details on the transfer width and byte ordering on that system.

However, not all I/O done on PowerPC systems is for large areas of storage as described above. I/O can be performed with certain devices merely by storing to or loading from addresses that are associated with the devices (the terms "memory-mapped I/O" and "programmed I/O" or "PIO" are used for this). For such PIO transfers, care must be taken when defining the addresses to be used, for these addresses are subject to the effective address modification shown in Table 2 on page 124. A Load or Store instruction that maps to a control register on a device may require that the value loaded or stored have its bytes reversed; if this is required, the Load and Store with Byte Reversal instructions can be used. Any requirement for such byte reversal for a particular I/O device register is independent of whether the PowerPC system is running in Big-Endian or Little-Endian mode.

Similarly, the address sent to an I/O device by an **eciwx** or **ecowx** instruction (see Book II, *PowerPC Virtual Environment Architecture*) is subject to the effective address modification shown in Table 2.

5.3.8 Origin of Endian

The terms *Big-Endian* and *Little-Endian* come from Part I, Chapter 4, of Jonathan Swift's *Gulliver's Travels*. Here is the complete passage, from the edition printed in 1734 by George Faulkner in Dublin.

... our Histories of six Thousand Moons make no Mention of any other Regions, than the two great Empires of Lilliput and Blefuscu. Which two mighty Powers have, as I was going to tell you, been engaged in a most obstinate War for six and thirty Moons past. It began upon the following Occasion. It is allowed on all Hands, that the primitive Way of breaking Eggs before we eat them, was upon the larger End: But his present Majesty's Grand-father, while he was a Boy, going to eat an Egg, and breaking it according to the ancient Practice, happened to cut one of Whereupon the Emperor his his Fingers. Father, published an Edict, commanding all his Subjects, upon great Penalties, to break the smaller End of their Eggs. The People so highly resented this Law, that our Histories tell us, there have been six Rebellions raised on that Account; wherein one Emperor lost his Life, and another his Crown. These civil Commotions were constantly fomented by the Monarchs of Blefuscu; and when they were quelled, the Exiles always fled for Refuge to that Empire. It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy: But the Books of the Big-Endians have been long forbidden, and the whole Party rendered incapable by Law of holding Employments. During the Course of these Troubles, the Emperors of Blefuscu did frequently expostulate by their Ambassadors, accusing us of making a Schism in Religion, by offending against a fundamental Doctrine of our great Prophet Lustrog, in the fiftyfourth Chapter of the Brundrecal. (which is their Alcoran.) This, however, is thought to be a mere Strain upon the text: For the Words are these; That all true Believers shall break their Eggs at the convenient End: and which is the convenient End, seems, in my humble Opinion, to be left to every Man's Conscience, or at least in the Power of the chief Magistrate to determine. Now the Big-Endian Exiles have found so much Credit in the Emperor of Blefuscu's Court; and so much private Assistance and Encouragement from their Party here at home, that a bloody War has been carried on between the two Empires for six and thirty Moons with various Success; during which Time we have lost Forty Capital Ships, and a much greater

Number of smaller Vessels, together with thirty thousand of our best Seamen and Soldiers; and the Damage received by the Enemy is reckoned to be somewhat greater than ours. However, they have now equipped a numerous Fleet, and are just pre-

paring to make a Descent upon us: and his Imperial Majesty, placing great Confidence in your Valour and Strength, hath commanded me to lay this Account of his Affairs before you.

Chapter 6. Optional Facilities and Instructions that are being **Phased Out of the Architecture**

6.1 Move To Condition Register from XER

The facilities and instructions described in this chapter are optional. An implementation may provide all, some, or none of them.

Warning: These facilities and instructions are being phased out of the architecture.

6.1 Move To Condition Register from XER

The mcrxr instruction is being phased out of the architecture. Its description is included here as an aid to constructing operating system code to emulate it.

Move to Condition Register from XER X-form

BF mcrxr

31	BF	//	///	///	512	/
0	6	9	11	16	21	31

CR_{4×BF:4×BF+3} ★ XER_{32:35} XER_{32:35} ← 0b0000

The contents of XER_{32:35} are copied to Condition Register field BF. XER_{32:35} are set to zero.

Special Registers Altered:

CR field BF XER 32:35

Programming Note -

Warning: This instruction has been phased out of the architecture. Attempting to execute this instruction will cause the system illegal instruction error handler to be invoked.

Appendix A. Suggested Floating-Point Models

A.1 Floating-Point Round to Single-Precision Model

The following describes algorithmically the operation of the Floating Round to Single-Precision instruction.

```
If (FRB)_{1:11} < 897 and (FRB)_{1:63} > 0 then Do

If FPSCR_{UE} = 0 then goto Disabled Exponent Underflow If FPSCR_{UE} = 1 then goto Enabled Exponent Underflow End

If (FRB)_{1:11} > 1150 and (FRB)_{1:11} < 2047 then Do

If FPSCR_{OE} = 0 then goto Disabled Exponent Overflow If FPSCR_{OE} = 1 then goto Enabled Exponent Overflow End

If (FRB)_{1:11} > 896 and (FRB)_{1:11} < 1151 then goto Normal Operand If (FRB)_{1:63} = 0 then goto Zero Operand

If (FRB)_{1:11} = 2047 then Do

If (FRB)_{1:11} = 2047 then Do

If (FRB)_{1:2:63} = 0 then goto Infinity Operand If (FRB)_{1:2} = 1 then goto QNaN Operand If (FRB)_{1:2} = 0 and (FRB)_{1:63} > 0 then goto SNaN Operand End
```

Disabled Exponent Underflow:

```
sign \leftarrow (FRB)<sub>0</sub>
If (FRB)_{1:11} = 0 then
          exp ← -1022
         frac<sub>0:52</sub> ← 0b0 || (FRB)<sub>12:63</sub>
If (FRB)_{1:11} > 0 then
     Do
          \exp + (FRB)_{1:11} - 1023
          frac<sub>0:52</sub> ← 0b1 || (FRB)<sub>12:63</sub>
     End
Denormalize operand:
     G || R || X ← 0b000
     Do while exp < -126
          exp ← exp + 1
          frac_{0:52} || G || R || X \leftarrow 0b0 || frac_{0:52} || G || (R | X)
     End
FPSCR_{UX} \leftarrow (frac_{24:52} \mid\mid G \mid\mid R \mid\mid X) > 0
Round Single(sign,exp,frac<sub>0:52</sub>,G,R,X)
FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
If frac_{0:52} = 0 then
     Do
          FRT<sub>0</sub> ← sign
          FRT<sub>1:63</sub> ← 0
          If sign = 0 then FPSCR<sub>FPRF</sub> ← "+zero"
          If sign = 1 then FPSCR<sub>FPRF</sub> ← "-zero"
     End
If frac_{0:52} > 0 then
     Do
         If frac_0 = 1 then
              Do
                   If sign = 0 then FPSCR<sub>FPRF</sub> 	← "+ normal number"
                   If sign = 1 then FPSCR<sub>FPRF</sub> ← "-normal number"
              End
          If frac_0 = 0 then
                   If sign = 0 then FPSCR_{FPRF} \leftarrow "+ denormalized number"
                   If sign = 1 then FPSCR_{FPRF} \leftarrow "- denormalized number"
              End
          Normalize operand:
              Do while frac_0 = 0
                   exp ← exp-1
                   frac<sub>0:52</sub> ← frac<sub>1:52</sub> || 0b0
              End
          FRT<sub>0</sub> ← sign
          FRT_{1:11} \leftarrow exp + 1023
          FRT<sub>12:63</sub> ← frac<sub>1:52</sub>
     End
Done
```

Enabled Exponent Underflow:

```
FPSCR<sub>UX</sub> ← 1
sign ← (FRB)<sub>0</sub>
If (FRB)_{1:11} = 0 then
     Dο
         exp ← -1022
         frac_{0:52} \leftarrow 0b0 || (FRB)_{12:63}
     End
If (FRB)_{1:11} > 0 then
     Do
          \exp + (FRB)_{1:11} - 1023
          frac<sub>0:52</sub> ← 0b1 || (FRB)<sub>12:63</sub>
Normalize operand:
     Do while frac_0 = 0
          exp ← exp - 1
          frac_{0:52} + frac_{1:52} || 0b0
Round Single(sign,exp,frac<sub>0:52</sub>,0,0,0)
FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
exp + exp + 192
FRT<sub>0</sub> ← sign
FRT<sub>1:11</sub> ← exp + 1023
FRT<sub>12:63</sub> ← frac<sub>1:52</sub>
If sign = 0 then FPSCR<sub>FPRF</sub> ← "+ normal number"
If sign = 1 then FPSCR<sub>FPRF</sub> ← "-normal number"
```

Disabled Exponent Overflow:

```
FPSCR<sub>OX</sub> ← 1
If FPSCR_{RN} = 0b00 then
                                            /* Round to Nearest */
    Do
         If (FRB)_0 = 0 then FRT \leftarrow 0x7FF0_0000_0000_0000
         If (FRB)_0 = 1 then FRT \leftarrow 0xFFF0_0000_0000_0000
         If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
         If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "-infinity"
    End
If FPSCR_{RN} = 0b01 then
                                            /* Round toward Zero */
    Do
         If (FRB)_0 = 0 then FRT \leftarrow 0x47EF_FFFF_E000_0000
         If (FRB)_0 = 1 then FRT \leftarrow 0xC7EF\_FFFF\_E000\_0000
         If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ normal number"
         If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- normal number"
    End
If FPSCR_{RN} = 0b10 then
                                            /* Round toward +Infinity */
    Do
         If (FRB)_0 = 0 then FRT \leftarrow 0x7FF0_0000_0000_0000
         If (FRB)_0 = 1 then FRT \leftarrow 0xC7EF_FFFF_E000\_0000
If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
         If (FRB)<sub>0</sub> = 1 then FPSCR<sub>FPRF</sub> ← "-normal number"
    End
If FPSCR_{RN} = 0b11 then
                                            /* Round toward - Infinity */
         If (FRB)_0 = 0 then FRT \leftarrow 0x47EF\_FFFF\_E000\_0000
         If (FRB)_0 = 1 then FRT \leftarrow 0xFFF0_0000_0000_0000
         If (FRB)_0^{\bullet} = 0 then FPSCR_{FPRF} \bullet "+ normal number"
         If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "-infinity"
    End
FPSCR<sub>FR</sub> ← undefined
FPSCR<sub>FI</sub> ← 1
FPSCR<sub>XX</sub> ← 1
Done
```

Enabled Exponent Overflow:

```
\begin{array}{l} \text{sign} ~ \bullet ~ (\text{FRB})_0 \\ \text{exp} ~ \bullet ~ (\text{FRB})_{1:11} - 1023 \\ \text{frac}_{0:52} ~ \bullet ~ 0b1 \mid\mid (\text{FRB})_{12:63} \\ \text{Round Single}(\text{sign},\text{exp},\text{frac}_{0:52},0,0,0) \\ \text{FPSCR}_{XX} ~ \bullet ~ \text{FPSCR}_{XX} \mid\mid \text{FPSCR}_{\text{FI}} \\ \text{Enabled Overflow:} \\ \text{FPSCR}_{OX} ~ \bullet ~ 1 \\ \text{exp} ~ \bullet ~ \text{exp} - 192 \\ \text{FRT}_0 ~ \bullet ~ \text{sign} \\ \text{FRT}_{1:11} ~ \bullet ~ \text{exp} + 1023 \\ \text{FRT}_{12:63} ~ \bullet ~ \text{frac}_{1:52} \\ \text{If sign} = ~ 0 ~ \text{then FPSCR}_{\text{FPRF}} ~ \bullet ~ \text{"+ normal number"} \\ \text{If sign} = ~ 1 ~ \text{then FPSCR}_{\text{FPRF}} ~ \bullet ~ \text{"- normal number"} \\ \text{Done} \end{array}
```

Zero Operand:

```
FRT  \leftarrow  (FRB)

If (FRB)<sub>0</sub> = 0 then FPSCR<sub>FPRF</sub>  \leftarrow  "+zero"

If (FRB)<sub>0</sub> = 1 then FPSCR<sub>FPRF</sub>  \leftarrow  "-zero"

FPSCR<sub>FR FI</sub>  \leftarrow  0b00

Done
```

Infinity Operand:

```
\label{eq:frb} \begin{array}{ll} \mathsf{FRT} ~ \bullet & (\mathsf{FRB}) \\ \mathsf{If} ~ (\mathsf{FRB})_0 = & 0 ~ \mathsf{then} ~ \mathsf{FPSCR}_{\mathsf{FPRF}} ~ \bullet & "+ \mathsf{infinity}" \\ \mathsf{If} ~ (\mathsf{FRB})_0 = & 1 ~ \mathsf{then} ~ \mathsf{FPSCR}_{\mathsf{FPRF}} ~ \bullet & "- \mathsf{infinity}" \\ \mathsf{FPSCR}_{\mathsf{FR} ~ \mathsf{FI}} ~ \bullet & \mathsf{0b00} \\ \mathsf{Done} \end{array}
```

QNaN Operand:

```
FRT ← (FRB)<sub>0:34</sub> || <sup>29</sup>0
FPSCR<sub>FPRF</sub> ← "QNaN"
FPSCR<sub>FR FI</sub> ← 0b00
Done
```

SNaN Operand:

```
\begin{array}{lll} \mathsf{FPSCR}_{\mathsf{VXSNAN}} & \blacktriangleleft & 1 \\ \mathsf{If} \; \mathsf{FPSCR}_{\mathsf{VE}} = & 0 \; \mathsf{then} \\ \mathsf{Do} & \mathsf{FRT}_{0:11} & \blacktriangleleft & (\mathsf{FRB})_{0:11} \\ & \mathsf{FRT}_{12} & \blacktriangleleft & 1 \\ & \mathsf{FRT}_{13:63} & \blacktriangleleft & (\mathsf{FRB})_{13:34} \mid\mid & ^{29}0 \\ & \mathsf{FPSCR}_{\mathsf{FPRF}} & \twoheadleftarrow & \mathsf{QNaN}" \\ & \mathsf{End} \\ \mathsf{FPSCR}_{\mathsf{FR}\;\mathsf{FI}} & \blacktriangleleft & \mathsf{0b00} \\ \mathsf{Done} & & & & & & & & & & \\ \end{array}
```

Normal Operand:

```
sign + (FRB)_0
exp + (FRB)_{1:11} - 1023
frac<sub>0:52</sub> ← 0b1 || (FRB)<sub>12:63</sub>
Round Single(sign,exp,frac<sub>0:52</sub>,0,0,0)
FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
If exp > 127 and FPSCR<sub>OE</sub> = 0 then go to Disabled Exponent Overflow
If exp > 127 and FPSCR<sub>OF</sub> = 1 then go to Enabled Overflow
FRT<sub>0</sub> ← sign
FRT_{1:11} + exp + 1023
FRT<sub>12:63</sub> ← frac<sub>1:52</sub>
If sign = 0 then FPSCR<sub>FPRF</sub> ← "+ normal number"
If sign = 1 then FPSCR<sub>FPRF</sub> ← "-normal number"
Done
```

Round Single(sign, exp, frac_{0:52}, G, R, X):

```
inc ← 0
lsb ← frac<sub>23</sub>
gbit ← frac<sub>24</sub>
rbit ← frac<sub>25</sub>
xbit \leftarrow (frac<sub>26:52</sub>||G||R||X)\neq 0
                                    /* Round to Nearest */
If FPSCR_{RN} = 0b00 then
                      /* comparisons ignore u bits */
       If sign || Isb || gbit || rbit || xbit = 0bu11uu then inc ← 1
       If sign || Isb || gbit || rbit || xbit = 0bu01u1 then inc ← 1
   End
If FPSCR_{RN} = 0b10 then
                                    /* Round toward +Infinity */
                      /* comparisons ignore u bits */
   Do
       If sign || Isb || gbit || rbit || xbit = 0b0u1uu then inc ← 1
       End
If FPSCR_{RN} = 0b11 then
                                    /* Round toward – Infinity */
   Do
                      /* comparisons ignore u bits */
       If sign || lsb || gbit || rbit || xbit = 0b1u1uu then inc ← 1
       If sign || lsb || gbit || rbit || xbit = 0b1uu1u then inc ← 1
       If sign || lsb || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
   End
frac_{0:23} \leftarrow frac_{0:23} + inc
If carry_out = 1 then
   Dο
       frac_{0:23} \leftarrow 0b1 || frac_{0:22}
       exp ← exp + 1
   End
frac_{24:52} + ^{29}0
FPSCR<sub>FR</sub> ← inc
FPSCR<sub>FI</sub> ← gbit | rbit | xbit
Return
```

A.2 Floating-Point Convert to Integer Model

The following describes algorithmically the operation of the Floating Convert To Integer instructions.

```
If Floating Convert To Integer Word then
        Do
             round_mode ← FPSCR<sub>RN</sub>
             If Floating Convert To Integer Word with round toward Zero then
             round mode ← 0b01
            tgt_precision 		 "32-bit integer"
        Fnd
    If Floating Convert To Integer Doubleword then
            round_mode ← FPSCR<sub>RN</sub>
            tgt_precision 	← "64-bit integer"
    If Floating Convert To Integer Doubleword with round toward Zero then
            round mode ← 0b01
            End
    sign + (FRB)_0
    If (FRB)_{1:11} = 2047 and (FRB)_{12:63} = 0 then goto Infinity Operand
    If (FRB)_{1:11} = 2047 and (FRB)_{12} = 0 then goto SNaN Operand
    If (FRB)_{1:11} = 2047 and (FRB)_{12} = 1 then goto QNaN Operand
    If (FRB)_{1:11} > 1086 then goto Large Operand
    If (FRB)_{1:11} > 0 then exp + (FRB)_{1:11} - 1023 /* exp - bias */
    If (FRB)_{1.11} = 0 then exp \leftarrow -1022
    If (FRB)<sub>1:11</sub> > 0 then frac<sub>0:64</sub> ← 0b01 || (FRB)<sub>12:63</sub> || <sup>11</sup>0 /* normal; need leading 0 for later complement */
    If (FRB)_{1:11} = 0 then frac_{0:64} \leftarrow 0b00 \parallel (FRB)_{12:63} \parallel ^{11}0 \mid ^* denormal */
    gbit || rbit || xbit ← 0b000
    Do i=1,63-exp /* do the loop 0 times if exp = 63 */
        frac_{0:64} \mid\mid gbit \mid\mid rbit \mid\mid xbit  
left  0b0 \mid\mid frac
0:64 || gbit || (rbit | xbit)
    Round Integer(sign,frac<sub>0:64</sub>,gbit,rbit,xbit,round_mode)
    If sign = 1 then frac_{0:64} \leftarrow \neg frac_{0:64} + 1 /* needed leading 0 for -2^{64} < (FRB) < -2^{63} */
    If tgt\_precision = "32-bit integer" and frac_{0.64} > 2^{31}-1 then goto Large Operand
    If tgt\_precision = "64-bit integer" and frac_{0:64} > 2^{63}-1 then goto Large Operand
    If tgt_precision = "32-bit integer" and \rm frac_{0.64} < -2^{31} then goto Large Operand If tgt_precision = "64-bit integer" and \rm frac_{0.64} < -2^{63} then goto Large Operand
    FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
    If tgt_precision = "32-bit integer" then FRT ◆ 0xuuuu_uuuu || frac<sub>33:64</sub> /* u is undefined hex digit */
    If tgt_precision = "64-bit integer" then FRT ← frac<sub>1:64</sub>
    FPSCR<sub>FPRF</sub> ← undefined
    Done
```

```
Round Integer(sign,frac<sub>0:64</sub>,gbit,rbit,xbit,round_mode):
```

```
inc 	← 0
If round_mode = 0b00 then
                                                /* Round to Nearest */
    Do
                          /* comparisons ignore u bits */
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0bu11uu then inc ← 1
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0bu011u then inc 		 1
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0bu01u1 then inc ← 1
    End
If round_mode = 0b10 then
                                                /* Round toward +Infinity */
    Do
                          /* comparisons ignore u bits */
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b0u1uu then inc ← 1
         If sign || frac_{64} || gbit || rbit || xbit = 0b0uu1u then inc \leftarrow 1
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b0uuu1 then inc 		 1
    End
                                                /* Round toward - Infinity */
If round mode = 0b11 then
                          /* comparisons ignore u bits */
    Do
         If sign || frac_{64} || gbit || rbit || xbit = 0b1u1uu then inc \leftarrow 1
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b1uu1u then inc ← 1
         If sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
    End
frac_{0:64} + frac_{0:64} + inc
FPSCR<sub>FR</sub> ← inc
FPSCR<sub>FI</sub> ← gbit | rbit | xbit
Return
```

Infinity Operand:

SNaN Operand:

```
FPSCR<sub>FR FI VXSNAN VXCVI</sub> ← 0b0011

If FPSCR<sub>VE</sub> = 0 then

Do

If tgt_precision = "32-bit integer" then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */

If tgt_precision = "64-bit integer" then FRT ← 0x8000_0000_0000

FPSCR<sub>FPRF</sub> ← undefined

End

Done
```

QNaN Operand:

```
FPSCR<sub>FR FI VXCVI</sub> ← 0b001

If FPSCR<sub>VE</sub> = 0 then

Do

If tgt_precision = "32-bit integer" then FRT ← 0xuuuu_uuuu_8000_0000 /* u is undefined hex digit */

If tgt_precision = "64-bit integer" then FRT ← 0x8000_0000_0000

FPSCR<sub>FPRF</sub> ← undefined

End

Done
```

Large Operand:

A.3 Floating-Point Convert from Integer Model

The following describes algorithmically the operation of the *Floating Convert From Integer Doubleword* instruction.

```
sign + (FRB)_0
exp ← 63
frac_{0:63} \leftarrow (FRB)
If frac_{0:63} = 0 then go to Zero Operand
If sign = 1 then frac_{0:63} \leftarrow \neg frac_{0:63} + 1
Do while frac_0 = 0 /* do the loop 0 times if (FRB) = maximum negative integer */
    frac_{0:63} \leftarrow frac_{1:63} \mid\mid 0b0
     exp ← exp - 1
End
Round Float(sign,exp,frac<sub>0:63</sub>,FPSCR<sub>RN</sub>)
If sign = 0 then FPSCR_{FPRF} \leftarrow "+ normal number"
If sign = 1 then FPSCR_{FPRF} \leftarrow "-normal number"
FRT<sub>0</sub> ← sign
FRT_{1:11} \leftarrow exp + 1023 /* exp + bias */
FRT<sub>12:63</sub> ← frac<sub>1:52</sub>
Done
```

Zero Operand:

```
FPSCR<sub>FR FI</sub> ← 0b00
FPSCR<sub>FPRF</sub> ← "+ zero"
FRT ← 0x0000_0000_0000_0000
Done
```

Round Float(sign,exp,frac_{0:63},round_mode):

```
inc ← 0
lsb ← frac<sub>52</sub>
gbit ← frac<sub>53</sub>
rbit ← frac<sub>54</sub>
xbit ~ frac_{55:63} > ~ 0
If round_mode = 0b00 then
                               /* Round to Nearest */
                 /* comparisons ignore u bits */
     End
If round_mode = 0b10 then
                               /* Round toward +Infinity */
                 /* comparisons ignore u bits */
      If round_mode = 0b11 then
                               /* Round toward – Infinity */
  Do
                 /* comparisons ignore u bits */
     If sign || lsb || gbit || rbit || xbit = 0b1u1uu then inc ← 1
     If sign || lsb || gbit || rbit || xbit = 0b1uu1u then inc ← 1
     If sign || lsb || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
   End
frac_{0:52} \leftarrow frac_{0:52} + inc
If carry_out = 1 then exp + exp + 1
\mathsf{FPSCR}_\mathsf{FR} + \mathsf{inc}
FPSCR<sub>FI</sub> ← gbit | rbit | xbit
FPSCR_{XX} \leftarrow FPSCR_{XX} \mid FPSCR_{FI}
Return
```

Appendix B. Assembler Extended Mnemonics

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided that defines simple shorthand for the most frequently used forms of Branch Conditional, Compare, Trap, Rotate and Shift, and certain other instructions.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

B.1 Symbols

The following symbols are defined for use in instructions (basic or extended mnemonics) that specify a Condition Register field or a Condition Register bit. The first five (It, ..., un) identify a bit number within a CR field. The remainder (cr0, ..., cr7) identify a CR field. An expression in which a CR field symbol is multiplied by 4 and then added to a bit-number-within-CR-field symbol can be used to identify a CR bit.

Symbol	Value	Meaning
lt	0	Less than
gt	1	Greater than
eq	2	Equal
so	3	Summary overflow
un	3	Unordered (after floating-point comparison)
cr0	0	CR Field 0
cr1	1	CR Field 1
cr2	2	CR Field 2
cr3	3	CR Field 3
cr4	4	CR Field 4
cr5	5	CR Field 5
cr6	6	CR Field 6
cr7	7	CR Field 7

The extended mnemonics in Sections B.2.2 and B.3 require identification of a CR bit: if one of the CR field symbols is used, it must be multiplied by 4 and added to a bit-number-within-CR-field (value in the range 0-3, explicit or symbolic). The extended mnemonics in Sections B.2.3 and B.5 require identification of a CR field: if one of the CR field symbols is used, it must not be multiplied by 4. (For the extended mnemonics in Section B.2.3, the bit number within the CR field is part of the extended mnemonic. The programmer identifies the CR field, and the Assembler does the multiplication and addition required to produce a CR bit number for the BI field of the underlying basic mnemonic.)

B.2 Branch Mnemonics

The mnemonics discussed in this section are variations of the Branch Conditional instructions.

Note: bclr, bclrl, bcctr, and bcctrl each serve as both a basic and an extended mnemonic. The Assembler will recognize a bclr, bclrl, bcctr, or bcctrl mnemonic with three operands as the basic form, and a bclr, bclrl, bcctr, or bcctrl mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00. Similarly, for all the extended mnemonics described in Sections B.2.2 - B.2.4 that devolve to any of these four basic mnemonics the BH operand can either be coded or omitted. If it is omitted it is assumed to be 0b00.

B.2.1 BO and BI Fields

The 5-bit BO and BI fields control whether the branch is taken. Providing an extended mnemonic for every possible combination of these fields would be neither useful nor practical. The mnemonics described in Sections B.2.2 - B.2.4 include the most useful cases. Other cases can be coded using a basic Branch Conditional mnemonic (bc[I][a], bcIr[I], bcctr[I]) with the appropriate operands.

B.2.2 Simple Branch Mnemonics

Instructions using one of the mnemonics in Table 3 that tests a Condition Register bit specify the corresponding bit as the first operand. The symbols defined in Section B.1 can be used in this operand.

Notice that there are no extended mnemonics for relative and absolute unconditional branches. For these the basic mnemonics b, ba, bl, and bla should be used.

		LR not Set				LR Set			
Branch Semantics	bc Relative	bca Absolute	bclr To LR	bcctr To CTR	bcl Relative	bcla Absolute	bclrl To LR	bcctrl To CTR	
Branch unconditionally	_	_	blr	bctr	_	_	blrl	bctrl	
Branch if CR _{BI} = 1	bt	bta	btlr	btctr	btl	btla	btlrl	btctrl	
Branch if CR _{BI} = 0	bf	bfa	bflr	bfctr	bfl	bfla	bflrl	bfctrl	
Decrement CTR, branch if CTR nonzero	bdnz	bdnza	bdnzlr	-	bdnzl	bdnzla	bdnzIrI	_	
Decrement CTR, branch if CTR nonzero and CR _{BI} = 1	bdnzt	bdnzta	bdnztlr	-	bdnztl	bdnztla	bdnztlrl	-	
Decrement CTR, branch if CTR nonzero and CR _{BI} = 0	bdnzf	bdnzfa	bdnzflr	-	bdnzfl	bdnzfla	bdnzflrl	_	
Decrement CTR, branch if CTR zero	bdz	bdza	bdzlr	_	bdzl	bdzla	bdzIrI	-	
Decrement CTR, branch if CTR zero and CR _{BI} = 1	bdzt	bdzta	bdztlr	-	bdztl	bdztla	bdztlrl	-	
Decrement CTR, branch if CTR zero and CR _{BI} = 0	bdzf	bdzfa	bdzflr	-	bdzfl	bdzfla	bdzflrl	_	

Examples

1. Decrement CTR and branch if it is still nonzero (closure of a loop controlled by a count loaded into CTR).

bdnz target (equivalent to: bc 16,0,target)

2. Same as (1) but branch only if CTR is nonzero and condition in CR0 is "equal".

bdnzt eq,target (equivalent to: bc 8,2,target)

3. Same as (2), but "equal" condition is in CR5.

bdnzt 4*cr5+eq,target (equivalent to: bc 8,22,target)

4. Branch if bit 27 of CR is 0.

bf 27,target (equivalent to: bc 4,27,target)

5. Same as (4), but set the Link Register. This is a form of conditional "call".

bfl 27,target (equivalent to: bcl 4,27,target)

B.2.3 Branch Mnemonics Incorporating Conditions

In the mnemonics defined in Table 4 on page 146, the test of a bit in a Condition Register field is encoded in the mnemonic.

Instructions using the mnemonics in Table 4 specify the Condition Register field as an optional first operand. One of the CR field symbols defined in Section B.1 can be used for this operand. If the CR field being tested is CR Field 0, this operand need not be specified unless the resulting basic mnemonic is **bclr[I]** or **bcctr[I]** and the BH operand is specified.

A standard set of codes has been adopted for the most common combinations of branch conditions.

Code	Meaning
lt	Less than
le	Less than or equal
eq	Equal
ge	Greater than or equal
gt	Greater than
nl	Not less than
ne	Not equal
ng	Not greater than
so	Summary overflow
ns	Not summary overflow
un	Unordered (after floating-point comparison)
nu	Not unordered (after floating-point comparison)

These codes are reflected in the mnemonics shown in Table 4.

	LR not Set				LR Set			
Branch Semantics	bc Relative	bca Absolute	bclr To LR	bcctr To CTR	bcl Relative	bcla Absolute	bclrl To LR	bcctrl To CTR
Branch if less than	blt	blta	bltlr	bltctr	bltl	bltla	bltlrl	bltctrl
Branch if less than or equal	ble	blea	blelr	blectr	blel	blela	blelrl	blectrl
Branch if equal	beq	beqa	beqlr	beqctr	beql	beqla	beqlrl	beqctrl
Branch if greater than or equal	bge	bgea	bgelr	bgectr	bgel	bgela	bgelrl	bgectrl
Branch if greater than	bgt	bgta	bgtlr	bgtctr	bgtl	bgtla	bgtlrl	bgtctrl
Branch if not less than	bnl	bnla	bnllr	bnlctr	bnll	bnlla	bnllrl	bnlctrl
Branch if not equal	bne	bnea	bnelr	bnectr	bnel	bnela	bnelrl	bnectrl
Branch if not greater than	bng	bnga	bnglr	bngctr	bngl	bngla	bnglrl	bngctrl
Branch if summary overflow	bso	bsoa	bsolr	bsoctr	bsol	bsola	bsolrl	bsoctrl
Branch if not summary overflow	bns	bnsa	bnslr	bnsctr	bnsl	bnsla	bnsIrl	bnsctrl
Branch if unordered	bun	buna	bunlr	bunctr	bunl	bunla	buniri	bunctrl
Branch if not unordered	bnu	bnua	bnulr	bnuctr	bnul	bnula	bnulrl	bnuctrl

Examples

1. Branch if CR0 reflects condition "not equal".

bne target (equivalent to: bc 4,2,target)

2. Same as (1), but condition is in CR3.

bne cr3,target (equivalent to: bc 4,14,target)

3. Branch to an absolute target if CR4 specifies "greater than", setting the Link Register. This is a form of conditional "call".

bgtla cr4,target (equivalent to: bcla 12,17,target)

4. Same as (3), but target address is in the Count Register.

bgtctrl cr4 (equivalent to: bcctrl 12,17,0)

B.2.4 Branch Prediction

Software can use the "at" bits of *Branch Conditional* instructions to provide a hint to the processor about the behavior of the branch. If, for a given such instruction, the branch is almost always taken or almost always not taken, a suffix can be added to the mnemonic indicating the value to be used for the "at" bits.

- + Predict branch to be taken (at=0b11)
- Predict branch not to be taken (at=0b10)

Such a suffix can be added to any *Branch Conditional* mnemonic, either basic or extended, that tests either the Count Register or a CR bit (but not both). Assemblers should use 0b00 as the default value for the "at" bits, indicating that software has offered no prediction.

Examples

1. Branch if CR0 reflects condition "less than", specifying that the branch should be predicted to be taken.

blt+ target

2. Same as (1), but target address is in the Link Register and the branch should be predicted not to be taken.

bltlr-

B.3 Condition Register Logical Mnemonics

The Condition Register Logical instructions can be used to set (to 1), clear (to 0), copy, or invert a given Condition Register bit. Extended mnemonics are provided that allow these operations to be coded easily.

Table 5. Condition Register logical mnemonics				
Operation	Extended Mnemonic	Equivalent to		
Condition Register set	crset bx	creqv bx,bx,bx		
Condition Register clear	crclr bx	crxor bx,bx,bx		
Condition Register move	crmove bx,by	cror bx,by,by		
Condition Register not	crnot bx,by	crnor bx,by,by		

The symbols defined in Section B.1 can be used to identify the Condition Register bits.

Examples

1. Set CR bit 25.

crset 25 (equivalent to: creqv 25,25,25)

2. Clear the SO bit of CR0.

crclr so (equivalent to: crxor 3,3,3)

3. Same as (2), but SO bit to be cleared is in CR3.

crclr 4*cr3+so (equivalent to: crxor 15,15,15)

4. Invert the EQ bit.

crnot eq,eq (equivalent to: crnor 2,2,2)

5. Same as (4), but EQ bit to be inverted is in CR4, and the result is to be placed into the EQ bit of CR5.

crnot 4*cr5+eq,4*cr4+eq (equivalent to: crnor 22,18,18)

B.4 Subtract Mnemonics

B.4.1 Subtract Immediate

Although there is no "Subtract Immediate" instruction, its effect can be achieved by using an *Add Immediate* instruction with the immediate operand negated. Extended mnemonics are provided that include this negation, making the intent of the computation clearer.

subi	Rx,Ry,value	(equivalent to:	addi	Rx,Ry,- value)
subis	Rx,Ry,value	(equivalent to:	addis	Rx,Ry,- value)
subic	Rx,Ry,value	(equivalent to:	addic	Rx,Ry,- value)
subic.	Rx,Ry,value	(equivalent to:	addic.	Rx,Ry,- value)

B.4.2 Subtract

The Subtract From instructions subtract the second operand (RA) from the third (RB). Extended mnemonics are provided that use the more "normal" order, in which the third operand is subtracted from the second. Both these mnemonics can be coded with a final "o" and/or "." to cause the OE and/or Rc bit to be set in the underlying instruction.

subRx,Ry,Rz(equivalent to:subfRx,Rz,Ry)subcRx,Ry,Rz(equivalent to:subfcRx,Rz,Ry)

B.5 Compare Mnemonics

The L field in the fixed-point *Compare* instructions controls whether the operands are treated as 64-bit quantities or as 32-bit quantities. Extended mnemonics are provided that represent the L value in the mnemonic rather than requiring it to be coded as a numeric operand.

The BF field can be omitted if the result of the comparison is to be placed into CR Field 0. Otherwise the target CR field must be specified as the first operand. One of the CR field symbols defined in Section B.1 can be used for this operand.

Note: The basic *Compare* mnemonics of PowerPC are the same as those of POWER, but the POWER instructions have three operands while the PowerPC instructions have four. The Assembler will recognize a basic *Compare* mnemonic with three operands as the POWER form, and will generate the instruction with L=0. (Thus the Assembler must require that the BF field, which normally can be omitted when CR Field 0 is the target, be specified explicitly if L is.)

B.5.1 Doubleword Comparisons

Table 6. Doubleword compare mnemonics				
Operation	Extended Mnemonic	Equivalent to		
Compare doubleword immediate	cmpdi bf,ra,si	cmpi bf,1,ra,si		
Compare doubleword	cmpd bf,ra,rb	cmp bf,1,ra,rb		
Compare logical doubleword immediate	cmpldi bf,ra,ui	cmpli bf,1,ra,ui		
Compare logical doubleword	cmpld bf,ra,rb	cmpl bf,1,ra,rb		

Examples

1. Compare register Rx and immediate value 100 as unsigned 64-bit integers and place result into CR0.

cmpldi Rx,100 (equivalent to: cmpli 0,1,Rx,100)

2. Same as (1), but place result into CR4.

cmpldi cr4,Rx,100 (equivalent to: cmpli 4,1,Rx,100)

3. Compare registers Rx and Ry as signed 64-bit integers and place result into CR0.

cmpd Rx,Ry (equivalent to: cmp 0,1,Rx,Ry)

B.5.2 Word Comparisons

Table 7. Word compare mnemonics				
Operation	Extended Mnemonic	Equivalent to		
Compare word immediate	cmpwi bf,ra,si	cmpi bf,0,ra,si		
Compare word	cmpw bf,ra,rb	cmp bf,0,ra,rb		
Compare logical word immediate	cmplwi bf,ra,ui	cmpli bf,0,ra,ui		
Compare logical word	cmplw bf,ra,rb	cmpl bf,0,ra,rb		

Examples

1. Compare bits 32:63 of register Rx and immediate value 100 as signed 32-bit integers and place result into CR0.

cmpwi Rx,100 (equivalent to: cmpi 0,0,Rx,100)

2. Same as (1), but place result into CR4.

cmpwi cr4,Rx,100 (equivalent to: cmpi 4,0,Rx,100)

3. Compare bits 32:63 of registers Rx and Ry as unsigned 32-bit integers and place result into CR0.

cmplw Rx,Ry (equivalent to: cmpl 0,0,Rx,Ry)

B.6 Trap Mnemonics

The mnemonics defined in Table 8 are variations of the *Trap* instructions, with the most useful values of TO represented in the mnemonic rather than specified as a numeric operand.

A standard set of codes has been adopted for the most common combinations of trap conditions.

Code	Meaning	TO encoding	<	>	=	u <	u >
lt	Less than	16	1	0	0	0	0
le	Less than or equal	20	1	0	1	0	0
eq	Equal	4	0	0	1	0	0
ge	Greater than or equal	12	0	1	1	0	0
gt	Greater than	8	0	1	0	0	0
nl	Not less than	12	0	1	1	0	0
ne	Not equal	24	1	1	0	0	0
ng	Not greater than	20	1	0	1	0	0
IIt	Logically less than	2	0	0	0	1	0
lle	Logically less than or equal	6	0	0	1	1	0
lge	Logically greater than or equal	5	0	0	1	0	1
lgt	Logically greater than	1	0	0	0	0	1
Inl	Logically not less than	5	0	0	1	0	1
Ing	Logically not greater than	6	0	0	1	1	0
u	Unconditionally with parameters	31	1	1	1	1	1
(none)	Unconditional	31	1	1	1	1	1

These codes are reflected in the mnemonics shown in Table 8.

Table 8. Trap mnemonics	64-bit Co	mparison	32-bit Comparison		
Trap Semantics	tdi Immediate	td Register	twi Immediate	tw Register	
Trap unconditionally	_	-	_	trap	
Trap unconditionally with parameters	tdui	tdu	twui	twu	
Trap if less than	tdlti	tdlt	twlti	twlt	
Trap if less than or equal	tdlei	tdle	twlei	twle	
Trap if equal	tdeqi	tdeq	tweqi	tweq	
Trap if greater than or equal	tdgei	tdge	twgei	twge	
Trap if greater than	tdgti	tdgt	twgti	twgt	
Trap if not less than	tdnli	tdnl	twnli	twnl	
Trap if not equal	tdnei	tdne	twnei	twne	
Trap if not greater than	tdngi	tdng	twngi	twng	
Trap if logically less than	tdllti	tdllt	twllti	twllt	
Trap if logically less than or equal	tdllei	tdlle	twllei	twlle	
Trap if logically greater than or equal	tdlgei	tdlge	twlgei	twlge	
Trap if logically greater than	tdlgti	tdlgt	twlgti	twlgt	
Trap if logically not less than	tdlnli	tdlnl	twlnli	twlnl	
Trap if logically not greater than	tdlngi	tdlng	twlngi	twlng	

Examples

1. Trap if register Rx is not 0.

tdnei Rx,0 (equivalent to: tdi 24,Rx,0)

2. Same as (1), but comparison is to register Ry.

tdne Rx,Ry (equivalent to: td 24,Rx,Ry)

3. Trap if bits 32:63 of register Rx, considered as a 32-bit quantity, are logically greater than 0x7FF.

twlgti Rx,0x7FF (equivalent to: twi 1,Rx,0x7FF)

4. Trap unconditionally.

trap (equivalent to: tw 31,0,0)

5. Trap unconditionally with immediate parameters Rx and Ry

tdu Rx,Ry (equivalent to: td 31,Rx,Ry)

B.7 Rotate and Shift Mnemonics

The Rotate and Shift instructions provide powerful and general ways to manipulate register contents, but can be difficult to understand. Extended mnemonics are provided that allow some of the simpler operations to be coded easily.

Mnemonics are provided for the following types of operation.

Extract Select a field of n bits starting at bit position b in the source register; left or right justify this field in

the target register; clear all other bits of the target register to 0.

Insert Select a left-justified or right-justified field of n bits in the source register; insert this field starting at

bit position b of the target register; leave other bits of the target register unchanged. (No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, because

such an insertion requires more than one instruction.)

Rotate Rotate the contents of a register right or left n bits without masking.

Shift Shift the contents of a register right or left n bits, clearing vacated bits to 0 (logical shift).

Clear the leftmost or rightmost n bits of a register to 0.

Clear left and shift left

Clear the leftmost b bits of a register, then shift the register left by n bits. This operation can be used to scale a (known nonnegative) array index by the width of an element.

B.7.1 Operations on Doublewords

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

Table 9. Doubleword rotate and shift mnemonics					
Operation	Extended Mnemonic	Equivalent to			
Extract and left justify immediate	extldi ra,rs,n,b (n > 0)	rldicr ra,rs,b,n- 1			
Extract and right justify immediate	extrdi ra,rs,n,b (n > 0)	rldicl ra,rs,b+n,64– n			
Insert from right immediate	insrdi ra,rs,n,b (n > 0)	rldimi ra,rs,64— (b+n),b			
Rotate left immediate	rotldi ra,rs,n	rldicl ra,rs,n,0			
Rotate right immediate	rotrdi ra,rs,n	rldicl ra,rs,64- n,0			
Rotate left	rotld ra,rs,rb	rldcl ra,rs,rb,0			
Shift left immediate	sldi ra,rs,n (n < 64)	rldicr ra,rs,n,63– n			
Shift right immediate	srdi ra,rs,n (n < 64)	rldicl ra,rs,64- n,n			
Clear left immediate	clrldi ra,rs,n (n < 64)	rldicl ra,rs,0,n			
Clear right immediate	clrrdi ra,rs,n (n < 64)	rldicr ra,rs,0,63- n			
Clear left and shift left immediate	clrlsldi ra,rs,b,n (n ≤ b < 64)	rldic ra,rs,n,b- n			

Examples

1. Extract the sign bit (bit 0) of register Ry and place the result right-justified into register Rx.

extrdi Rx,Ry,1,0 (equivalent to: rldicl Rx,Ry,1,63)

2. Insert the bit extracted in (1) into the sign bit (bit 0) of register Rz.

insrdi Rz,Rx,1,0 (equivalent to: rldimi Rz,Rx,63,0)

3. Shift the contents of register Rx left 8 bits.

sldi Rx,Rx,8 (equivalent to: rldicr Rx,Rx,8,55)

4. Clear the high-order 32 bits of register Ry and place the result into register Rx.

clrldi Rx,Ry,32 (equivalent to: rldicl Rx,Ry,0,32)

B.7.2 Operations on Words

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction. The operations as described above apply to the low-order 32 bits of the registers, as if the registers were 32-bit registers. The Insert operations either preserve the high-order 32 bits of the target register or place rotated data there; the other operations clear these bits.

Table 10. Word rotate and shift mnemonics						
Operation	Extended Mnemonic	Equivalent to				
Extract and left justify immediate	extlwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b,0,n- 1				
Extract and right justify immediate	extrwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b+n,32- n,31				
Insert from left immediate	inslwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32- b,b,(b+n)- 1				
Insert from right immediate	insrwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32- (b+n),b,(b+n)- 1				
Rotate left immediate	rotlwi ra,rs,n	rlwinm ra,rs,n,0,31				
Rotate right immediate	rotrwi ra,rs,n	rlwinm ra,rs,32- n,0,31				
Rotate left	rotlw ra,rs,rb	rlwnm ra,rs,rb,0,31				
Shift left immediate	slwi ra,rs,n (n < 32)	rlwinm ra,rs,n,0,31– n				
Shift right immediate	srwi ra,rs,n (n < 32)	rlwinm ra,rs,32- n,n,31				
Clear left immediate	clrlwi ra,rs,n (n < 32)	rlwinm ra,rs,0,n,31				
Clear right immediate	clrrwi ra,rs,n (n < 32)	rlwinm ra,rs,0,0,31- n				
Clear left and shift left immediate	clrlslwi ra,rs,b,n $(n \le b < 32)$	rlwinm ra,rs,n,b- n,31- n				

Examples

1. Extract the sign bit (bit 32) of register Ry and place the result right-justified into register Rx.

extrwi Rx,Ry,1,0 (equivalent to: rlwinm Rx,Ry,1,31,31)

2. Insert the bit extracted in (1) into the sign bit (bit 32) of register Rz.

insrwi Rz,Rx,1,0 (equivalent to: rlwimi Rz,Rx,31,0,0)

3. Shift the contents of register Rx left 8 bits, clearing the high-order 32 bits.

slwi Rx,Rx,8 (equivalent to: rlwinm Rx,Rx,8,0,23)

4. Clear the high-order 16 bits of the low-order 32 bits of register Ry and place the result into register Rx, clearing the high-order 32 bits of register Rx.

clrlwi Rx,Ry,16 (equivalent to: rlwinm Rx,Ry,0,16,31)

B.8 Move To/From Special Purpose Register Mnemonics

The *mtspr* and *mfspr* instructions specify a Special Purpose Register (SPR) as a numeric operand. Extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand.

Table 11. Extended mnemonics for moving to/from an SPR				
Special Purpose Register	Move To SPR		Move From SPR	
Special Fulpose Register	Extended	Equivalent to	Extended	Equivalent to
Fixed-Point Exception Register (XER)	mtxer Rx	mtspr 1,Rx	mfxer Rx	mfspr Rx,1
Link Register (LR)	mtlr Rx	mtspr 8,Rx	mflr Rx	mfspr Rx,8
Count Register (CTR)	mtctr Rx	mtspr 9,Rx	mfctr Rx	mfspr Rx,9

Examples

1. Copy the contents of register Rx to the XER.

mtxer Rx (equivalent to: mtspr 1,Rx)

2. Copy the contents of the LR to register Rx.

mflr Rx (equivalent to: mfspr Rx,8)

3. Copy the contents of register Rx to the CTR.

mtctr Rx (equivalent to: mtspr 9,Rx)

B.9 Miscellaneous Mnemonics

No-op

Many PowerPC instructions can be coded in a way such that, effectively, no operation is performed. An extended mnemonic is provided for the preferred form of no-op. If an implementation performs any type of run-time optimization related to no-ops, the preferred form is the no-op that will trigger this.

nop (equivalent to: ori 0,0,0)

Load Immediate

The **addi** and **addis** instructions can be used to load an immediate value into a register. Extended mnemonics are provided to convey the idea that no addition is being performed but merely data movement (from the immediate field of the instruction to a register).

Load a 16-bit signed immediate value into register Rx.

li Rx,value (equivalent to: addi Rx,0,value)

Load a 16-bit signed immediate value, shifted left by 16 bits, into register Rx.

lis Rx,value (equivalent to: addis Rx,0,value)

Load Address

This mnemonic permits computing the value of a base-displacement operand, using the **addi** instruction which normally requires separate register and immediate operands.

la Rx,D(Ry) (equivalent to: addi Rx,Ry,D)

The *la* mnemonic is useful for obtaining the address of a variable specified by name, allowing the Assembler to supply the base register number and compute the displacement. If the variable v is located at offset Dv bytes from the address in register Rv, and the Assembler has been told to use register Rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register Rx.

la Rx,v (equivalent to: addi Rx,Rv,Dv)

Move Register

Several PowerPC instructions can be coded in a way such that they simply copy the contents of one register to another. An extended mnemonic is provided to convey the idea that no computation is being performed but merely data movement (from one register to another).

The following instruction copies the contents of register Ry to register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

mr Rx,Ry (equivalent to: or Rx,Ry,Ry)

Complement Register

Several PowerPC instructions can be coded in a way such that they complement the contents of one register and place the result into another register. An extended mnemonic is provided that allows this operation to be coded easily.

The following instruction complements the contents of register Ry and places the result into register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

not Rx,Ry (equivalent to: nor Rx,Ry,Ry)

Move To/From Condition Register

This mnemonic permits copying the contents of the low-order 32 bits of a GPR to the Condition Register, using the same style as the *mfcr* instruction.

mtcr Rx (equivalent to: mtcrf 0xFF,Rx)

The following instructions may generate either the (old) *mtcrf* or *mfcr* instructions or the (new) *mtocrf* or *mfocrf* instruction, respectively, depending on the target machine type assembler parameter.

mtcrf FXM,Rx mfcr Rx

All three extended mnemonics in this subsection are being phased out. In future assemblers the form "mtcr Rx" may not exist, and the mtcrf and mfcr mnemonics may generate the old form instructions (with bit 11 = 0) regardless of the target machine type assembler parameter, or may cease to exist.

Appendix C. Programming Examples

C.1 Multiple-Precision Shifts

This section gives examples of how multiple-precision shifts can be programmed.

A multiple-precision shift is defined to be a shift of an N-doubleword quantity (64-bit mode) or an N-word quantity (32-bit mode), where N>1. The quantity to be shifted is contained in N registers. The shift amount is specified either by an immediate value in the instruction or by a value in a register.

The examples shown below distinguish between the cases N=2 and N>2. If N=2, the shift amount may be in the range 0 through 127 (64-bit mode) or 0 through 63 (32-bit mode), which are the maximum ranges supported by the *Shift* instructions used. However if N>2, the shift amount must be in the range 0 through 63 (64-bit mode) or 0 through 31 (32-bit mode), in order for the examples to yield the desired result. The specific instance shown for N>2 is N=3; extending those code sequences to larger N is straightforward, as is reducing them to the case N=2

when the more stringent restriction on shift amount is met. For shifts with immediate shift amounts only the case N=3 is shown, because the more stringent restriction on shift amount is always met.

In the examples it is assumed that GPRs 2 and 3 (and 4) contain the quantity to be shifted, and that the result is to be placed into the same registers, except for the immediate left shifts in 64-bit mode for which the result is placed into GPRs 3, 4, and 5. In all cases, for both input and result, the lowest-numbered register contains the highest-order part of the data and highest-numbered register contains the lowest-order part. For non-immediate shifts, the shift amount is assumed to be in GPR 6. For immediate shifts, the shift amount is assumed to be greater than 0. GPRs 0 and 31 are used as scratch registers.

For N>2, the number of instructions required is 2N-1 (immediate shifts) or 3N-1 (non-immediate shifts).

Multiple-precision shifts in 64-bit mode

Multiple-precision shifts in 32-bit mode

Chiff I off Immora	lists N 2 (shift smart + C4)	Chiff Laff Immediate N. 2 (abiff amount 20)
	diate, $N = 3$ (shift amnt < 64)	Shift Left Immediate, N = 3 (shift amnt < 32)
rldicr	r5,r4,sh,63-sh	rlwinm r2,r2,sh,0,31-sh
rldimi	r4,r3,0,sh	rlwimi r2,r3,sh,32-sh,31
rldicl	r4,r4,sh,0	rlwinm r3,r3,sh,0,31-sh
rldimi	r3,r2,0,sh	rlwimi r3,r4,sh,32-sh,31
rldicl	r3,r3,sh,0	rlwinm r4,r4,sh,0,31-sh
Shift Left, $N = 2$	2 (shift amnt < 128)	Shift Left, N = 2 (shift amnt < 64)
subfic	r31,r6,64	subfic r31,r6,32
sld	r2,r2,r6	slw r2,r2,r6
srd	r0,r3,r31	srw r0,r3,r31
or	r2,r2,r0	or r2,r2,r0
addi	r31,r6,-64	addi r31,r6,-32
sld	r0,r3,r31	slw r0,r3,r31
or	r2,r2,r0	or r2,r2,r0
sld	r3,r3,r6	slw r3,r3,r6
Siu	13,13,10	51W 13,13,10
Shift Left. N = 3	3 (shift amnt < 64)	Shift Left, N = 3 (shift amnt < 32)
subfic	r31,r6,64	subfic r31,r6,32
sld	r2,r2,r6	slw r2,r2,r6
srd	r0,r3,r31	srw r0,r3,r31
or	r2,r2,r0	or r2,r2,r0
sld	r3,r3,r6	slw r3,r3,r6
srd	r0,r4,r31	srw r0,r4,r31
or	r3,r3,r0	or r3,r3,r0
sld	r4,r4,r6	slw r4,r4,r6
Shift Dight Imm	odiato N = 3 (chift amnt = 64)	Shift Dight Immediate N = 2 (shift ampt = 22)
	ediate, N = 3 (shift amnt < 64)	Shift Right Immediate, N = 3 (shift amnt < 32)
rldimi	r4,r3,0,64-sh	rlwinm r4,r4,32-sh,sh,31
rldimi rldicl	r4,r3,0,64-sh r4,r4,64-sh,0	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1
rldimi rldicl rldimi	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31
rldimi rldicl rldimi rldicl	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31 rlwimi r3,r2,32-sh,0,sh-1
rldimi rldicl rldimi	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31
rldimi rldicl rldimi rldicl rldicl	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31
rldimi rldicl rldimi rldicl rldicl	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128)	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64)
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31
rldimi rldicl rldicl rldicl rldicl shift Right, N = subfic srd sld or	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld or addi	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32
rldimi rldicl rldicl rldicl rldicl shift Right, N = subfic srd sld or	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld or addi	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld or addi srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld or addi srd or srd srd or	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r3,r3,r0 r2,r2,r6	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,9,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6
rldimi rldicl rldimi rldicl rldicl shift Right, N = subfic srd sld or addi srd or srd Shift Right, N =	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64)	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32)
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd or srd Shift Right, N = subfic srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6 slw r0,r3,r31
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd or srd Shift Right, N = subfic srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic srd srd or srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6 r0,r3,r31	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6 slw r0,r3,r31
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic srd or srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6 r0,r3,r31 r4,r4,r0	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwimi r3,r3,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6 slw r0,r3,r31 or r4,r4,r0
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic srd or srd	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6 r0,r3,r31 r4,r4,r0 r3,r3,r6 r0,r2,r31	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6 slw r0,r3,r31 or r4,r4,r6 slw r0,r3,r31 or r4,r4,r0 srw r3,r3,r6 slw r0,r2,r31
rldimi rldicl rldimi rldicl rldicl rldicl Shift Right, N = subfic srd sld or addi srd or srd Shift Right, N = subfic srd or srd sld or srd sld or srd sld	r4,r3,0,64-sh r4,r4,64-sh,0 r3,r2,0,64-sh r3,r3,64-sh,0 r2,r2,64-sh,sh 2 (shift amnt < 128) r31,r6,64 r3,r3,r6 r0,r2,r31 r3,r3,r0 r31,r6,-64 r0,r2,r31 r3,r3,r0 r2,r2,r6 3 (shift amnt < 64) r31,r6,64 r4,r4,r6 r0,r3,r31 r4,r4,r0 r3,r3,r6	rlwinm r4,r4,32-sh,sh,31 rlwimi r4,r3,32-sh,0,sh-1 rlwinm r3,r3,32-sh,sh,31 rlwimi r3,r2,32-sh,0,sh-1 rlwimi r3,r2,32-sh,0,sh-1 rlwinm r2,r2,32-sh,sh,31 Shift Right, N = 2 (shift amnt < 64) subfic r31,r6,32 srw r3,r3,r6 slw r0,r2,r31 or r3,r3,r0 addi r31,r6,-32 srw r0,r2,r31 or r3,r3,r0 srw r2,r2,r6 Shift Right, N = 3 (shift amnt < 32) subfic r31,r6,32 srw r4,r4,r6 slw r0,r3,r31 or r4,r4,r0 srw r3,r3,r6 slw r0,r2,r31

Multiple-precision shifts in 64-bit mode, continued

Multiple-precision shifts in 32-bit mode, continued

Shift Right A	Algebraic Immediate, N = 3 (shift amnt < 64)	Shift Right Alge	ebraic Immediate, N = 3 (shift amnt < 32)
rldimi		rlwinm	r4,r4,32-sh,sh,31
rldicl	r4,r4,64-sh,0	rlwimi	r4,r3,32-sh,0,sh-1
rldimi	r3,r2,0,64-sh	rlwinm	r3,r3,32-sh,sh,31
rldicl	r3,r3,64-sh,0	rlwimi	r3,r2,32-sh,0,sh-1
sradi	r2,r2,sh	srawi	r2,r2,sh
Shift Right A	Algebraic, N = 2 (shift amnt < 128)	Shift Right Alge	ebraic, N = 2 (shift amnt < 64)
subfic		subfic	r31,r6,32
srd	r3,r3,r6	srw	r3,r3,r6
sld	r0,r2,r31	slw	r0,r2,r31
or	r3,r3,r0	or	r3,r3,r0
addic.	r31,r6,-64	addic.	r31,r6,-32
srad	r0,r2,r31	sraw	r0,r2,r31
ble	\$+8	ble	\$+8
ori	r3,r0,0	ori	r3,r0,0
srad	r2,r2,r6	sraw	r2,r2,r6
Shift Right A	Algebraic, N = 3 (shift amnt < 64)	Shift Right Alge	ebraic, N = 3 (shift amnt < 32)
subfic		subfic	r31,r6,32
srd	r4,r4,r6	srw	r4,r4,r6
sld	r0,r3,r31	slw	r0,r3,r31
or	r4,r4,r0	or	r4,r4,r0
srd	r3,r3,r6	srw	r3,r3,r6
sld	r0,r2,r31	slw	r0,r2,r31
or	r3,r3,r0	or	r3,r3,r0
srad	r2,r2,r6	sraw	r2,r2,r6

C.2 Floating-Point Conversions

This section gives examples of how the *Floating-Point Conversion* instructions can be used to perform various conversions.

Warning: Some of the examples use the optional *fsel* instruction. Care must be taken in using *fsel* if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4, "Notes" on page 160.

C.2.1 Conversion from Floating-Point Number to Floating-Point Integer

The full convert to floating-point integer function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1 and the result is returned in FPR 3.

mtfsb0	23	#clear VXCVI
fctid[z]	f3,f1	#convert to fx int
fcfid	f3,f3	#convert back again
mcrfs	7,5	#VXCVI to CR
bf	31,\$+8	#skip if VXCVI was 0
fmr	f3,f1	#input was fp int

C.2.2 Conversion from Floating-Point Number to Signed Fixed-Point Integer Doubleword

The full convert to signed fixed-point integer doubleword function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.

```
fctid[z] f2,f1  #convert to dword int
stfd f2,disp(r1) #store float
ld r3,disp(r1) #load dword
```

C.2.3 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Doubleword

The full convert to unsigned fixed-point integer doubleword function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the value 0 is in FPR 0, the value 2^{64} – 2048 is in FPR 3, the value 2^{63} is in FPR 4 and GPR 4, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.

```
fsel
         f2,f1,f1,f0
                        #use 0 if < 0
fsub
         f5,f3,f1
                        #use max if > max
fsel
         f2,f5,f2,f3
                        #subtract 2**63
fsub
         f5,f2,f4
fcmpu
         cr2,f2,f4
                        #use diff if \geq 2**63
         f2,f5,f5,f2
fsel
fctid[z] f2,f2
                        #convert to fx int
stfd
         f2, disp(r1)
                        #store float
ld
                        #load dword
         r3, disp(r1)
                        #add 2**63 if input
blt
         cr2,$+8
add
         r3, r3, r4
                        # was \geq 2**63
```

C.2.4 Conversion from Floating-Point Number to Signed Fixed-Point Integer Word

The full convert to signed fixed-point integer word function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.

C.2.5 Conversion from Floating-Point Number to Unsigned Fixed-Point Integer Word

The full convert to unsigned fixed-point integer word function can be implemented with the sequence shown below, assuming the floating-point value to be converted is in FPR 1, the value 0 is in FPR 0, the value 2^{32} – 1 is in FPR 3, the result is returned in GPR 3, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.

```
fsel f2,f1,f1,f0 #use 0 if < 0
fsub f4,f3,f1 #use max if > max
fsel f2,f4,f2,f3
fctid[z] f2,f2 #convert to fx int
stfd f2,disp(r1) #store float
lwz r3,disp+4(r1) #load word and zero
```

C.2.6 Conversion from Signed Fixed-Point Integer Doubleword to Floating-Point Number

The full convert from signed fixed-point integer doubleword function, using the rounding mode specified by FPSCR_{RN}, can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space.

```
std r3,disp(r1) #store dword
lfd f1,disp(r1) #load float
fcfid f1,f1 #convert to fp int
```

C.2.7 Conversion from Unsigned Fixed-Point Integer Doubleword to Floating-Point Number

The full convert from unsigned fixed-point integer doubleword function, using the rounding mode specified by $FPSCR_{RN}$, can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the value 2^{32} is in FPR 4, the result is returned in FPR 1, and two doublewords at displacement "disp" from the address in GPR 1 can be used as scratch space.

```
#isolate high half
rldicl
         r2, r3, 32, 32
                        #isolate low half
rldicl
         r0,r3,0,32
std
         r2, disp(r1)
                        #store dword both
std
         r0,disp+8(r1)
                        #load float both
1fd
         f2,disp(r1)
lfd
         f1,disp+8(r1)
fcfid
         f2,f2
                        #convert each half to
fcfid
         f1,f1
                        # fp int (exact result)
         f1,f4,f2,f1
fmadd
                        \#(2**32)*high + low
```

An alternative, shorter, sequence can be used if rounding according to FSCPR_{RN} is desired and FPSCR_{RN} specifies *Round toward* + *Infinity* or *Round toward* – *Infinity*, or if it is acceptable for the rounded answer to be either of the two representable floating-point integers nearest to the given fixed-point integer. In this case the full *convert from unsigned fixed-point integer doubleword* function can be implemented with the sequence shown below, assuming the value 2⁶⁴ is in FPR 2.

std	r3,disp(r1)	#store dword
lfd	f1,disp(r1)	#load float
fcfid	f1,f1	#convert to fp int
fadd	f4,f1,f2	#add 2**64
fsel	f1,f1,f1,f4	# if r3 < 0

C.2.8 Conversion from Signed Fixed-Point Integer Word to Floating-Point Number

The full convert from signed fixed-point integer word function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space. (The result is exact.)

```
extsw r3,r3 #extend sign

std r3,disp(r1) #store dword

lfd f1,disp(r1) #load float

fcfid f1,f1 #convert to fp int
```

C.2.9 Conversion from Unsigned Fixed-Point Integer Word to Floating-Point Number

The full convert from unsigned fixed-point integer word function can be implemented with the sequence shown below, assuming the fixed-point value to be converted is in GPR 3, the result is returned in FPR 1, and a doubleword at displacement "disp" from the address in GPR 1 can be used as scratch space. (The result is exact.)

C.3 Floating-Point Selection

This section gives examples of how the optional Floating Select instruction can be used to implement floating-point minimum and maximum functions, and certain simple forms of if-then-else constructions, without branching.

The examples show program fragments in an imaginary, C-like, high-level programming language, and the corresponding program fragment using fsel and other PowerPC instructions. In the examples, a, b, x, y, and z are floating-point variables, which are assumed to be in FPRs fa, fb, fx, fy, and fz. FPR fs is assumed to be available for scratch space.

Additional examples can be found in Section C.2, "Floating-Point Conversions" on page 158.

Warning: Care must be taken in using fsel if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section C.3.4.

C.3.1 Comparison to Zero

High-level language:	PowerPC:	Notes
if $a \ge 0.0$ then $x + y$ else $x + z$	fsel fx,fa,fy,fz	(1)
if a > 0.0 then $x \leftarrow y$ else $x \leftarrow z$	<pre>fneg fs,fa fsel fx,fs,fz,fy</pre>	(1,2)
if $a = 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	<pre>fsel fx,fa,fy,fz fneg fs,fa fsel fx,fs,fx,fz</pre>	(1)

C.3.2 Minimum and Maximum

High-level language:	PowerPC:	Notes
x ← min(a,b)	fsub fs,fa,fb fsel fx,fs,fb,	. , , ,
x ← max(a,b)	fsub fs,fa,fb fsel fx,fs,fa,	. , , ,

C.3.3 Simple if-then-else **Constructions**

High-level language:	PowerPC:	Notes
if $a \ge b$ then $x \leftarrow y$ else $x \leftarrow z$	<pre>fsub fs,fa,fb fsel fx,fs,fy,fz</pre>	(4,5)
if a > b then x ← y else x ← z	<pre>fsub fs,fb,fa fsel fx,fs,fz,fy</pre>	(3,4,5)
if a = b then x ← y else x ← z	fsub fs,fa,fb fsel fx,fs,fy,fz fneg fs,fs fsel fx,fs,fx,fz	(4,5)

C.3.4 Notes

The following Notes apply to the preceding examples and to the corresponding cases using the other three arithmetic relations (<, \le , and \ne). They should also be considered when any other use of fsel is contemplated.

In these Notes, the "optimized program" is the PowerPC program shown, and the "unoptimized program" (not shown) is the corresponding PowerPC program that uses fcmpu and Branch Conditional instructions instead of fsel.

- 1. The unoptimized program affects the VXSNAN bit of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exception is enabled, while the optimized program does not affect this bit. This property of the optimized program is incompatible with the IEEE standard.
- 2. The optimized program gives the incorrect result if a is a NaN.
- 3. The optimized program gives the incorrect result if a and/or b is a NaN (except that it may give the correct result in some cases for the minimum and maximum functions, depending on how those functions are defined to operate on NaNs).
- 4. The optimized program gives the incorrect result if a and b are infinities of the same sign. (Here it is assumed that Invalid Operation Exceptions are disabled, in which case the result of the subtraction is a NaN. The analysis is more complicated if Invalid Operation Exceptions are enabled, because in that case the target register of the subtraction is unchanged.)
- 5. The optimized program affects the OX, UX, XX, and VXISI bits of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exceptions are enabled, while the unoptimized program does not affect these bits. This property of the optimized program is incompatible with the IEEE standard.

Appendix D. Cross-Reference for Changed POWER Mnemonics

The following table lists the POWER instruction mnemonics that have been changed in the PowerPC Architecture, sorted by POWER mnemonic.

To determine the PowerPC mnemonic for one of these POWER mnemonics, find the POWER mnemonic in the second column of the table: the remainder of the line gives the PowerPC mnemonic and the page or Book in which the instruction is described, as well as the instruction names. A page number is shown for instructions that are defined in this Book (Book I, PowerPC User Instruction Set Architecture), and the

Book number is shown for instructions that are defined in other Books (Book II, PowerPC Virtual Environment Architecture, and Book III, PowerPC Operating Environment Architecture). If an instruction is defined in more than one of these Books, the lowest-numbered Book is used.

POWER mnemonics that have not changed are not listed. POWER instruction names that are the same in PowerPC are not repeated; i.e., for these, the last column of the table is blank.

Page /		POWER	PowerPC	
Bk	Mnemonic	Instruction	Mnemonic	Instruction
51	a[o][.]	Add	addc[o][.]	Add Carrying
52	ae[o][.]	Add Extended	adde[o][.]	
50	ai	Add Immediate	addic	Add Immediate Carrying
50	ai.	Add Immediate and Record	addic.	Add Immediate Carrying and Record
52	ame[o][.]	Add To Minus One Extended	addme[o][.]	Add to Minus One Extended
62	andil.	AND Immediate Lower	andi.	AND Immediate
62	andiu.	AND Immediate Upper	andis.	AND Immediate Shifted
53	aze[o][.]	Add To Zero Extended	addze[o][.]	Add to Zero Extended
24	bcc[l]	Branch Conditional to Count Register	bcctr[l]	
24	bcr[l]	Branch Conditional to Link Register	bclr[l]	
49	cal	Compute Address Lower	addi	Add Immediate
49	cau	Compute Address Upper	addis	Add Immediate Shifted
50	cax[o][.]	Compute Address	add[o][.]	Add
67	cntlz[.]	Count Leading Zeros	cntlzw[.]	Count Leading Zeros Word
II	dclz	Data Cache Line Set to Zero	dcbz	Data Cache Block set to Zero
II	dcs	Data Cache Synchronize	sync	Synchronize
66	exts[.]	Extend Sign	extsh[.]	Extend Sign Halfword
105	fa[.]	Floating Add	fadd[.]	
106	fd[.]	Floating Divide	fdiv[.]	
106	fm[.]	Floating Multiply	fmul[.]	
107	fma[.]	Floating Multiply-Add	fmadd[.]	
107	fms[.]	Floating Multiply-Subtract	fmsub[.]	
108	fnma[.]	Floating Negative Multiply-Add	fnmadd[.]	
108	fnms[.]	Floating Negative Multiply-Subtract	fnmsub[.]	
105	fs[.]	Floating Subtract	fsub[.]	
П	ics	Instruction Cache Synchronize	isync	Instruction Synchronize
35	1	Load	lwz	Load Word and Zero
42	lbrx	Load Byte-Reverse Indexed	lwbrx	Load Word Byte-Reverse Indexed
44	lm	Load Multiple	lmw	Load Multiple Word
46	Isi	Load String Immediate	Iswi	Load String Word Immediate
46	Isx	Load String Indexed	Iswx	Load String Word Indexed
35	lu	Load with Update	lwzu	Load Word and Zero with Update

Page /		POWER	PowerPC	
Bk	Mnemonic	Instruction	Mnemonic	Instruction
35	lux	Load with Update Indexed	lwzux	Load Word and Zero with Update Indexed
35	lx	Load Indexed	lwzx	Load Word and Zero Indexed
III	mtsri	Move To Segment Register Indirect	mtsrin	
54	muli	Multiply Immediate	mulli	Multiply Low Immediate
54	muls[o][.]	Multiply Short	mullw[o][.]	Multiply Low Word
63	oril	OR Immediate Lower	ori	OR Immediate
63	oriu	OR Immediate Upper	oris	OR Immediate Shifted
73	rlimi[.]	Rotate Left Immediate Then Mask Insert	rlwimi[.]	Rotate Left Word Immediate then Mask Insert
70	rlinm[.]	Rotate Left Immediate Then AND With Mask	rlwinm[.]	Rotate Left Word Immediate then AND with Mask
72	rlnm[.]	Rotate Left Then AND With Mask	rlwnm[.]	Rotate Left Word then AND with Mask
51	sf[0][.]	Subtract From	subfc[o][.]	Subtract From Carrying
52	sfe[o][.]	Subtract From Extended	subfe[o][.]	
51	sfi	Subtract From Immediate	subfic	Subtract From Immediate Carrying
52	sfme[o][.]	Subtract From Minus One Extended	subfme[o][.]	
53	sfze[o][.]	Subtract From Zero Extended	subfze[o][.]	
74	sl[.]	Shift Left	slw[.]	Shift Left Word
75	sr[.]	Shift Right	srw[.]	Shift Right Word
77	sra[.]	Shift Right Algebraic	sraw[.]	Shift Right Algebraic Word
76	srai[.]	Shift Right Algebraic Immediate	srawi[.]	Shift Right Algebraic Word Imme-
				diate
40	st	Store	stw	Store Word
43	stbrx	Store Byte-Reverse Indexed	stwbrx	Store Word Byte-Reverse Indexed
44	stm	Store Multiple	stmw	Store Multiple Word
47	stsi	Store String Immediate	stswi	Store String Word Immediate
47	stsx	Store String Indexed	stswx	Store String Word Indexed
40	stu	Store with Update	stwu	Store Word with Update
40	stux	Store with Update Indexed	stwux	Store Word with Update Indexed
40	stx	Store Indexed	stwx	Store Word Indexed
25	svca	Supervisor Call	sc	System Call
61	t	Trap	tw	Trap Word
60	ti	Trap Immediate	twi	Trap Word Immediate
l .	tlbi	TLB Invalidate Entry	tlbie	
63	xoril	XOR Immediate Lower	xori	XOR Immediate
63	xoriu	XOR Immediate Upper	xoris	XOR Immediate Shifted

Appendix E. Incompatibilities with the POWER Architecture

This appendix identifies the known incompatibilities that must be managed in the migration from the POWER Architecture to the PowerPC Architecture. Some of the incompatibilities can, at least in principle, be detected by the processor, which could trap and let software simulate the POWER operation. Others cannot be detected by the processor even in principle.

In general, the incompatibilities identified here are those that affect a POWER application program; incompatibilities for instructions that can be used only by POWER system programs are not necessarily discussed

E.1 New Instructions, Formerly Privileged Instructions

Instructions new to PowerPC typically use opcode values (including extended opcode) that are illegal in POWER. A few instructions that are privileged in POWER (e.g., *dclz*, called *dcbz* in PowerPC) have been made nonprivileged in PowerPC. Any POWER program that executes one of these now-valid or now-nonprivileged instructions, expecting to cause the system illegal instruction error handler or the system privileged instruction error handler to be invoked, will not execute correctly on PowerPC.

E.2 Newly Privileged Instructions

The following instructions are nonprivileged in POWER but privileged in PowerPC.

mfmsr mfsr

E.3 Reserved Fields in Instructions

These fields are shown with "/"s in the instruction layouts. In both POWER and PowerPC these fields are ignored by the processor. The PowerPC Architecture states that these fields should be coded as zero. The POWER Architecture lacks such a statement, but it is expected that essentially all POWER programs contain zero in these fields.

In several cases the PowerPC Architecture assumes that reserved fields in POWER instructions indeed contain zero. The cases include the following.

- bclr[I] and bcctr[I] assume that bits 19:20 in the POWER instructions are 0.
- cmpi, cmp, cmpli, and cmpl assume that bit 10 in the POWER instructions is 0.
- mtspr and mfspr assume that bits 16:20 in the POWER instructions are 0.
- mtcrf and mfcr assume that bit 11 in the POWER instructions is 0.
- Synchronize assumes that bits 9:10 in the POWER instruction (dcs) are 0. (This assumption provides compatibility for application programs, but not necessarily for operating system programs; see Section E.22.)

E.4 Reserved Bits in Registers

Both POWER and PowerPC permit software to write any value to these bits. However in POWER reading such a bit always returns 0, while in PowerPC reading it may return either 0 or the value that was last written to it.

E.5 Alignment Check

The POWER MSR AL bit (bit 24) is no longer supported; the corresponding PowerPC MSR bit, bit 56, is reserved. The low-order bits of the EA are always used. (Notice that the value 0—the normal value for a reserved bit—means "ignore the low-order EA bits" in POWER, and the value 1 means "use the low-order EA bits".) POWER-compatible operating system code will probably write the value 1 to this bit.

E.6 Condition Register

The following instructions specify a field in the CR explicitly (via the BF field) and also, in POWER, use bit 31 as the Record bit. In PowerPC, bit 31 is a reserved field for these instructions and is ignored by the processor. In POWER, if bit 31 contains 1 the instructions execute normally (i.e., as if the bit contained 0) except as follows:

 $\begin{array}{ll} \textit{cmp} & \text{CR0 is undefined if R c=1 and BF} \neq 0 \\ \textit{cmpl} & \text{CR0 is undefined if R c=1 and BF} \neq 0 \\ \textit{mcrxr} & \text{CR0 is undefined if R c=1 and BF} \neq 0 \\ \end{array}$

fcmpu CR1 is undefined if Rc=1 CR1 is undefined if Rc=1

mcrfs CR1 is undefined if Rc=1 and $BF \neq 1$

E.7 LK and Rc Bits

For the instructions listed below, if bit 31 (LK or Rc bit in POWER) contains 1, in POWER the instruction executes as if the bit contained 0 with the following exceptions: if LK=1, the Link Register is set; if Rc=1, Condition Register Field 0 or 1 is set to an undefined value. In PowerPC, bit 31 is a reserved field for these instructions and is ignored by the processor.

PowerPC instructions for which bit 31 is the LK bit in POWER:

sc (svc in POWER)
the Condition Register Logical instructions
mcrf
isync (ics in POWER)

PowerPC instructions for which bit 31 is the Rc bit in POWER:

fixed-point X-form Load and Store instructions fixed-point X-form Compare instructions the X-form Trap instruction mtspr, mfspr, mtcrf, mcrxr, mfcr, mtocrf, mfocrf floating-point X-form Load and Store instructions floating-point Compare instructions mcrfs dcbz (dclz in POWER)

E.8 BO Field

POWER shows certain bits in the BO field — used by Branch Conditional instructions —as "x". Although the POWER Architecture does not say how these bits are to be interpreted, they are in fact ignored by the processor.

PowerPC shows these bits as "z", "a", or "t". The "z" bits are ignored, as in POWER. However, the "a" and

"t" bits can be used by software to provide a hint about how the branch is likely to behave. If a POWER program has the "wrong" value for these bits, the program will produce the same results as on POWER but performance may be affected.

E.9 BH Field

Bits 19:20 of the *Branch Conditional to Link Register* and *Branch Conditional to Count Register* instructions are reserved in POWER but are defined as a branch hint (BH) field in PowerPC. Because these bits are hints, they may affect performance but do not affect the results of executing the instruction.

E.10 Branch Conditional to Count Register

For the case in which the Count Register is decremented and tested (i.e., the case in which $BO_2=0$), POWER specifies only that the branch target address is undefined, with the implication that the Count Register, and the Link Register if LK=1, are updated in the normal way. PowerPC specifies that this instruction form is invalid.

E.11 System Call

There are several respects in which PowerPC is incompatible with POWER for System Call instructions — which in POWER are called Supervisor Call instructions.

- POWER provides a version of the Supervisor Call instruction (bit 30 = 0) that allows instruction fetching to continue at any one of 128 locations. It is used for "fast SVCs". PowerPC provides no such version: if bit 30 of the instruction is 0 the instruction form is invalid.
- POWER provides a version of the Supervisor Call instruction (bits 30:31 = 0b11) that resumes instruction fetching at one location and sets the Link Register to the address of the next instruction. PowerPC provides no such version: bit 31 is a reserved field.
- For POWER, information from the MSR is saved in the Count Register. For PowerPC this information is saved in SRR1.
- In POWER bits 16:19 and 27:29 of the instruction comprise defined instruction fields or a portion thereof, while in PowerPC these bits comprise reserved fields.

- In POWER bits 20:26 of the instruction comprise a portion of the SV field, while in PowerPC these bits comprise the LEV field.
- POWER saves the low-order 16 bits of the instruction, in the Count Register. PowerPC does not save them.
- The settings of MSR bits by the associated interrupt differ between POWER and PowerPC; see POWER Processor Architecture and Book III, PowerPC Operating Environment Architecture.

E.12 Fixed-Point Exception Register (XER)

Bits 48:55 of the XER are reserved in PowerPC, while in POWER the corresponding bits (16:23) are defined and contain the comparison byte for the *Iscbx* instruction (which PowerPC lacks).

E.13 Update Forms of Storage Access Instructions

PowerPC requires that RA not be equal to either RT (fixed-point *Load* only) or 0. If the restriction is violated the instruction form is invalid. POWER permits these cases, and simply avoids saving the EA.

E.14 Multiple Register Loads

PowerPC requires that RA, and RB if present in the instruction format, not be in the range of registers to be loaded, while POWER permits this and does not alter RA or RB in this case. (The PowerPC restriction applies even if RA=0, although there is no obvious benefit to the restriction in this case since RA is not used to compute the effective address if RA=0.) If the PowerPC restriction is violated, either the system illegal instruction error handler is invoked or the results are boundedly undefined. The instructions affected are:

Imw (Im in POWER) Iswi (Isi in POWER) Iswx (Isx in POWER)

For example, an *Imw* instruction that loads all 32 registers is valid in POWER but is an invalid form in PowerPC.

E.15 Load/Store Multiple Instructions

There are two respects in which PowerPC is incompatible with POWER for *Load Multiple* and *Store Multiple* instructions.

- If the EA is not word-aligned, in PowerPC either an Alignment exception occurs or the addressed bytes are loaded, while in POWER an Alignment interrupt occurs if MSR_{AL}=1 (the low-order two bits of the EA are ignored if MSR_{AL}=0).
- In PowerPC the instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

E.16 Move Assist Instructions

There are several respects in which PowerPC is incompatible with POWER for *Move Assist* instructions.

- In PowerPC an Iswx instruction with zero length leaves the contents of RT undefined (if RT≠RA and RT≠RB) or is an invalid instruction form (if RT=RA or RT=RB), while in POWER the corresponding instruction (Isx) is a no-op in these cases.
- In PowerPC an Iswx instruction with zero length may alter the Reference bit, and a stswx instruction with zero length may alter the Reference and Change bits, while in POWER the corresponding instructions (Isx and stsx) do not alter the Reference and Change bits in this case.
- In PowerPC a Move Assist instruction may be interrupted by a system-caused interrupt, while in POWER the instruction cannot be thus interrupted.

E.17 Move To/From SPR

There are several respects in which PowerPC is incompatible with POWER for *Move To/From Special Purpose Register* instructions.

- The SPR field is ten bits long in PowerPC, but only five in POWER (see also Section E.3, "Reserved Fields in Instructions" on page 163).
- mfspr can be used to read the Decrementer in problem state in POWER, but only in privileged state in PowerPC.
- If the SPR value specified in the instruction is not one of the defined values, POWER behaves as follows.
 - If the instruction is executed in problem state and SPR₀=1, a Privileged Instruction type

Program interrupt occurs. No architected registers are altered except those set by the interrupt.

 Otherwise no architected registers are altered.

In this same case, PowerPC behaves as follows.

- If the instruction is executed in problem state and spr₀=1, either an Illegal Instruction type Program interrupt or a Privileged Instruction type Program interrupt occurs. No architected registers are altered except those set by the interrupt.
- Otherwise either an Illegal Instruction type Program interrupt occurs (in which case no architected registers are altered except those set by the interrupt) or the results are boundedly undefined (or possibly undefined, for *mtspr*; see Book III).

E.18 Effects of Exceptions on FPSCR Bits FR and FI

For the following cases, POWER does not specify how FR and FI are set, while PowerPC preserves them for Invalid Operation Exception caused by a Compare instruction, sets FI to 1 and FR to an undefined value for disabled Overflow Exception, and clears them otherwise.

- Invalid Operation Exception (enabled or disabled)
- Zero Divide Exception (enabled or disabled)
- Disabled Overflow Exception

E.19 Store Floating-Point Single Instructions

There are several respects in which PowerPC is incompatible with POWER for Store Floating-Point Single instructions.

- POWER uses FPSCR_{UE} to help determine whether denormalization should be done, while PowerPC does not. Using FPSCR_{UF} is in fact incorrect: if FPSCR_{UF}= 1 and a denormalized single-precision number is copied from one storage location to another by means of Ifs followed by stfs, the two "copies" may not be the same.
- For an operand having an exponent that is less than 874 (unbiased exponent less than -149), POWER stores a zero (if $FPSCR_{UE}=0$) while PowerPC stores an undefined value.

E.20 Move From FPSCR

POWER defines the high-order 32 bits of the result of mffs to be 0xFFFF_FFFF, while PowerPC specifies that they are undefined.

E.21 Zeroing Bytes in the Data Cache

The dclz instruction of POWER and the dcbz instruction of PowerPC have the same opcode. However, the functions differ in the following respects.

- dclz clears a line while dcbz clears a block.
- dclz saves the EA in RA (if RA≠0) while dcbz does
- dclz is privileged while dcbz is not.

E.22 Synchronization

The Synchronize instruction (called dcs in POWER) and the isync instruction (called ics in POWER) cause more pervasive synchronization in PowerPC than in POWER. However, unlike dcs, Synchronize does not wait until data cache block writes caused by preceding instructions have been performed in main storage. Also, Synchronize has an L field while dcs does not, and some uses of the instruction by the operating system require L=2. (The L field corresponds to reserved bits in dcs and hence will be 0 in POWER programs.)

E.23 Move To Machine State Register Instruction

The mtmsr instruction has an L field in PowerPC but not in POWER. The function of the variant of mtmsr with L=1 differs from the function of the instruction in the POWER architecture in the following ways.

- In PowerPC, this variant of *mtmsr* modifies only the EE and RI bits of the MSR, while in the POWER mtmsr modifies all bits of the MSR.
- This variant of *mtmsr* is execution synchronizing in PowerPC but is context synchronizing in POWER. (The POWER architecture lacks PowerPC's distinction between execution synchronization and context synchronization. The statement in the POWER architecture specification that mtmsr is "synchronizing" is equivalent to stating that the instruction is context synchronizing.)

Also, *mtmsr* is optional in PowerPC but required in POWER.

E.24 Direct-Store Segments

POWER's direct-store segments are not supported in PowerPC.

E.25 Segment Register Manipulation Instructions

The definitions of the four Segment Register Manipulation instructions mtsr, mtsrin, mfsr, and mfsrin differ in two respects between POWER and PowerPC. Instructions similar to mtsrin and mfsrin are called mtsri and mfsri in POWER.

privilege: *mfsr* and *mfsri* are problem state instructions in POWER, while *mfsr* and

mfsrin are privileged in PowerPC.

function: the "indirect" instructions (*mtsri* and

mfsri) in POWER use an RA register in computing the Segment Register number, and the computed EA is stored into RA (if $RA \neq 0$ and $RA \neq RT$), while in PowerPC *mtsrin* and *mfsrin* have no RA field and the

EA is not stored.

mtsr, mtsrin (mtsri), and mfsr have the same opcodes in PowerPC as in POWER. mfsri (POWER) and mfsrin (PowerPC) have different opcodes.

Also, the Segment Register Manipulation instructions are required in POWER whereas they are optional in PowerPC.

E.26 TLB Entry Invalidation

The *tlbi* instruction of POWER and the *tlbie* instruction of PowerPC have the same opcode. However, the functions differ in the following respects.

- tlbi computes the EA as (RA|0) + (RB), while tlbie lacks an RA field and computes the EA and related information as (RB).
- tlbi saves the EA in RA (if RA≠0), while tlbie lacks an RA field and does not save the EA.
- For tlbi the high-order 36 bits of RB are used in computing the EA, while for tlbie these bits contain additional information that is not directly related to the EA.
- *tlbie* has an L field, while *tlbi* does not.

Also, *tlbi* is required in POWER whereas *tlbie* is optional in PowerPC.

E.27 Alignment Interrupts

Placing information about the interrupting instruction into the DSISR and the DAR when an Alignment interrupt occurs is optional in PowerPC but required in POWER.

E.28 Floating-Point Interrupts

POWER uses MSR bit 20 to control the generation of interrupts for floating-point enabled exceptions, and PowerPC uses the corresponding MSR bit, bit 52, for the same purpose. However, in PowerPC this bit is part of a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER this bit is used independently to control the occurrence of the interrupt (in POWER all floating-point interrupts are precise).

E.29 Timing Facilities

E.29.1 Real-Time Clock

The POWER Real-Time Clock is not supported in PowerPC. Instead, PowerPC provides a Time Base. Both the RTC and the TB are 64-bit Special Purpose Registers, but they differ in the following respects.

- The RTC counts seconds and nanoseconds, while the TB counts "ticks". The ticking rate of the TB is implementation-dependent.
- The RTC increments discontinuously: 1 is added to RTCU when the value in RTCL passes 999_999_999. The TB increments continuously: 1 is added to TBU when the value in TBL passes 0xFFFF_FFFF.
- The RTC is written and read by the *mtspr* and *mfspr* instructions, using SPR numbers that denote the RTCU and RTCL. The TB is written by the *mtspr* instruction (using new SPR numbers), and read by the new *mftb* instruction.
- The SPR numbers that denote POWER's RTCL and RTCU are invalid in PowerPC.
- The RTC is guaranteed to increment at least once in the time required to execute ten Add Immediate instructions. No analogous guarantee is made for the TB.
- Not all bits of RTCL need be implemented, while all bits of the TB must be implemented.

E.29.2 Decrementer

The PowerPC Decrementer differs from the POWER Decrementer in the following respects.

- The PowerPC DEC decrements at the same rate that the TB increments, while the POWER DEC decrements every nanosecond (which is the same rate that the RTC increments).
- Not all bits of the POWER DEC need be implemented, while all bits of the PowerPC DEC must be implemented.
- The interrupt caused by the DEC has its own interrupt vector location in PowerPC, but is considered an External interrupt in POWER.

E.30 Deleted Instructions

The following instructions are part of the POWER Architecture but have been dropped from the PowerPC Architecture.

absAbsoluteclcsCache Line Compute SizeclfCache Line Flushcli (*)Cache Line InvalidatedclstData Cache Line Store

divDividedivsDivide ShortdozDifference Or Zero

dozi Difference Or Zero Immediate

Iscbx Load String And Compare Byte Indexed

maskg Mask Generate

maskir Mask Insert From Register

mfsri Move From Segment Register Indirect

mul Multiply

nabsNegative Absoluterac (*)Real Address Computerfi (*)Return From Interruptrfsvc (*)Return From SVC

rlmi Rotate Left Then Mask Insert rrib Rotate Right And Insert Bit

sle Shift Left Extended

sleqShift Left Extended With MQsliqShift Left Immediate With MQslliqShift Left Long Immediate With MQ

sllq Shift Left Long With MQ slq Shift Left With MQ

sraig Shift Right Algebraic Immediate With MQ

srag Shift Right Algebraic With MQ

sre Shift Right Extended

srea Shift Right Extended Algebraic
sreq Shift Right Extended With MQ
sriq Shift Right Immediate With MQ
srliq Shift Right Long Immediate With MQ

srlq Shift Right Long With MQsrq Shift Right With MQ

(*) This instruction is privileged.

Note: Many of these instructions use the MQ register. The MQ is not defined in the PowerPC Architecture.

E.31 Discontinued Opcodes

The opcodes listed below are defined in the POWER Architecture but have been dropped from the PowerPC Architecture. The list contains the POWER mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are reserved in PowerPC.

MNEM	PRI	XOP
abs	31	360
clcs	31	531
clf	31	118
cli (*)	31	502
dclst	31	630
div	31	331
divs	31	363
doz	31	264
dozi	09	-
Iscbx	31	277
maskg	31	29
maskir	31	541
mfsri	31	627
mul	31	107
nabs	31	488
rac (*)	31	818

rfi (*)	19	50
rfsvc (*)	19	82
rlmi	22	_
rrib	31	537
sle	31	153
sleq	31	217
sliq	31	184
slliq	31	248
sllq	31	216
slq	31	152
sraiq	31	952
sraq	31	920
sre	31	665
srea	31	921
sreq	31	729
sriq	31	696
srliq	31	760
srlq	31	728
srq	31	664

(*) This instruction is privileged.

Assembler Note

It might be helpful to current software writers for the Assembler to flag the discontinued POWER instructions.

E.32 POWER2 Compatibility

The POWER2 instruction set is a superset of the POWER instruction set. Some of the instructions added for POWER2 are included in the PowerPC Architecture. Those that have been renamed in the PowerPC Architecture are listed in this section, as are the new POWER2 instructions that are not included in the PowerPC Architecture.

Other incompatibilities are also listed.

E.32.1 Cross-Reference for Changed POWER2 Mnemonics

The following table lists the new POWER2 instruction mnemonics that have been changed in the PowerPC User Instruction Set Architecture, sorted by POWER2 mnemonic.

To determine the PowerPC mnemonic for one of these POWER2 mnemonics, find the POWER2 mnemonic in the second column of the table: the remainder of the line gives the PowerPC mnemonic and the page on which the instruction is described, as well as the instruction names.

POWER2 mnemonics that have not changed are not listed.

Page	POWER2		PowerPC	
	Mnemonic	Instruction	Mnemonic	Instruction
111	fcir[.]	Floating Convert Double to Integer with Round	fctiw[.]	Floating Convert To Integer Word
111	fcirz[.]	Floating Convert Double to Integer with Round to Zero	fctiwz[.]	Floating Convert To Integer Word with round toward Zero

E.32.2 Floating-Point Conversion to Integer

The fcir and fcirz instructions of POWER2 have the same opcodes as do the fctiw and fctiwz instructions, respectively, of PowerPC. However, the functions differ in the following respects.

- fcir and fcirz set the high-order 32 bits of the target FPR to 0xFFFF_FFFF, while fctiw and fctiwz set them to an undefined value.
- Except for enabled Invalid Operation Exceptions, fcir and fcirz set the FPRF field of the FPSCR based on the result, while fctiw and fctiwz set it to an undefined value.
- fcir and fcirz do not affect the VXSNAN bit of the FPSCR, while fctiw and fctiwz do.
- fcir and fcirz set FPSCRXX to 1 for certain cases of "Large Operands" (i.e., operands that are too large to be represented as a 32-bit signed fixedpoint integer), while fctiw and fctiwz do not alter it for any case of "Large Operand". (The IEEE standard requires not altering it for "Large Operands".)

E.32.3 Floating-Point Interrupts

POWER2 uses MSR bits 20 and 23 to control the generation of interrupts for floating-point enabled exceptions, and PowerPC uses the corresponding MSR bits, bits 52 and 55, for the same purpose. However, in PowerPC these bits comprise a two-bit value that controls the occurrence, precision, and recoverability of the interrupt, while in POWER2 these bits are used independently to control the occurrence (bit 20) and the precision (bit 23) of the interrupt. Moreover, in PowerPC all floating-point interrupts are considered Program interrupts, while in POWER2 imprecise floating-point interrupts have their own interrupt vector location.

E.32.4 Trace

The Trace interrupt vector location differs between the two architectures, and there are many other differences.

E.32.5 Deleted Instructions

The following instructions are new in POWER2 implementations of the POWER Architecture but have been dropped from the PowerPC Architecture.

lfq lfqu	Load Floating-Point Quad Load Floating-Point Quad with Update			
lfqux	Load Floating-Point Quad with Update Indexed			
Ifqx	Load Floating-Point Quad Indexed			
stfq	Store Floating-Point Quad			
stfqu	Store Floating-Point Quad with Update			
stfqux	Store Floating-Point Quad with Update Indexed			
stfqx	Store Floating-Point Quad Indexed			

E.32.6 Discontinued Opcodes

The opcodes listed below are new in POWER2 implementations of the POWER Architecture but have been dropped from the PowerPC Architecture. The list contains the POWER2 mnemonic (MNEM), the primary opcode (PRI), and the extended opcode (XOP) if appropriate. The corresponding instructions are reserved in PowerPC.

MNEM	PRI	XOP
Ifq	56	_
lfqu	57	_
Ifqux	31	823
Ifqx	31	791
stfq	60	_
stfqu	61	_
stfqux	31	951
stfqx	31	919

Appendix F. New Instructions

The following instructions in the PowerPC User Instruction Set Architecture are new; they are not in the POWER Architecture. The fres, frsqrte, fsel, and fsqrt[s] instructions are optional.

cntlzd divd divdu divwu extsb extsw fadds fcfid fctidz fctiw fctiwz	Count Leading Zeros Doubleword Divide Doubleword Unsigned Divide Word Divide Word Unsigned Extend Sign Byte Extend Sign Word Floating Add Single Floating Convert From Integer Doubleword Floating Convert To Integer Doubleword with round toward Zero Floating Convert To Integer Word Floating Convert To Integer Word Floating Convert To Integer Word
ICIIWZ	round toward Zero
fdivs	Floating Divide Single
fmadds	Floating Multiply-Add Single
fmsubs	Floating Multiply-Subtract Single
fmuls	Floating Multiply Single
fnmadds	Floating Negative Multiply-Add Single
fnmsubs	Floating Negative Multiply-Subtract Single
fres	Floating Reciprocal Estimate Single
frsqrte	Floating Reciprocal Square Root Estimate
fsel	Floating Select
fsqrt[s]	Floating Square Root [Single]
fsubs	Floating Subtract Single
ld	Load Doubleword
ldu	Load Doubleword with Update
ldux	Load Doubleword with Update Indexed
ldx	Load Doubleword Indexed

lwa lwaux lwax	Load Word Algebraic Load Word Algebraic with Update Indexed Load Word Algebraic Indexed				
mfocrf	Move From One Condition Register Field				
mtocrf	Move To One Condition Register Field				
mulhd	Multiply High Doubleword				
mulhdu	Multiply High Doubleword Unsigned				
mulhw	Multiply High Word				
mulhwu	Multiply High Word Unsigned				
mulld	Multiply Low Doubleword				
rldcl	Rotate Left Doubleword then Clear Left				
rldcr	Rotate Left Doubleword then Clear Right				
rldic	Rotate Left Doubleword Immediate then Clear				
rldicl	Rotate Left Doubleword Immediate then Clear Left				
rldicr	Rotate Left Doubleword Immediate then Clear Right				
rldimi	Rotate Left Doubleword Immediate then Mask Insert				
sld	Shift Left Doubleword				
srad	Shift Right Algebraic Doubleword				
sradi	Shift Right Algebraic Doubleword Imme-				
o.uu.	diate				
srd	Shift Right Doubleword				
std	Store Doubleword				
stdu	Store Doubleword with Update				
stdux	Store Doubleword with Update Indexed				
stdx	Store Doubleword Indexed				
stfiwx	Store Floating-Point as Integer Word				
	Indexed				
subf	Subtract From				
td	Trap Doubleword				

Trap Doubleword Immediate

tdi

Appendix G. Illegal Instructions

With the exception of the instruction consisting entirely of binary 0s, the instructions in this class are available for future extensions of the PowerPC Architecture; that is, some future version of the PowerPC Architecture may define any of these instructions to perform new

The following primary opcodes are illegal.

1, 4, 5, 6

The following primary opcodes have unused extended opcodes. Their unused extended opcodes can be determined from the opcode maps in Appendix I. All unused extended opcodes are illegal.

19, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63

An instruction consisting entirely of binary 0s is illegal, and is guaranteed to be illegal in all future versions of this architecture.

Appendix H. Reserved Instructions

The instructions in this class are allocated to specific purposes that are outside the scope of the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, and PowerPC Operating Environment Architecture.

The following types of instruction are included in this class.

- 1. The instruction having primary opcode 0, except the instruction consisting entirely of binary 0s (which is an illegal instruction; see Section 1.8.2, "Illegal Instruction Class" on page 12) and the extended opcode shown below.
 - 256 Service Processor "Attention" (PowerPC
- 2. Instructions for the POWER Architecture that have not been included in the PowerPC Architecture. These are listed in Section E.31, "Discontinued Opcodes" on page 169 and Section E.32.6, "Discontinued Opcodes" on page 171.
- 3. Implementation-specific instructions used to conform to the PowerPC Architecture specification.
- 4. Any other instructions contained in Book IV, PowerPC Implementation Features for any implementation, that are not defined in the PowerPC User Instruction Set Architecture, PowerPC Virtual Environment Architecture, or PowerPC Operating Environment Architecture.

Appendix I. Opcode Maps

This section contains tables showing the opcodes and extended opcodes in all members of the POWER architecture family.

For the primary opcode table (Table 12 on page 181), each cell is in the following format.

Opcode in Decimal	Opcode in Hexadecimal
	Instruction Mnemonic
Applicable Machines	Instruction Format

"Applicable Machines" identifies the POWER architecture family members that recognize the opcode, encoded as follows:

- A PowerPC
- P PowerPC
- 2 POWER2
- O Original POWER (RS/6000)
- All of the above

The extended opcode tables show the extended opcode in decimal, the instruction mnemonic, the applicable machines, and the instruction format. These tables appear in order of primary opcode within two groups. The first group consists of the primary opcodes that have small extended opcode fields (2-4 bits), namely 30, 56, 57, 58, 60, 61, and 62. The second group consists of primary opcodes that have 10-bit extended opcode fields. The tables for the second group are rotated.

In the extended opcode tables several special markings are used.

■ A prime (') following an instruction mnemonic denotes an additional cell, after the lowest-numbered one, used by the instruction. For example, *subfc* occupies cells 8 and 520 of primary opcode 31, with the former corresponding to OE=0 and the latter to OE=1. Similarly, *sradi* occupies cells 826 and 827, with the former corre-

- sponding to $sh_5=0$ and the latter to $sh_5=1$ (the 9-bit extended opcode 413, shown on page 76, excludes the sh_5 bit).
- Two vertical bars (||) are used instead of primed mnemonics when an instruction occupies an entire column of a table. The instruction mnemonic is repeated in the last cell of the column.
- For primary opcode 31, an asterisk (*) in a cell that would otherwise be empty means that the cell is reserved because it is "overlaid", by a fixed-point or Storage Access instruction having only a primary opcode, by an instruction having an extended opcode in primary opcode 30, 58, or 62, or by a potential instruction in any of the categories just mentioned. The overlaying instruction, if any, is also shown. A cell thus reserved should not be assigned to an instruction having primary opcode 31. (The overlaying is a consequence of opcode decoding for fixed-point instructions: the primary opcode, and the extended opcode if any, are mapped internally to a 10-bit "compressed opcode" for ease of subsequent decoding.)
- Parentheses around the opcode or extended opcode mean that the instruction was defined in earlier versions of the PowerPC Architecture but is no longer defined in the PowerPC Architecture.

An empty cell, a cell containing only an asterisk, or a cell in which the opcode or extended opcode is parenthesized, corresponds to an illegal instruction.

When instruction names and/or mnemonics differ among the family members, the PowerPC/PowerPC terminology is used.

The instruction consisting entirely of binary 0s causes the system illegal instruction error handler to be invoked for all members of the POWER family, and this is likely to remain true in future models (it is guaranteed in the PowerPC Architecture). An instruction having primary opcode 0 but not consisting entirely of binary 0s is reserved except for the following extended opcode (instruction bits 21:30).

256 Service Processor "Attention" (PowerPC only)

Tab	le 12. F	Prim	ary	opcodes								
0		00		•		2		02	3		03	See primary opcode 0 extensions on page 179
	Illegal, Reserve	d				۸۵	tdi	_	A 11	twi	_	Trap Doubleword Immediate
AII 4		04	5		05	AP 6		D 06	AII 7		D 07	Trap Word Immediate
ľ		0.			00			00		mulli		
									All		D	Multiply Low Immediate
8	subfic	80	9	dozi	09	10	cmpli	0A	11	cmpi	0B	Subtract From Immediate Carrying Difference or Zero Immediate Compare Logical Immediate
All			20			All			All		D	Compare Immediate
12	addic	0C	13	addic.	0D	14	addi	0E	15	addis	0F	Add Immediate Carrying Add Immediate Carrying and Record Add Immediate
All			All			All			AII		D	Add Immediate Shifted
16	bc	10	17	sc	11	18	b	12	19	CR ops, etc.	13	Branch Conditional System Call Branch
All			AII		SC	All		I	AII		XL	See Table 20 on page 184
20	rlwimi	14	21	rlwinm	15	22	rlmi	16	23	rlwnm	17	Rotate Left Word Imm. then Mask Insert Rotate Left Word Imm. then AND with Mask Rotate Left then Mask Insert
All			AII			20			AII		М	Rotate Left Word then AND with Mask
24	ori	18	25	oris	19	26	xori	1A	27	xoris	1B	OR Immediate OR Immediate Shifted XOR Immediate
All		D			D	All		D	AII		D	XOR Immediate Shifted
28	andi.	1C	29	andis.	1D	30 FX	Dwd R	1E ot	31 Ex	FX tended C	1F ps	AND Immediate AND Immediate Shifted See Table 13 on page 182
AII			All				MD		AII			See Table 21 on page 186
32	lwz	20		lwzu	21	34	lbz		35	lbzu	23	Load Word and Zero Load Word and Zero with Update Load Byte and Zero
AII			AII		D	All			AII		D	Load Byte and Zero with Update
36	stw	24	37	stwu	25	38	stb	26	39	stbu	27	Store Word Store Word with Update Store Byte
All		D			D	All			AII		D	Store Byte with Update
40	lhz	28	41	lhzu	29	42	lha	2A	43	lhau	2B	Load Half and Zero Load Half and Zero with Update Load Half Algebraic
All		D	AII		D	All		D	AII		D	Load Half Algebraic with Update
44	sth	2C	45	sthu	2D	46	lmw	2E	47	stmw	2F	Store Half Store Half with Update Load Multiple Word
All		D			D	All			All		D	Store Multiple Word
48	lfs	30	49	lfsu	31	50	lfd	32	51	lfdu	33	Load Floating-Point Single Load Floating-Point Single with Update Load Floating-Point Double
All			All						All		D	Load Floating-Point Double with Update
52	stfs	34	53	stfsu	35	54	stfd	36	55	stfdu	37	Store Floating-Point Single Store Floating-Point Single with Update Store Floating-Point Double
All			All		D	All			All		D	Store Floating-Point Double with Update
56	lfq, 3 illegal		57	lfqu, 3 illegal			DS-for Loads	m	Ex	FP Single		See Table 14 on page 183 See Table 15 on page 183 See Table 16 on page 183
2		DS			DS				AP		A	See Table 22 on page 188
60	stfq, 3 illegal	3C		stfqu, 3 illegal	3D		DS-For Stores	rm	Ex	FP Doubletended C		See Table 17 on page 183 See Table 18 on page 183 See Table 19 on page 183
2		DS	2		DS	AP		DS	AII			See Table 23 on page 190

Table 13. Extended opcodes for primary opcode 30 (instruction bits 27:30)						
	00	01	10	11		
00	0 rldicl AP MD	1 rldicľ AP MD	2 rldicr AP MD	3 rldicr AP MD		
01	4 rldic AP MD	5 rldic ′ AP MD	6 rldimi AP MD	7 rldimi ' AP MD		
10	8 rldcl AP MDS	9 rldcr AP MDS				
11						

Table 14. Extended opcodes for primary opcode 56 (instruction bits 30:31)				
	0	1		
0	0 Ifq 2 DS			
1				

Table 15. Extended opcodes for primary opcode 57 (instruction bits 30:31)					
	0	1			
0	0 Ifqu 2 DS				
1					

Table 16. Extended opcodes for primary opcode 58 (instruction bits 30:31)				
	0	1		
0	0 <i>Id</i> AP DS	1 <i>Idu</i> AP DS		
1	2 <i>Iwa</i> AP DS			

Table 17. Extended opcodes for primary opcode 60 (instruction bits 30:31)				
	0	1		
0	0 stfq 2 DS			
1				

Table 18. Extended opcodes for primary opcode 61 (instruction bits 30:31)					
	0	1			
0	0 stfqu 2 DS				
1					

Table 19. Extend	ed opcodes for protion bits 30:31)	imary opcode 62
	0	1
0	0 std AP DS	1 stdu AP DS
1		

	-					,									1		
	1111																
	1110																
	1101																
	100																
	11 11																
	0 110																
	1 110																
	1100																
	11000																
	10111																
	10110					150 <i>isync</i> All XL											
	0101																
	1001																
	011 10		P SS'd														
	10 10	8 Ja J	(50) 51 <i>rfi</i> Res'd AII AP XL	2 0 0 1													
	01 100	-£4×	® ≤ 4×	rfs ×													
(00	0 100																
21:3	1000	bc/r ×⊢≅×															
bits	0111																
ctior	01110																
ıstru	01101																
19 (ii	01100																
ode	1011																
obc ,	1010																
mary	001 0																
r pri	000																
es fo	11 010																
pood	10 001																
ed o	1 001																
tend	0010																
EX	00100																
of 2)	00011																
(D)	00010																
(Pag	10001		crig 33			129 crandc All XL		193 All XL	225 rnand All XL	257 Sell All	289 regv All XL				crorc All X	cro 449 ×⊢ ×⊨ ×	
Table 20 (Page 1 of 2). Extended opcodes for primary opcode 19 (instruction bits 21:30)	ງ 0000	0 Mcrf							3								
able	ő	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111
Ϊ́		ő) Š	é	00	8	8	00	00	2	10	10	7	10	10	2	10

Table 20 (Page 2	(Pag	1e 2 of	f 2).	Exte	ende 30101	d op	code	s for	of 2). Extended opcodes for primary opcode 19 (instruction bits 21:30)	ary c	pcod	1e 19	(inst	ruction 1911	on bi	ts 21	30)	01 100	10 100	11 101	00 101	01 101	10 101	11 1100	00 1100	1101	10 1107	11 111	00 1110	1111	0 111
10000		528 bectr All XL														×× pc	28 ctr														
10001																															
10010																															
10011																															
10100																															
10101																															
10110																															
10111																															
11000																															
11001																															
11010																															
11011																															
11100																															
11101																															
11110																															
11111																															

	29 30 maskg rldic/* 2 AP AP AP AP				159 Iwimi * M	191 Winm *	223 1 m i * ≥0	255 Iwnm * All	287 9ri * D	319 77.8 * D	351 All D	383 oris * D	415 ndi. * D	hdis.*		
	29 30 maskg rldic!* 20 AP X MD	95 49 P	4icr*	28 4P Cr	4) c r	4ic *	4:m/*	454 4P AP	4c/ *	118 dcr* 0 10S	× 00,∗	× 88*	4. 4.	* 46 a	478 *	\$
	9 11 Skg r/	2.2		-5.5	-5.5		45.5	45.5	~ <u> </u>	∾:`≥			4	4	4	4)
	2 m 2 111	ی											010-	.	ور	
	-	× = 80 0 0		45 2 ≦×					% § ₹×	¥ 8 316 × 8 8 316			4 2 ≤ ×	4 9 €×	476 A A A	
	26 27 27 cntlzw sld AP AP X	1														
	26 cnt/z All	58 cntlzd AP X														
	11001				29 % 53 ×		217 sleq 20 X									
	11000 81w ×				× 2 8 452	81 8 81 9 81 9 81	216 20 20 20	248 20 20 81119								
	23 /wzx X====================================	1 SS INZUX All X	87 ×==× ×==×	119 Xuzux X==×	151 × A I WX	183 ×==×	215 XHIIX X	tbux X==×	279 	All X	* hax = ×	375 All X	¥94 × ≡‡ 404	439 ×==×	47.1 * w = 0	* P = * * * * * * □
	10110	4 dio ×	dcbf / AP AP	8 ₹ Ω×	× P C X	· 0	dcx.	246 dcbtst s: AP	8 9 	01.0 XWG X		· · · ·	. 0	38 0 0WX ×	(470) dcbi AP X	8 8 8 ×
		AP AP		£ 9.44	-,		St.	200			- x	ε Σ α		4 9 d		
	-	× ≥₫ ∞×			4 S 4×	181 Stdux AP X			277 18cbx ×0		341 Nax AP	78 <u>w</u> 37			469	50 _*
	20 1 10100 1 1 10100 1 1		sr Idarx AP ×							308 Res'd AP					-	
	1001 T = X		d mfmsr! ×=×	Ę		ιq					_	371 mftb AP XFX			467 mtspr All XFX	
	10010		(82) mtsrd AP X	(114) mtsrdin AP X	146 mtms X	178 mtms × AP	210 Mtsr ×	242 mtsrii All X	274 Res'd A	306 #Ibje		370 tlbia AP X	slbmt ×	slbie AP AP		898 AP
	10000 10001 10010 10011 10100 100 100 1															
1:30)	000				AH XEX											
its 2	15 Reso*	74 *	0.# d 0	£ ₩ ;		175	207	*	ribfic*		38 o 0	67 *i p i*	J J J J J	#31 All All D	<u>*</u> □ <u>= d</u> *	idis.
opcode 31 (instruction bits 21:30)	10 R , 93		1-24-	- \$4-	_	_	8	2 # -	s n	€ 6 4 −	8 3		903	4 a	a a b a	9 a d
ructi	10 011															
(inst	0 01															
31	0110															
code	c mulhwu AP		Mulh AP XO	107 20 X XO				235 All XO			%8 € %	883 800 800 800 800			459 divwu AP XO	491 494 AP X
do Á	10 10 10 AII XO				138 All All XO		202 addze AII XO	234 All XO	266 All All XO							
imar	9 10 mulhauaddc AP All XO XO		73 AP XO					233 AP AP							457 AP XO	489 divd XO
or pr	000 8 000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	subf AP XO		4 ae	136 ubfe A C		200 ubfze All XO	232 233 234 235 subfmemulid addmemuliw All AP All All XO XO XO XO	4 2 8 8			360 X00 X00				488 nabs 20 X0
les f	111	6, ***			, w		, s	, w								12
bcod	90								2 .5 0						4 - 10 O	970
Extended opcodes for primary	00100 00101 00110 10100 01001 01010 01011 01100 01101 01111 01111		-						262 Res'd AP						Res'd AP	486 Res'd AP
teno	0000															
			× \$ 2 8													
of 2)	00011				131 Res'd AP	163 Res'd AP					323 Res'd AP				451 Res'd AP	
7	00010															
(Page	00001 00010															
		cmp / ₂ 33 × M 32 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 33 × M 3														
Table	00000	00001 cn	00010	00011	00100	<u>10</u>	00110	00111	01000	01001	01010	01011	01100	- 5	01110	01111
Ĕ	8	00	000	000	001	00101	001	001	010	010	010	010	011	01101	011	011

1970 1970	1 able 21	(Page 2 of 10001 0001 000	2 3 1 1 1 1 1 1 1 1	Extended opcodes for primary opcode 31 (instruction bits 21:30) 800 80101 80110 80111 80808 81801 81810 81810 81101 81110 81111 18880	odes to	r prin	0 اعدا 1010 الم	pcode	31 (INSI 1100 011	:ruction 01 01110	DITS 27	or or primary opcode 31 (instruction bits 21:30) 01000 01001 01010 01011 01100 01101 01111 01111 11000 11001 110010 110011 11010 110101	10010	10011 10	100 1010	10110	10110 10111	11000 11001	1001	11010 11011	11 1110	0 1110	11110 11111 11110 11111	11111
1975 1975	10000 mcrxr All X				Sul S	20 bfc mul	hduiddc N All	523 mulhw AP XO						20 ×	533 /s w	534 Wbrx	168 Hsx All	×= x ×	720 20 20 20	S. S. A.	n of @	254 20×		
March Marc	10001				Sus A×	25 0 - 0 - 0 - 0										566 tlbsy AP XP	567 rclfsux All							
1	10010					A A M	, pu	Mulhw AP XO						mfsr All ×	997 Sw All		599 Hdx X = X							
10 10 10 10 10 10 10 10	10011				20 6 ∢ ×	o = o o								627 20 ×		400 830 × 20 840 ×	Hdux All ×							
The control of the	10100				2 in 4 ×	0 = 6	850 A A H							659 mfsrin AP X	sts _w	x stwbi × All	x stfsx All X	864 87 9 87 9	865 20 ×					
State Stat	10101																895 stfsux All X	896 20 80						
March Marc	10110				r ins ≪ ×	0 = 6 0 = 0	417 A A H O X	<u> </u>							257 8 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		stfdx All X	8728 ×20 4	729 20 ×					
The control of the	10111				Sus 4×	14 74: 16 AF AF AF AF AF AF AF AF AF AF AF AF AF	746 11d addr	747 nemuliw All XO								(758) dcba AP X	stfdux All X	srlig 20 ×						
Second Second	11000				400	00 x ′ 0	778 add All XO									790 Ihbrx All X	791 Ifqx 2 X	792 sraw All X	, , , , , , , , , , , , , , , , , , ,	94 17 18 18 18				
Second S	11001												818 rac 20 X				823 Ifqux 2 X	824 Srawi All	8 3		7. odř			
Secondary Seco	11010							843 div XO XO						851 Slbmfev A X		854 eieio AP X								
Secondary Seco	11011				87 87 × 22	00 8,7		875 divs' 20 X0																
Secondary Seco	11100												914 Res'd	915 slbmfee A X		918 sthbr All X	919 * stfqx 2 X	920 sraq 20 X		222 rtsh \				
Secondary Seco	11101												946 Res'd AP				951 stfqux 2 X	952 sraiq 20 X	6 6	654 r tsb \P X				
1000 1001 1003 1010	11110			966 Res'd AP		div.	du'	971 divwu AP XO					978 Res'd AP			982 <i>icbi</i> AP X	983 stfiwx AP X		6 e	86 rtsw \ X				
	11111			998 Res'd AP	10 nal	00 100 bs div	. o o c	1003 divw AP XO					1010 Res'd AP			1014 dcbz All X								

Table 22 (Page 1 of 2).	2 (Pa	ge 1	of 2,	Ex	tenc	led c	ood	des t	Extended opcodes for primary opcode 59 (instruction bits 21:30)	rima	ry of	code	9 29 (instr	nctic	าน มา	ts 21	:30)															
)000	0000	00000 00001 00010 00011 00100 00101 00110 00111 01000 01010 00111 01000 01011 01010 01011 01100 01101 01100 01101 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 01111 01110 0	00011	00100	0010	1001	10 00	111 0	1000	01001	01010	01011	0110(0110	11 011	10 011	11 10	000	001 10	010 10	011 10	100	101	0110	111 11	000	1001	1010	1011	1100 1	1101	1110 1	1111
00000											_								_ £ ⊲	fdivs AP	fs.	ubs fa	20 21 22 fsubs fadds fsqrts AP AP	sqrts AP	¥ 1	fres AP	25 fmuls AP		#	fmsubsimaddsinsubsimadds AP AP AP AP	29 madd AP	30 AP	31 Samad AP
	1					+	+	+	\dagger		_			\downarrow	1	+	+	+	+	∢ -	+	<u> </u>	∢ =	∀ =	+	-	∢ =	\dagger	\dagger	⋖ =	∢ =	∢ =	⋖ =
00001																																	
00010																																	
00011																							====	====		====	 				====	====	====
00100																								====								====	
00101																																	
00110																								====							====	====	====
00111																								====								====	====
01000																								====								====	====
01001																								====		====	====					====	
01010																								====							====		
01011												_												====								====	====
01100																																	
01101																								====							====		
01110																								====			====						
01111																								====									

Table 22	: (Pag	(Page 2 o	of 2).	EXT	tende	do pe	pood	es fc	ır pri	imar	y op	Extended opcodes for primary opcode	59 (i	nstrı	59 (instruction bits	n bit	s 21:	21:30)															
0000	00001	00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010	11000	00100	00101	0011	0 001	11 01	000	1001		01011	01100	01101	1111	0 0111	11 100	100	01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 10110 10111 11000	100	11 10	100	101	0110	0111		11001	11010	11001 11010 11011 11100	11100	11101	11110	11111
10000																																	
10001																																====	_===
10010																														====		====	
10011																								====		====	====			====	====	====	====
10100																			====					====		====	====			====	====	====	====
10101																								====		====				====	====	====	====
10110																								====		====	====			====	====	====	====
10111																								====						====	====	====	====
11000																										====	====			====	====	====	====
11001																			====							====	====			====	====	====	====
11010																										====	====			====	====	====	====
11011																								====		====	====			====	====	====	====
11100																										====	====			====	====	====	====
11101																										====	====			====	====	====	====
11110																			====					====		====				====	====	====	====
11111																			fdivs	NS.	fst	lbs fa	fsubs fadds fsgrts	igrts		fres 1	fmuls			fmsub	fmsubs/madds/msubs/madds		mggm

1	able 23 (Page 1 of 2). Extended opcodes for primary opcode 63 (Instruction bits 21:30)	exterided opcodes for primary opcode 83 (filstruction bits 21.30) oroo oroo oroo oroo oroo oroo oroo or	01000 01001	01010 0101	1 01100 01	101 01110	01111 10000	10001 10010 1	10011 1010	10101 1	1110 1011	1 11000	11001	010 11011	11100 111	01 11110	11111
1					frsp All X	fctiw AP2 X	15 fctiwz AP2 X	18 AII <i>v</i>	20 fsub AII AII	fadd All All			25 fmul frs All A A	26 Sqrte	28 29 30 31	9 30 add fnmsi	31 utrnma o All A
		38 mtfsb1 All X	fneg And And And And And And And And And And					====	====		1		====		====		====
		70 mtfsb0 All	fmr All					====	====		====		====		====		
								====	====	====					====		====
			136 fnabs All X					====	====	====	====		====		====		====
758 IN X IN X IN X IN X IN X IN X IN X IN									====	====	====				====	====	====
Yes Yes								====	====		====		====		====		====
# # # # # # # # # # # # # # # # # # #								====	====	====	====		====		====	====	====
			fabs All X					====	====		====		====				====
								====		====					====	====	====
								====	====				====		====		====
								====		====			====		====		====
															====	====	====
									====	====	====		====		====	====	====
								====	====	====	====		====		====		====
								====		====					====	====	====

Table 23 (Page 2	} (Page	2 of	of 2). E	Extended opcodes for primary o	ed of	pood	es fo	r prin	nary	obco	de 6;	pcode 63 (instruction bits 21:30)	tructi	on b	its 21	1:30)															
0000	00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01011 01010 01011 01100 01101 0	0010	11 0010	0010	11 0011	10 0011	11 010	000	101	010	111 01	100	101	110 01	111 10	0000	1000	0010	110	1000	1010	110	0111	1000	1001	11010	1011	1100	1101	11110 11111	111
10000																															
10001																					====	====			====						====
10010						583 # A ×	s															====			====						====
10011																		====				====			====			====	====		====
10100																		====			====	====			====				====		====
10101																						====			====				====		====
10110						711 mtfsf All XFL	_ st															====									====
10111																		====		====	====	====			====				====		====
11000																						====			====				====		====
11001														814 815 fctid fctidz AP AP X X	315 ************************************							====			====				====		====
11010														46 Fid ×											====			====	====		====
11011																		====				====			====	====			====		====
11100																						====							====		====
11101																		====				====			====				====		====
11110																		====				====			====	====			====		====
11111																		######################################	fs	fsub fe	fadd fa	fsgrt f				======================================	#	fmsub fmadd fnmsulfnmadd	nadd fr		

Appendix J. PowerPC Instruction Set Sorted by Opcode

This appendix lists all the instructions in the PowerPC Architecture, in order by opcode. A page number is shown for instructions that are defined in this Book (Book I, PowerPC User Instruction Set Architecture), and the Book number is shown for instructions that are defined in other Books (Book II, PowerPC Virtual Environment Architecture, and Book III, PowerPC Operating Environment Architecture). If an instruction is defined in more than one of these Books, the lowestnumbered Book is used.

Farm	Орс	ode	Mode	Page /	Mnemonic	Instruction
Form	Primary	Extend	Dep. ¹	Bk	wittemonic	Instruction
D	2			60	tdi	Trap Doubleword Immediate
D	3			60	twi	Trap Word Immediate
D	7			54	mulli	Multiply Low Immediate
D	8		SR	51	subfic	Subtract From Immediate Carrying
D	10			59	cmpli	Compare Logical Immediate
D	11			58	cmpi	Compare Immediate
D	12		SR	50	addic	Add Immediate Carrying
D	13		SR	50	addic.	Add Immediate Carrying and Record
D	14			49	addi	Add Immediate
D	15			49	addis	Add Immediate Shifted
В	16		CT	23	bc[l][a]	Branch Conditional
SC	17			25	sc	System Call
1	18			23	b[l][a]	Branch
XL	19	0		28	mcrf	Move Condition Register Field
XL	19	16	СТ	24	bclr[l]	Branch Conditional to Link Register
XL	19	18		Ш	rfid	Return from Interrupt Doubleword
XL	19	33		27	crnor	Condition Register NOR
XL	19	129		27	crandc	Condition Register AND with Complement
XL	19	150		II.	isync	Instruction Synchronize
XL	19	193		26	crxor	Condition Register XOR
XL	19	225		26	crnand	Condition Register NAND
XL	19	257		26	crand	Condition Register AND
XL	19	289		27	creqv	Condition Register Equivalent
XL	19	417		27	crorc	Condition Register OR with Complement
XL	19	449		26	cror	Condition Register OR
XL	19	528	CT	24	bcctr[l]	Branch Conditional to Count Register
M	20		SR	73	rlwimi[.]	Rotate Left Word Immediate then Mask Insert
M	21		SR	70	rlwinm[.]	Rotate Left Word Immediate then AND with Mask
M	23		SR	72	rlwnm[.]	Rotate Left Word then AND with Mask
D	24			63	ori	OR Immediate
D	25			63	oris	OR Immediate Shifted
D	26			63	xori	XOR Immediate
D	27		0.5	63	xoris 	XOR Immediate Shifted
D	28		SR	62	andi.	AND Immediate
D	29	0	SR	62	andis.	AND Immediate Shifted
MD	30	0	SR	69	rldicl[.]	Rotate Left Doubleword Immediate then Clear Left
MD	30	1	SR	69	rldicr[.]	Rotate Left Doubleword Immediate then Clear Right
MD	30	2	SR	70	rldic[.]	Rotate Left Doubleword Immediate then Clear
MD	30	3	SR	73	rldimi[.]	Rotate Left Doubleword Immediate then Mask Insert
MDS	30	8	SR SR	71	rldcl[.]	Rotate Left Doubleword then Clear Left
MDS	30	9	SK	72	rldcr[.]	Rotate Left Doubleword then Clear Right

_	Орс	ode	Mode	Page /		
Form	Primary	Extend	Dep. ¹	Bk	Mnemonic	Instruction
Х	31	0		58	cmp	Compare
Х	31	4		61	tw	Trap Word
хо	31	8	SR	51	subfc[o][.]	Subtract From Carrying
хо	31	9	SR	55	mulhdu[.]	Multiply High Doubleword Unsigned
ХО	31	10	SR	51	addc[o][.]	Add Carrying
ХО	31	11	SR	55	mulhwu[.]	Multiply High Word Unsigned
XFX	31	19		80	mfcr	Move From Condition Register
XFX	31	19		118	mfocrf	Move From One Condition Register Field
Χ	31	20		П	lwarx	Load Word And Reserve Indexed
Χ	31	21		37	ldx	Load Doubleword Indexed
Х	31	23		35	lwzx	Load Word and Zero Indexed
Х	31	24	SR	74	slw[.]	Shift Left Word
Х	31	26	SR	67	cntlzw[.]	Count Leading Zeros Word
Х	31	27	SR	74	sld[.]	Shift Left Doubleword
Х	31	28	SR	64	and[.]	AND
Х	31	32		59	cmpl	Compare Logical
XO	31	40	SR	50	subf[o][.]	Subtract From
Х	31	53		37	ldux	Load Doubleword with Update Indexed
Х	31	54		П	dcbst	Data Cache Block Store
Х	31	55		35	lwzux	Load Word and Zero with Update Indexed
Χ	31	58	SR	67	cntlzd[.]	Count Leading Zeros Doubleword
Χ	31	60	SR	65	andc[.]	AND with Complement
Χ	31	68		61	td	Trap Doubleword
XO	31	73	SR	55	mulhd[.]	Multiply High Doubleword
XO	31	75	SR	55	mulhw[.]	Multiply High Word
X	31	83		III	mfmsr	Move From Machine State Register
X	31	84		II.	ldarx	Load Doubleword And Reserve Indexed
X	31	86		ll an	dcbf	Data Cache Block Flush
X	31	87	CD.	32	lbzx	Load Byte and Zero Indexed
XO	31	104	SR	53	neg[o][.]	Negate
X	31 31	119 124	SR	32 65	lbzux	Load Byte and Zero with Update Indexed NOR
xo	31	136	SR	52	nor[.]	Subtract From Extended
XO	31	138	SR	52	subfe[o][.] adde[o][.]	Add Extended
XFX	31	144	J SIX	80	mtcrf	Move To Condition Register Fields
XFX	31	144		118	mtocrf	Move To One Condition Register Field
X	31	146		III	mtmsr	Move To Machine State Register
X	31	149		41	stdx	Store Doubleword Indexed
X	31	150		11	stwcx.	Store Word Conditional Indexed
X	31	151		40	stwx	Store Word Indexed
X	31	178		Ш	mtmsrd	Move To Machine State Register Doubleword
X	31	181		41	stdux	Store Doubleword with Update Indexed
Х	31	183		40	stwux	Store Word with Update Indexed
XO	31	200	SR	53	subfze[o][.]	Subtract From Zero Extended
XO	31	202	SR	53	addze[o][.]	Add to Zero Extended
Х	31	210	32	III	mtsr	Move To Segment Register
Х	31	214		П	stdcx.	Store Doubleword Conditional Indexed
Χ	31	215	_	38	stbx	Store Byte Indexed
XO	31	232	SR	52	subfme[o][.]	Subtract From Minus One Extended
XO	31	233	SR	54	mulld[o][.]	Multiply Low Doubleword
XO	31	234	SR	52	addme[o][.]	Add to Minus One Extended
XO	31	235	SR	54	mullw[o][.]	Multiply Low Word
X	31	242	32	III	mtsrin	Move To Segment Register Indirect
X	31	246		20	dcbtst	Data Cache Block Touch for Store
X	31	247	CD.	38	stbux	Store Byte with Update Indexed
XO	31	266	SR	50	add[o][.]	Add
X	31	278		22	dcbt	Data Cache Block Touch
Х	31	279		33	lhzx	Load Halfword and Zero Indexed

	Орс	ode	Mode	Page /		
Form	Primary	Extend	Dep. ¹	Bk	Mnemonic	Instruction
Χ	31	284	SR	65	eqv[.]	Equivalent
X	31	306	64	III	tlbie	TLB Invalidate Entry
Χ	31	310		Ш	eciwx	External Control In Word Indexed
X	31	311		33	lhzux	Load Halfword and Zero with Update Indexed
X	31	316	SR	64	xor[.]	XOR
XFX	31	339		79	mfspr	Move From Special Purpose Register
Χ	31	341		36	lwax	Load Word Algebraic Indexed
Χ	31	343		34	lhax	Load Halfword Algebraic Indexed
Χ	31	370		III	tlbia	TLB Invalidate All
XFX	31	371		Ш	mftb	Move From Time Base
Χ	31	373		36	lwaux	Load Word Algebraic with Update Indexed
Χ	31	375		34	lhaux	Load Halfword Algebraic with Update Indexed
Χ	31	402		III	slbmte	SLB Move To Entry
Χ	31	407		39	sthx	Store Halfword Indexed
Χ	31	412	SR	65	orc[.]	OR with Complement
XS	31	413	SR	76	sradi[.]	Shift Right Algebraic Doubleword Immediate
Χ	31	434		Ш	slbie	SLB Invalidate Entry
X	31	438		П	ecowx	External Control Out Word Indexed
Χ	31	439		39	sthux	Store Halfword with Update Indexed
X	31	444	SR	64	or[.]	OR
XO	31	457	SR	57	divdu[o][.]	Divide Doubleword Unsigned
XO	31	459	SR	57	divwu[o][.]	Divide Word Unsigned
XFX	31	467		78	mtspr	Move To Special Purpose Register
X	31	476	SR	64	nand[.]	NAND
XO	31	489	SR	56	divd[o][.]	Divide Doubleword
XO	31	491	SR	56	divw[o][.]	Divide Word
X	31	498			slbia	SLB Invalidate All
X	31	512		131	mcrxr	Move to Condition Register from XER
X	31	533		46	Iswx	Load String Word Indexed
X X	31	534		42 98	lwbrx lfsx	Load Word Byte-Reverse Indexed
X	31 31	535 536	SR	96 75	=	Load Floating-Point Single Indexed Shift Right Word
X	31	539	SR	75 75	srw[.] srd[.]	Shift Right Doubleword
X	31	566	OIX	III		TLB Synchronize
X	31	567		98	Ifsux	Load Floating-Point Single with Update Indexed
X	31	595	32	III	mfsr	Move From Segment Register
X	31	597	02	46	Iswi	Load String Word Immediate
X	31	598		11		Synchronize
Χ	31	599		99	lfdx	Load Floating-Point Double Indexed
X	31	631		99	lfdux	Load Floating-Point Double with Update Indexed
Χ	31	659	32	Ш	mfsrin	Move From Segment Register Indirect
Χ	31	661		47	stswx	Store String Word Indexed
Χ	31	662		43	stwbrx	Store Word Byte-Reverse Indexed
Χ	31	663		101	stfsx	Store Floating-Point Single Indexed
Χ	31	695		101	stfsux	Store Floating-Point Single with Update Indexed
Χ	31	725		47	stswi	Store String Word Immediate
Χ	31	727		102	stfdx	Store Floating-Point Double Indexed
X	31	759		102	stfdux	Store Floating-Point Double with Update Indexed
X	31	790		42	Ihbrx	Load Halfword Byte-Reverse Indexed
X	31	792	SR	77 77	sraw[.]	Shift Right Algebraic Word
X	31	794	SR	77 70	srad[.]	Shift Right Algebraic Doubleword
X	31	824	SR	76	srawi[.]	Shift Right Algebraic Word Immediate
X	31	851		III	slbmfev	SLB Move From Entry VSID
X	31	854 04 <i>5</i>			eieio	Enforce In-order Execution of I/O
X	31	915		42 	slbmfee	SLB Move From Entry ESID
X	31	918	QD.	43 66	sthbrx	Store Halfword Byte-Reverse Indexed
X X	31	922 954	SR SR	66 66	extsh[.]	Extend Sign Halfword
^	31	#35 4	J.K	00	extsb[.]	Extend Sign Byte

	Орс	ode	Mode	Page /		
Form	Primary	Extend	Dep. ¹	Bk	Mnemonic	Instruction
X X X X D D D D D D D D D D D D D D D D	31 31 31 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 58 59 59 59 59 59 59 59 59 59 59 59 59 59	982 983 986 1014 0 1 1 2 18 20 21 22 24 25 28 29 30 31 0 1 1 0 12 14 15 18 20	Mode Dep.1	Bk II 103 66 II 35 32 32 40 40 38 38 33 34 34 39 44 98 98 99 101 102 37 36 106 105 120 106 107 107 108 41 113 109 111 111 106 105	icbi stfiwx extsw[.] dcbz lwz lwzu lbz lbzu stw stwu stb stbu lhz lhau lhau lhau sth sthu lmw stmw lfs lfsu lfd lfdu stfs stfsu stfd stfdu ld ldu lwa fdivs[.] fsubs[.] fmadds[.] fmmadds[.] fnmsubs[.] fnmadds[.] std stdu fcmpu frsp[.] fctiwz[.] ffotiwz[.] fsubs[.]	Instruction Cache Block Invalidate Store Floating-Point as Integer Word Indexed Extend Sign Word Data Cache Block set to Zero Load Word and Zero Load Word and Zero with Update Load Byte and Zero with Update Store Word Store Word Store Word with Update Store Byte Store Byte with Update Load Halfword and Zero with Update Load Halfword and Zero Load Halfword Algebraic Load Halfword Algebraic Load Halfword Algebraic with Update Store Halfword Store Halfword Store Halfword with Update Load Halfword With Update Load Halfword With Update Load Floating-Point Single Load Floating-Point Single with Update Load Floating-Point Single with Update Load Floating-Point Single with Update Store Floating-Point Single Store Floating-Point Single with Update Store Floating-Point Single with Update Store Floating-Point Double Store Floating-Point Double with Update Store Floating-Point Double with Update Load Doubleword Load Doubleword Load Doubleword Load Doubleword with Update Load Word Algebraic Floating Subtract Single Floating Subtract Single Floating Reciprocal Estimate Single Floating Reciprocal Estimate Single Floating Multiply-Subtract Single Floating Multiply-Subtract Single Floating Negative Multiply-Subtract Single Floating Negative Multiply-Add Single Store Doubleword Store Doubleword with Update Floating Compare Unordered Floating Compare Unordered Floating Convert To Integer Word Floating Divide Floating Divide Floating Divide Floating Divide Floating Subtract
D DS	55 58			102 37	stfdu Id	Store Floating-Point Double with Update Load Doubleword
DS	58	2		36	Iwa	Load Doubleword with Update Load Word Algebraic
A A	59 59	20 21		105 105	fsubs[.] fadds[.]	Floating Subtract Single Floating Add Single
A A	59 59	24 25		120 106	fres[.] fmuls[.]	Floating Reciprocal Estimate Single Floating Multiply Single
Α	59	29		107	fmadds[.]	Floating Multiply-Add Single
A DS	59 62	31 0		41	fnmadds[.] std	Floating Negative Multiply-Add Single Store Doubleword
X	63 63	0 12		113 109	fcmpu frsp[.]	Floating Compare Unordered Floating Round to Single-Precision
X A	63 63	15 18		111 106	fctiwz[.] fdiv[.]	Floating Convert To Integer Word with round toward Zero Floating Divide
A A A	63 63	21 22		105 120	fadd[.] fsqrt[.]	Floating Add Floating Square Root
A A A	63 63 63	23 25 26		121 106 121	fsel[.] fmul[.] frsqrte[.]	Floating Select Floating Multiply Floating Reciprocal Square Root Estimate
A A	63 63	28 29		107 107	fmsub[.] fmadd[.]	Floating Multiply-Subtract Floating Multiply-Add
A A	63 63	30 31		108 108	fnmsub[.] fnmadd[.]	Floating Negative Multiply-Subtract Floating Negative Multiply-Add

Form	Орс	Opcode Mode Page / Mnemonic		Mnomonio	Instruction	
FOITII	Primary	Extend	Dep. ¹	Bk	Willelliollic	instruction
Χ	63	32		113	fcmpo	Floating Compare Ordered
X	63	38		116	mtfsb1[.]	Move To FPSCR Bit 1
X	63	40		104	fneg[.]	Floating Negate
X	63	64		114	mcrfs	Move to Condition Register from FPSCR
X	63	70		116	mtfsb0[.]	Move To FPSCR Bit 0
X	63	72		104	fmr[.]	Floating Move Register
X	63	134		115	mtfsfi[.]	Move To FPSCR Field Immediate
X	63	136		104	fnabs[.]	Floating Negative Absolute Value
X	63	264		104	fabs[.]	Floating Absolute Value
X	63	583		114	mffs[.]	Move From FPSCR
XFL	63	711		115	mtfsf[.]	Move To FPSCR Fields
X	63	814		110	fctid[.]	Floating Convert To Integer Doubleword
X	63	815		110	fctidz[.]	Floating Convert To Integer Doubleword with round toward
						Zero
X	63	846		112	fcfid[.]	Floating Convert From Integer Doubleword

¹See key to mode dependency column, on page 203.

Appendix K. PowerPC Instruction Set Sorted by Mnemonic

This appendix lists all the instructions in the PowerPC Architecture, in order by mnemonic. A page number is shown for instructions that are defined in this Book (Book I, *PowerPC User Instruction Set Architecture*), and the Book number is shown for instructions that

are defined in other Books (Book II, PowerPC Virtual Environment Architecture, and Book III, PowerPC Operating Environment Architecture). If an instruction is defined in more than one of these Books, the lowest-numbered Book is used.

Form Opcode Mode Page / Mnemonic Instruction		Instruction				
Form	Primary	Extend	Dep. ¹	Bk	Minemonic	Instruction
ХО	31	266	SR	50	add[o][.]	Add
XO	31	10	SR	51	addc[o][.]	Add Carrying
XO	31	138	SR	52	adde[o][.]	Add Extended
D	14			49	addi	Add Immediate
D	12		SR	50	addic	Add Immediate Carrying
D	13		SR	50	addic.	Add Immediate Carrying and Record
D	15			49	addis	Add Immediate Shifted
XO	31	234	SR	52	addme[o][.]	Add to Minus One Extended
XO	31	202	SR	53	addze[o][.]	Add to Zero Extended
Χ	31	28	SR	64	and[.]	AND
Χ	31	60	SR	65	andc[.]	AND with Complement
D	28		SR	62	andi.	AND Immediate
D	29		SR	62	andis.	AND Immediate Shifted
1	18			23	b[l][a]	Branch
В	16		CT	23	bc[l][a]	Branch Conditional
XL	19	528	CT	24	bcctr[l]	Branch Conditional to Count Register
XL	19	16	CT	24	bclr[l]	Branch Conditional to Link Register
Χ	31	0		58	cmp	Compare
D	11			58	cmpi	Compare Immediate
Χ	31	32		59	cmpl	Compare Logical
D	10			59	cmpli	Compare Logical Immediate
Χ	31	58	SR	67	cntlzd[.]	Count Leading Zeros Doubleword
Χ	31	26	SR	67	cntlzw[.]	Count Leading Zeros Word
XL	19	257		26	crand	Condition Register AND
XL	19	129		27	crandc	Condition Register AND with Complement
XL	19	289		27	creqv	Condition Register Equivalent
XL	19	225		26	crnand	Condition Register NAND
XL	19	33		27	crnor	Condition Register NOR
XL	19	449		26	cror	Condition Register OR
XL	19	417		27	crorc	Condition Register OR with Complement
XL	19	193		26	crxor	Condition Register XOR
Х	31	86		II	dcbf	Data Cache Block Flush
Х	31	54		II	dcbst	Data Cache Block Store
Х	31	278		II	dcbt	Data Cache Block Touch
Х	31	246		II	dcbtst	Data Cache Block Touch for Store
Х	31	1014		II	dcbz	Data Cache Block set to Zero
XO	31	489	SR	56	divd[o][.]	Divide Doubleword
XO	31	457	SR	57	divdu[o][.]	Divide Doubleword Unsigned
XO	31	491	SR	56	divw[o][.]	Divide Word
XO	31	459	SR	57	divwu[o][.]	Divide Word Unsigned
X	31	310		II	eciwx	External Control In Word Indexed

	Орс	ode	Mode	Page /		
Form	Primary	Extend	Dep. ¹	Bk	Mnemonic	Instruction
Х	31	438		II	ecowx	External Control Out Word Indexed
X	31	854		ii.	eieio	Enforce In-order Execution of I/O
Х	31	284	SR	65	eqv[.]	Equivalent
Х	31	954	SR	66	extsb[.]	Extend Sign Byte
Х	31	922	SR	66	extsh[.]	Extend Sign Halfword
Х	31	986	SR	66	extsw[.]	Extend Sign Word
Х	63	264		104	fabs[.]	Floating Absolute Value
Α	63	21		105	fadd[.]	Floating Add
Α	59	21		105	fadds[.]	Floating Add Single
X	63	846		112	fcfid[.]	Floating Convert From Integer Doubleword
X	63	32		113	fcmpo	Floating Compare Ordered
X	63	0		113	fcmpu	Floating Compare Unordered
X	63	814		110	fctid[.]	Floating Convert To Integer Doubleword
Х	63	815		110	fctidz[.]	Floating Convert To Integer Doubleword with round
_	62	14		111	fotive 1	toward Zero Floating Convert To Integer Word
X	63 63	15		111	fctiw[.] fctiwz[.]	Floating Convert To Integer Word Floating Convert To Integer Word with round toward Zero
Â	63	18		106	fdiv[.]	Floating Divide
A	59	18		106	fdivs[.]	Floating Divide Single
Â	63	29		107	fmadd[.]	Floating Multiply-Add
A	59	29		107	fmadds[.]	Floating Multiply-Add Single
X	63	72		104	fmr[.]	Floating Move Register
A	63	28		107	fmsub[.]	Floating Multiply-Subtract
A	59	28		107	fmsubs[.]	Floating Multiply-Subtract Single
Α	63	25		106	fmul[.]	Floating Multiply
Α	59	25		106	fmuls[.]	Floating Multiply Single
Х	63	136		104	fnabs[.]	Floating Negative Absolute Value
Х	63	40		104	fneg[.]	Floating Negate
Α	63	31		108	fnmadd[.]	Floating Negative Multiply-Add
Α	59	31		108	fnmadds[.]	Floating Negative Multiply-Add Single
Α	63	30		108	fnmsub[.]	Floating Negative Multiply-Subtract
Α	59	30		108	fnmsubs[.]	Floating Negative Multiply-Subtract Single
Α	59	24		120	fres[.]	Floating Reciprocal Estimate Single
X	63	12		109	frsp[.]	Floating Round to Single-Precision
A	63	26		121	frsqrte[.]	Floating Reciprocal Square Root Estimate
A	63	23		121	fsel[.]	Floating Select
A	63	22		120	fsqrt[.]	Floating Square Root
A	59	22		120	fsqrts[.]	Floating Square Root Single
A A	63 59	20 20		105 105	fsub[.] fsubs[.]	Floating Subtract Floating Subtract Single
X	31	982		103	icbi	Instruction Cache Block Invalidate
XL	19	150		ii	isync	Instruction Synchronize
D	34	130		32	Ibz	Load Byte and Zero
D	35			32	lbzu	Load Byte and Zero with Update
X	31	119		32	Ibzux	Load Byte and Zero with Update Indexed
X	31	87		32	lbzx	Load Byte and Zero Indexed
DS	58	0		37	Id	Load Doubleword
X	31	84		II.	ldarx	Load Doubleword And Reserve Indexed
DS	58	1		37	ldu	Load Doubleword with Update
X	31	53		37	ldux	Load Doubleword with Update Indexed
X	31	21		37	ldx	Load Doubleword Indexed
D	50			99	lfd	Load Floating-Point Double
D	51			99	lfdu	Load Floating-Point Double with Update
Х	31	631		99	lfdux	Load Floating-Point Double with Update Indexed
Х	31	599		99	lfdx	Load Floating-Point Double Indexed
D	48			98	Ifs	Load Floating-Point Single
D	49	_		98	Ifsu	Load Floating-Point Single with Update
Χ	31	567		98	lfsux	Load Floating-Point Single with Update Indexed

Profit	
D 42 34 Iha Load Halfword Algebraic D 43 34 Ihau Load Halfword Algebraic with Update X 31 343 34 Ihaux Load Halfword Algebraic with Update Indexed X 31 343 34 Ihax Load Halfword Algebraic with Update Indexed X 31 790 42 Ihbrx Load Halfword and Zero with Update D 40 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 31 31 31 31 32 X <	
D 42 34 Iha Load Halfword Algebraic D 43 34 Ihau Load Halfword Algebraic with Update X 31 375 34 Ihaux Load Halfword Algebraic with Update Indexed X 31 343 34 Ihax Load Halfword Algebraic with Update Indexed X 31 790 42 Ihbrx Load Halfword and Zero with Update D 40 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 279 33 Ihzu Load Halfword and Zero with Update X 31 279 33 Ihzu Load Halfword and Zero with Update X 31 597 46 Isw Load String Word Indexed X 31 597 46 Isw Load Word Algebraic with Update X <	
D 43 34 Ihau Load Halfword Algebraic with Update Load Halfword Algebraic with Update Indexed X 31 343 34 Ihaux Load Halfword Algebraic with Update Indexed X 31 790 42 Ihbrx Load Halfword Byte-Reverse Indexed D 40 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzu Load Halfword and Zero with Update Indexed X 31 279 33 Ihzu Load Halfword and Zero with Update Indexed X 31 597 46 Isw Load Halfword and Zero with Update Indexed X 31 597 46 Isw Load Word Algebraic with Update Indexed X 31 533 46 Isw Load Word Algebraic with Update Indexed X 31 373 36 Iwax Load Word Algebraic Indexed X 31 373 36 Iw	
X 31 343 34 lhax Load Halfword Algebraic Indexed D 40 33 lhz Load Halfword Byte-Reverse Indexed D 41 33 lhzu Load Halfword and Zero with Update X 31 311 33 lhzux Load Halfword and Zero with Update Indexed X 31 279 33 lhzx Load Halfword and Zero with Update Indexed X 31 279 33 lhzx Load Halfword and Zero with Update Indexed X 31 597 46 lswi Load Multiple Word X 31 597 46 lswi Load String Word Indexed X 31 533 46 lswx Load Word Algebraic X 31 20 III lwarx Load Word Algebraic with Update Indexed X 31 373 36 lwax Load Word Algebraic with Update Indexed X 31 341 36 lwax Load Word Algebraic with Update Indexed X	
X 31 790 42 Ihbrx Load Halfword Byte-Reverse Indexed D 40 33 Ihz Load Halfword and Zero D 41 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzux Load Halfword and Zero with Update Indexed X 31 279 33 Ihzx Load Halfword and Zero with Update Indexed D 46 44 Imw Load Multiple Word X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswx Load Word Algebraic X 31 533 46 Iswx Load Word And Reserve Indexed X 31 373 36 Iwax Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word and Zero with Update Indexed X 31 <	ked
D 40 33 lhz Load Halfword and Zero with Update X 31 311 33 lhzux Load Halfword and Zero with Update Index X 31 279 33 lhzux Load Halfword and Zero with Update Index X 31 279 33 lhzux Load Halfword and Zero with Update Indexed X 31 597 46 lswi Load Word Multiple Word X 31 597 46 lswi Load String Word Indexed X 31 533 46 lswx Load Word Algebraic X 31 20 III lwarx Load Word And Reserve Indexed X 31 373 36 lwax Load Word Algebraic Indexed X 31 341 36 lwax Load Word Algebraic Indexed X 31 341 36 lwax Load Word Algebraic Indexed X 31 534 42 lwbrx Load Word and Zero with Update Indexed X	ked
D 41 33 Ihzu Load Halfword and Zero with Update X 31 311 33 Ihzux Load Halfword and Zero with Update Index D 46 44 Imw Load Multiple Word X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswi Load String Word Imdexed X 31 533 46 Iswi Load Word Algebraic X 31 533 46 Iswi Load Word Algebraic with Update X 31 373 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 534 42 Iwbrx Load Word Algebraic with Update X 31 55 Iwa <td>ked</td>	ked
X 31 311 33 Ihzux Load Halfword and Zero with Update Indexed X 31 279 33 Ihzx Load Halfword and Zero Indexed X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswx Load String Word Indexed DS 58 2 36 Iwa Load Word Algebraic X 31 20 III Iwarx Load Word And Reserve Indexed X 31 373 36 Iwax Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic Indexed X 31 341 36 Iwax Load Word Algebraic with Update Indexed X 31 534 42 Iwbrx Load Word Algebraic with Update Indexed X 31 534 42 Iwbrx Load Word and Zero with Update Indexed X 31 55 35 Iwzu Load Word and Zero with Update Indexed	ked
X 31 279 33 Ihzx Load Halfword and Zero Indexed X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswx Load String Word Indexed DS 58 2 36 Iwa Load Word Algebraic X 31 20 III Iwarx Load Word Algebraic with Update Indexed X 31 373 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 341 36 Iwax Load Word Algebraic Indexed X 31 534 42 Iwbrx Load Word Algebraic Indexed X 31 534 42 Iwbrx Load Word Algebraic Indexed X 31 534 42 Iwbrx Load Word Algebraic Indexed X 31 535<	ked
D 46 46 44 Imw Load Multiple Word X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswx Load Word Algebraic X 31 20 II Iwarx Load Word And Reserve Indexed X 31 373 36 Iwaux Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic Indexed X 31 534 42 Iwbrx Load Word Byte-Reverse Indexed X 31 534 42 Iwbrx Load Word and Zero D 32 35 Iwz Load Word and Zero with Update X 31 55 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 </td <td></td>	
X 31 597 46 Iswi Load String Word Immediate X 31 533 46 Iswx Load String Word Indexed DS 58 2 36 Iwa Load Word Algebraic X 31 20 III Iwarx Load Word And Reserve Indexed X 31 373 36 Iwax Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 534 42 Iwbrx Load Word Algebraic with Update Indexed X 31 534 42 Iwbrx Load Word and Zero leaved X 31 534 42 Iwzu Load Word and Zero with Update X 31 55 35 Iwzu Load Word and Zero with Update Indexed X 31 23 35 Iwzu Load Word and Zero with Update X 31 23 35 Iwzu Load Word and Zero with Update X <td< td=""><td></td></td<>	
X 31 533 46 Iswx Load String Word Indexed DS 58 2 36 Iwa Load Word Algebraic X 31 20 III Iwarx Load Word And Reserve Indexed X 31 373 36 Iwaux Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic indexed X 31 534 42 Iwbrx Load Word Algebraic with Update Indexed X 31 534 42 Iwbrx Load Word and Zero D 32 35 Iwz Load Word and Zero with Update X 31 55 35 Iwzx Load Word and Zero with Update X 31 23 35 Iwzx Load Word and Zero with Update X 31 23 35 Iwzx Load Word and Zero with Update X 31 23 35 Iwzx Move Condition Register Field X 63	
DS	
X3120IIIwarxLoad Word And Reserve IndexedX3137336IwauxLoad Word Algebraic with Update IndexedX3134136IwaxLoad Word Algebraic IndexedX3153442IwbrxLoad Word Byte-Reverse IndexedD32IwzLoad Word and ZeroLoad Word and Zero with UpdateX315535IwzuxLoad Word and Zero with Update IndexedX312335IwzxLoad Word and Zero IndexedX312335IwzxLoad Word and Zero IndexedX19028mcrfMove Condition Register FieldX6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition Register FieldX63583114mffs[.]Move From One Condition Register FieldX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment Register Indirect	
X 31 373 36 Iwaux Load Word Algebraic with Update Indexed X 31 341 36 Iwax Load Word Algebraic Indexed X 31 534 42 Iwbrx Load Word Byte-Reverse Indexed D 32 35 Iwz Load Word and Zero with Update X 31 55 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero with Update Indexed X 31 63 64 114 mcrf Move Condition Register Field X 31 512 131 mcrf Move From Condition Register from XER XFX 31 19 18 mforr Move From On	
X3134136IwaxLoad Word Algebraic IndexedX3153442IwbrxLoad Word Byte-Reverse IndexedD3235IwzLoad Word and Zero with UpdateD3335IwzuxLoad Word and Zero with Update IndexedX312335IwzxLoad Word and Zero IndexedX19028mcrfMove Condition Register FieldX6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From Machine State RegisterX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X 31 534 42 Iwbrx Load Word Byte-Reverse Indexed D 32 35 Iwz Load Word and Zero with Update X 31 55 35 Iwzx Load Word and Zero with Update Indexed X 31 23 35 Iwzx Load Word and Zero Indexed X 19 0 28 mcrf Move Condition Register Field X 63 64 114 mcrfs Move to Condition Register from FPSCR X 31 512 131 mcrxr Move to Condition Register from XER XFX 31 19 80 mfcr Move From Condition Register XFX 31 19 118 mfocrf Move From One Condition Register Field X 63 583 114 mffs[.] Move From Special Purpose Register X 31 339 79 mfspr Move From Segment Register X 31 595 32 III mfsri Move From Segment Register Indi	
D 32	
D 33	
X315535IwzuxLoad Word and Zero with Update IndexedX312335IwzxLoad Word and Zero IndexedXL19028mcrfMove Condition Register FieldX6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X312335IwzxLoad Word and Zero IndexedXL19028mcrfMove Condition Register FieldX6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
XL19028mcrfMove Condition Register FieldX6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X6364114mcrfsMove to Condition Register from FPSCRX31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X31512131mcrxrMove to Condition Register from XERXFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
XFX311980mfcrMove From Condition RegisterXFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
XFX3119118mfocrfMove From One Condition Register FieldX63583114mffs[.]Move From FPSCRX3183IIImfmsrMove From Machine State RegisterXFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X 63 583 114 mffs[.] Move From FPSCR X 31 83 III mfmsr Move From Machine State Register XFX 31 339 79 mfspr Move From Special Purpose Register X 31 595 32 III mfsr Move From Segment Register X 31 659 32 III mfsrin Move From Segment Register Indirect	
XFX3133979mfsprMove From Special Purpose RegisterX3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X3159532IIImfsrMove From Segment RegisterX3165932IIImfsrinMove From Segment Register Indirect	
X 31 659 32 III mfsrin Move From Segment Register Indirect	
XFX 31 371 III mftb Move From Time Base	
XFX 31 144 80 mtcrf Move To Condition Register Fields	
XFX 31 144 118 mtocrf Move To One Condition Register Field	
X 63 70 116 mtfsb0[.] Move To FPSCR Bit 0	
X 63 38 116 mtfsb1[.] Move To FPSCR Bit 1	
XFL 63 711 115 mtfsf[.] Move To FPSCR Fields	
X 63 134 115 mtfsfi[.] Move To FPSCR Field Immediate X 31 146 III mtmsr Move To Machine State Register	
X 31 146 III mtmsr Move To Machine State Register X 31 178 III mtmsrd Move To Machine State Register Doublew	ord
XFX 31 467 78 mtspr Move To Special Purpose Register	Jiu
X 31 210 32 III mtsr Move To Segment Register	
X 31 242 32 III mtsrin Move To Segment Register Indirect	
XO 31 73 SR 55 mulhd[.] Multiply High Doubleword	
XO 31 9 SR 55 mulhdu[.] Multiply High Doubleword Unsigned	
XO 31 75 SR 55 mulhw[.] Multiply High Word	
XO 31 11 SR 55 mulhwu[.] Multiply High Word Unsigned	
XO 31 233 SR 54 mulld[o][.] Multiply Low Doubleword	
D 7 54 mulli Multiply Low Immediate	
XO 31 235 SR 54 mullw[o][.] Multiply Low Word	
X 31 476 SR 64 nand[.] NAND	
XO	
X 31 124 SR 65 nor[.] NOR	
X 31 444 SR 64 or[.] OR	
X 31 412 SR 65 orc[.] OR with Complement	
D 24 63 ori OR Immediate	
D 25 63 oris OR Immediate Shifted	

Name		Орс	ode	Mode	Page /		1	
MDS	Form	Primary	Extend	1		Mnemonic	Instruction	
MDS	XL	19	18		Ш	rfid	Return from Interrupt Doubleword	
MD	MDS	30	8	SR	71	rldcl[.]	Rotate Left Doubleword then Clear Left	
MD	MDS	30	9		72	rldcr[.]	Rotate Left Doubleword then Clear Right	
MD				1				
MD		1	-	I				
M		1						
M		1	3					
M		1				l		
SC		1		1				
X	1 1	1		SR				
X		1	400					
X						l		
X		1						
X		1						
X		1			i			
X		1		SR				
XS		1		1				
XS 31 413 SR 76 sradi[.] Shift Right Algebraic Doubleword Immediate X 31 792 SR 77 srawi[.] Shift Right Algebraic Word X 31 824 SR 76 srawi[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 247 38 stbu Store Byte With Update X 31 247 38		1						
X 31 792 SR 77 sraw[.] Shift Right Algebraic Word X 31 824 SR 76 srawi[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srw[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srw[.] Shift Right Algebraic Word Immediate X 31 536 SR 75 srw[.] Shift Right Duble X 31 21 Store Toubleword Store Doubleword With Update X 31 247 Store Store Doubleword Conditional Indexed			_	1		l		
X 31 824 SR 76 srawi[.] Shift Right Algebraic Word Immediate X 31 539 SR 75 srd[.] Shift Right Doubleword X 31 536 SR 75 srd[.] Shift Right Word D 38 Store Store Byte with Update X 31 247 38 stbux Store Byte with Update Indexed X 31 215 38 stbx Store Doubleword X 31 214 II stdx Store Doubleword Conditional Indexed DS 62 0 41 std Store Doubleword With Update X 31 181 41 stdux Store Doubleword With Update X 31 181 41 stdux Store Doubleword With Update Indexed X 31 149 41 stdx Store Floating-Point Double with Update X 31 759 102 stfdux Store Floating-Point Double with Update </td <td></td> <td>1</td> <td>792</td> <td></td> <td>77</td> <td>l</td> <td></td>		1	792		77	l		
X 31 536 SR 75 srw[.] Shift Right Word D 38 38 stb Store Byte D 39 38 stbu Store Byte with Update X 31 247 38 stbux Store Byte with Update Indexed X 31 215 38 stbx Store Byte with Update Indexed DS 62 0 41 std Store Doubleword Conditional Indexed DS 62 1 41 stdu Store Doubleword With Update X 31 181 41 stdux Store Doubleword With Update Indexed X 31 149 41 stdx Store Doubleword With Update Indexed X 31 149 41 stdx Store Doubleword With Update X 31 149 41 stdx Store Floating-Point Double with Update X 31 759 102 stfdux Store Floating-Point Double with Update Indexed X <		31	824	SR	76	l		
D 38 38 stb Store Byte D 39 38 stbu Store Byte with Update X 31 247 38 stbux Store Byte with Update Indexed X 31 215 38 stbx Store Byte Indexed DS 62 0 41 std Store Doubleword X 31 214 III stdxx Store Doubleword With Update DS 62 1 41 stdu Store Doubleword with Update X 31 181 41 stdx Store Doubleword Indexed X 31 149 41 stdx Store Doubleword Indexed X 31 149 41 stdx Store Doubleword Indexed X 31 149 41 stdx Store Floating-Point Double with Update X 31 759 102 stfdx Store Floating-Point Double with Update Indexed X 31 727 102 stfdx	Х	31	539	SR	75	srd[.]	Shift Right Doubleword	
D 39 38 stbu Store Byte with Update X 31 247 38 stbux Store Byte with Update Indexed X 31 215 38 stbx Store Byte Indexed DS 62 0 41 std Store Doubleword X 31 214 III stdcx. Store Doubleword With Update DS 62 1 41 stdu Store Doubleword with Update X 31 181 41 stdu Store Doubleword With Update X 31 149 41 stdx Store Doubleword With Update Indexed X 31 149 41 stdx Store Floating-Point Double with Update X 31 149 41 stdx Store Floating-Point Double with Update X 31 759 102 stfdx Store Floating-Point Double with Update Indexed X 31 727 102 stfdx Store Floating-Point Single with Update X		31	536	SR	75	srw[.]	Shift Right Word	
X3124738stbuxStore Byte with Update IndexedX3121538stbxStore Byte IndexedDS62041stdStore DoublewordX31214IIstdx.Store Doubleword with UpdateDS62141stduStore Doubleword with UpdateX3118141stduxStore Doubleword with Update IndexedX3114941stdxStore Doubleword IndexedD54102stfdStore Floating-Point DoubleD55102stfduStore Floating-Point Double with UpdateX31759102stfduxStore Floating-Point Double with Update IndexedX31727102stfdxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point SingleD52101stfsStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with UpdateX31663101stfsxStore Floating-Point Single IndexedX3191843sthbrxStore Halfword Byte-Reverse IndexedX3143939sthuxStore Halfword with Update IndexedX3143939sthuxStore Halfword with Update IndexedX3140739sthuxStore Halfword Indexed		38				stb		
X 31 215 38 stbx Store Byte Indexed DS 62 0 41 std Store Doubleword X 31 214 III stdcx. Store Doubleword Conditional Indexed DS 62 1 41 stdu Store Doubleword with Update X 31 181 41 stdux Store Doubleword with Update Indexed X 31 149 41 stdx Store Doubleword Indexed D 54 102 stfd Store Floating-Point Double D 55 102 stfdu Store Floating-Point Double with Update X 31 759 102 stfdx Store Floating-Point Double with Update Indexed X 31 727 102 stfdx Store Floating-Point Single X 31 983 103 stfsux Store Floating-Point Single with Update X 31 695 101 stfsux Store Floating-Point Single with Update X		1						
DS 62 0 41 std Store Doubleword X 31 214 DS 62 1 41 stdu Store Doubleword Conditional Indexed DS 62 1 41 stdu Store Doubleword with Update X 31 181 41 stdux Store Doubleword with Update Indexed X 31 149 41 stdx Store Doubleword with Update Indexed D 54 102 stfd Store Floating-Point Double D 55 102 stfdu Store Floating-Point Double with Update Indexed X 31 759 102 stfdux Store Floating-Point Double with Update Indexed X 31 727 102 stfdx Store Floating-Point Double Indexed X 31 983 103 stfiwx Store Floating-Point Single D 52 101 stfs Store Floating-Point Single D 53 101 stfsu Store Floating-Point Single with Update X 31 695 101 stfsu Store Floating-Point Single with Update X 31 663 101 stfsx Store Floating-Point Single with Update X 31 663 101 stfsx Store Floating-Point Single Indexed D 44 39 sth Store Halfword X 31 918 43 sthbrx Store Halfword Byte-Reverse Indexed X 31 439 39 sthu Store Halfword with Update X 31 439 39 sthux Store Halfword with Update Indexed X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update X 500 Store Halfword with Update		1						
X31214IIstdcx.Store Doubleword Conditional IndexedDS62141stduStore Doubleword with UpdateX3118141stduxStore Doubleword with Update IndexedX3114941stdxStore Doubleword IndexedD54102stfdStore Floating-Point DoubleD55102stfduxStore Floating-Point Double with UpdateX31759102stfdxStore Floating-Point Double with Update IndexedX31727102stfdxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsuStore Floating-Point SingleD53101stfsuxStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with UpdateX31663101stfsxStore Floating-Point Single IndexedX3191843sthuxStore HalfwordStore Halfword Byte-Reverse IndexedX3143939sthuxStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1						
DS 62 1 41 stdu Store Doubleword with Update X 31 181 41 stdux Store Doubleword with Update Indexed X 31 149 41 stdx Store Doubleword Indexed D 54 102 stfd Store Floating-Point Double D 55 102 stfdu Store Floating-Point Double with Update X 31 759 102 stfdux Store Floating-Point Double with Update Indexed X 31 727 102 stfdx Store Floating-Point Double with Update Indexed X 31 983 103 stfiwx Store Floating-Point Double Indexed D 52 101 stfs Store Floating-Point as Integer Word Indexed D 53 Store Floating-Point Single D 53 Store Floating-Point Single with Update X 31 695 101 stfsu Store Floating-Point Single with Update X 31 663 101 stfsx Store Floating-Point Single with Update X 31 663 101 stfsx Store Floating-Point Single Indexed D 44 39 sth Store Halfword X 31 918 43 sthbrx Store Halfword Byte-Reverse Indexed X 31 439 39 sthux Store Halfword with Update Indexed X 31 439 39 sthux Store Halfword with Update Indexed X 31 439 39 sthux Store Halfword with Update Indexed X 500 Halfword with Update Indexed X 500 Halfword with Update Indexed X 500 Halfword with Update Indexed X 500 Halfword with Update Indexed X 500 Halfword with Update Indexed X 500 Halfword Indexed		1	_					
X3118141stduxStore Doubleword with Update IndexedX3114941stdxStore Doubleword IndexedD54102stfdStore Floating-Point DoubleD55102stfduxStore Floating-Point Double with UpdateX31759102stfduxStore Floating-Point Double with Update IndexedX31727102stfdxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedX3143939sthuxStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1						
X3114941stdxStore Doubleword IndexedD54102stfdStore Floating-Point DoubleD55102stfduStore Floating-Point Double with UpdateX31759102stfduxStore Floating-Point Double with Update IndexedX31727102stfdxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedX3143939sthuxStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1						
D54102stfdStore Floating-Point DoubleX31759102stfduxStore Floating-Point Double with Update IndexedX31727102stfdxStore Floating-Point Double with Update IndexedX31983103stfiwxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedX3143939sthuxStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1					· ·	
D 55			149					
X 31 759 102 stfdux Store Floating-Point Double with Update Indexed Store Floating-Point Double Indexed Store Floating-Point as Integer Word Indexed Store Floating-Point as Integer Word Indexed Store Floating-Point Single Store Floating-Point Single With Update Stfsu Store Floating-Point Single With Update Stfsu Store Floating-Point Single With Update Stfsux Store Floating-Point Single With Update Indexed Store Floating-Point Single With Update Indexed Store Floating-Point Single Indexed Store Halfword Store Halfword Store Halfword Byte-Reverse Indexed Store Halfword With Update Store Halfword With Update Store Halfword With Update Indexed Store Halfword With Update Indexed Store Halfword With Update Indexed Store Halfword With Update Indexed Store Halfword Indexed Store Halfword Indexed		1 -						
X31727102stfdxStore Floating-Point Double IndexedX31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1	759			l		
X31983103stfiwxStore Floating-Point as Integer Word IndexedD52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1		İ				
D52101stfsStore Floating-Point SingleD53101stfsuStore Floating-Point Single with UpdateX31695101stfsuxStore Floating-Point Single with Update IndexedX31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed								
D 53								
X31663101stfsxStore Floating-Point Single IndexedD4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		53			101	stfsu	Store Floating-Point Single with Update	
D4439sthStore HalfwordX3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		31	695		101	stfsux		
X3191843sthbrxStore Halfword Byte-Reverse IndexedD4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1	663			l		
D4539sthuStore Halfword with UpdateX3143939sthuxStore Halfword with Update IndexedX3140739sthxStore Halfword Indexed		1						
X 31 439 39 sthux Store Halfword with Update Indexed Store Halfword Indexed		1	918			l		
X 31 407 39 sthx Store Halfword Indexed		1				1		
		1				l	·	
III I AA I ofman I Ctana Multimla Wand		1	407					
D4744stmwStore Multiple WordX3172547stswiStore String Word Immediate		1	725					
X3172547stswiStore String Word ImmediateX3166147stswxStore String Word Indexed								
D 36 40 stw Store Word		1	001					
X 31 662 43 stwbrx Store Word Byte-Reverse Indexed		1	662		l			
X 31 150 II stwcx. Store Word Conditional Indexed								
D 37 40 stwu Store Word with Update		1						
X 31 183 40 stwux Store Word with Update Indexed		1	183					
X 31 151 40 stwx Store Word Indexed		1						
XO 31 40 SR 50 subf[o][.] Subtract From			40	SR	50	subf[o][.]		
XO 31 8 SR 51 subfc[o][.] Subtract From Carrying	ХО	31	8	SR	51	subfc[o][.]	Subtract From Carrying	

Form	Opcode		Mode	Page /	Mnemonic	Instruction
FOITII	Primary	Extend	Dep. ¹	Bk	Willelliollic	instruction
XO	31	136	SR	52	subfe[o][.]	Subtract From Extended
D	8		SR	51	subfic	Subtract From Immediate Carrying
XO	31	232	SR	52	subfme[o][.]	Subtract From Minus One Extended
XO	31	200	SR	53	subfze[o][.]	Subtract From Zero Extended
X	31	598		П	sync	Synchronize
X	31	68		61	td	Trap Doubleword
D	2			60	tdi	Trap Doubleword Immediate
X	31	370		Ш	tlbia	TLB Invalidate All
X	31	306	64	Ш	tlbie	TLB Invalidate Entry
X	31	566		Ш	tlbsync	TLB Synchronize
X	31	4		61	tw	Trap Word
D	3			60	twi	Trap Word Immediate
X	31	316	SR	64	xor[.]	XOR
D	26			63	xori	XOR Immediate
D	27			63	xoris	XOR Immediate Shifted

¹Key to Mode Dependency Column

Except as described below and in Section 1.12.2, "Effective Address Calculation" on page 14, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

CT	If the instruction tests the Count Register, it
	tests the low-order 32 bits in 32-bit mode and
	all 64 bits in 64-bit mode.

SR The setting of status registers (such as XER and CR0) is mode-dependent.

- 32 The instruction must be executed only in 32-bit mode.
- 64 The instruction must be executed only in 64-bit mode.

Index

a bit 20 A-form 10 AA field 10	denormalized number 86 double-precision 88 doublewords 2 DS field 11 DS-form 8
address 14	
effective 14	E
assembler language	<u></u>
extended mnemonics 143 mnemonics 143	EA 14
symbols 143	effective address 14 EQ 18, 19
В	F
B-form 8	facilities
BA field 10 BB field 10	optional 13 FE 19. 84
BD field 10	FE 19, 84 FEX 83
BF field 10	FG 19, 84
BFA field 10	FI 84
BH field 10	FL 18, 84
BI field 10	FLM field 11
Big-Endian 122	floating-point
BO field 10, 20	denormalization 87
boundedly undefined 3	double-precision 88
BT field 10	exceptions 82, 89
byte ordering 122	inexact 94
bytes 2	invalid operation 91 overflow 93
	underflow 93
c	zero divide 92
	execution models 94
C 84	normalization 87
CA 30	number
CIA 4	denormalized 86
CR 18	infinity 86
CTR 19	normalized 86
	not a number 86
	zero 86
D	rounding 89
D field 11	sign 87
D-form 8	single-precision 88
defined instructions 12	FPCC 84
denormalization 87	FPR 82

FPRF 84	
FPSCR 83	1
C 84	•
	I-form 7
FEX 83	illegal instructions 12
FG 84	inexact 94
FI 84	infinity 86
FL 84	instruction
FPCC 84	fields 10, 11, 12
FPRF 84	AA 10
FR 84	BA 10
FU 84	BB 10
FX 83	BD 10
	BF 10
NI 84	BFA 10
OE 84	
OX 83	BH 10
RN 85	BI 10
UE 84	BO 10
UX 83	BT 10
VE 84	D 11
VX 83	DS 11
VXCVI 84	FLM 11
VXIDI 83	FRA 11
VXIMZ 84	FRB 11
VXISI 83	FRC 11
VXSNAN 83	FRS 11
	FRT 11
VXSOFT 84	FXM 11
VXSQRT 84	L 11
VXVC 84	
VXZDZ 84	LEV 11
XE 84	LI 11
XX 83	LK 11
ZE 84	MB 11
ZX 83	ME 11
FR 84	NB 11
FRA field 11	OE 11
FRB field 11	RA 11
FRC field 11	RB 11
	Rc 11
	RS 11
FRT field 11	RT 11
FU 19, 84	
FX 83	SH 11
FXM field 11	SI 11
	SPR 11
	SR 12
G	TBR 12
	TH 12
GPR 29	TO 12
GT 18, 19	U 12
Gulliver's Travels 122	UI 12
	XO 12
	formats 7, 8, 9, 10
н	A-form 10
••	B-form 8
halfwords 2	
hardware description language 4	D-form 8
	DS-form 8
	I-form 7
	M-form 10
	MD-form 10
	MDS-form 10

Instruction (continued)	OF field 44
formats (continued)	OE field 11
SC-form 8 X-form 9	optional facilities 131
	optional facility 13
XFL-form 9 XFX-form 9	optional instruction 13 OV 30
XL-form 9	
XO-form 9	overflow 93 OX 83
XS-form 9	OX 63
instructions	
classes 12	P
defined 12	<u> </u>
forms 13	preferred instruction forms 13
illegal 12	
invalid forms 13	
optional 13	Q
preferred forms 13	
reserved 12	quadwords 2
invalid instruction forms 13	
invalid operation 91	
	R
	RA field 11
	RB field 11
	Rc field 11
L field 11	register transfer level language 4
language used for instruction operation description 4	registers
LEV field 11	Condition Register 18
Li field 11	Count Register 19
Little-Endian 122 LK field 11	Fixed-Point Exception Register 30
LR 19	Floating-Point Registers 82
LT 18	Floating-Point Status and Control Register 83
LI IO	General Purpose Registers 29
	Link Register 19
M	reserved field 3
	reserved instructions 12
M-form 10	RN 85
MB field 11	rounding 89
MD-form 10	RS field 11
MDS-form 10	RT field 11
ME field 11	RTL 4
mnemonics	
extended 143	
	S
N. Company of the com	SC-form 8
N	sequential execution model 17
NB field 11	SH field 11
NI 84	SI field 11
NIA 4	sign 87
no-op 63	single-precision 88
normalization 87	SO 18, 19, 30
normalized number 86	split field notation 7
not a number 86	SPR field 11
	SR field 12
	storage access
0	floating-point 97
	storage address 14

Swift, Jonathan 122 z bit 20 ZE 84 symbols 143 zero 86 zero divide 92 T ZX 83 t bit 20 TBR field 12 TH field 12 TO field 12 U U field 12 UE 84 UI field 12 undefined boundedly 3 underflow 93 UX 83 ٧ VE 84 VX 83 VXCVI 84 VXIDI 83 VXIMZ 84 VXISI 83 VXSNAN 83 VXSOFT 84 VXSQRT 84 VXVC 84 VXZDZ 84 W words 2 X X-form 9 XE 84 XER 30 XFL-form 9 XFX-form 9 XL-form 9 XO field 12 XO-form 9 XS-form 9 XX 83 Z

Last Page - End of Document