



HITACHI® DRAM DATA BOOK



SUMER

13555 Bishop's Court
Brookfield, WI 53005
(414) 784-6641

DRAM DATA BOOK

#M11T011



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.



DRAM DATA BOOK INDEX

	Section
Introduction	1
MOS Dynamic RAM	2
High Speed BiCMOS Dynamic RAM	3
MOS Dynamic RAM Modules	4
Video RAM	5



Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

DRAM Data Book

TABLE OF CONTENTS

Section 1

Introduction

	Page
PACKAGE INFORMATION	3
RELIABILITY OF HITACHI I.C. MEMORIES	9
QUALITY ASSURANCE OF I.C. MEMORY	23
OUTLINE OF TESTING METHOD	29
APPLICATION	30

Section 2

MOS Dynamic RAM

<ul style="list-style-type: none"> • HM514256A/AL Series <ul style="list-style-type: none"> HM514256AP-6/7/8/10/12 HM514256AJP-6/7/8/10/12 HM514256AZP-6/7/8/10/12 HM514256ALP-6/7/8/10/12 HM514256ALJP-6/7/8/10/12 HM514256ALZP-6/7/8/10/12 	256k x 4-bit CMOS DRAM, Fast Page Mode	45
<ul style="list-style-type: none"> • HM514258A Series <ul style="list-style-type: none"> HM514258AP-6/7/8/10/12 HM514258AJP-6/7/8/10/12 HM514258AZP-6/7/8/10/12 	256k x 4-bit CMOS Static Column DRAM	59
<ul style="list-style-type: none"> • HM514266 Series <ul style="list-style-type: none"> HM514266AP-6/7/8/10/12 HM514266AJP-6/7/8/10/12 HM514266AZP-6/7/8/10/12 	256k x 4-bit DRAM, Write per Bit	72
<ul style="list-style-type: none"> • HM511000A/AL Series <ul style="list-style-type: none"> HM511000AP-6/7/8/10/12 HM511000AJP-6/7/8/10/12 HM511000AZP-6/7/8/10/12 HM511000ALP-6/7/8/10/12 HM511000ALJP-6/7/8/10/12 HM511000ALZP-6/7/8/10/12 	1 Meg x 1-bit CMOS DRAM	86
<ul style="list-style-type: none"> • HM511001A Series <ul style="list-style-type: none"> HM511001AP-6/7/8/10/12 HM511001AJP-6/7/8/10/12 HM511001AZP-6/7/8/10/12 	1 Meg x 1-bit CMOS DRAM with Nibble Mode	98
<ul style="list-style-type: none"> • HM511002A Series <ul style="list-style-type: none"> HM511002AP-6/7/8/10/12 HM511002AJP-6/7/8/10/12 HM511002AZP-6/7/8/10/12 	1 Meg x 1-bit CMOS DRAM with Static Column Mode	110
<ul style="list-style-type: none"> • HM511664 Series <ul style="list-style-type: none"> HM511664JP-8/10 HM511664ZP-8/10 	64k x 16-bit DRAM, Write per Byte	125
<ul style="list-style-type: none"> • HM511664/L Series <ul style="list-style-type: none"> HM511664JP-8/10 HM511664LJ-8/10 HM511664ZP-8/10 HM511664LZ-8/10 	64k x 16-bit Low Power	155
<ul style="list-style-type: none"> • HM511665 Series <ul style="list-style-type: none"> HM511665JP-8/10 HM511665ZP-8/10 	64k x 16-bit DRAM, Write per Bit	186
<ul style="list-style-type: none"> • HM511665/L Series <ul style="list-style-type: none"> HM511665JP-8/10 HM511665LJ-8/10 HM511665ZP-8/10 HM511665LZ-8/10 	64k x 16-bit Low Power	204



TABLE OF CONTENTS

• HM511666 Series	64k x 16-bit	223
HM511666JP-8/10		
HM511666ZP-8/10		
• HM514100A Series	4 Meg x 1-bit DRAM, Low Power & Super Low Power Version	247
HM514100AJ/ALJ/ASLJ-6/7/8/10		
HM514100AS/ALS/ASLS-6/7/8/10		
HM514100AZ/ALZ/ASLZ-6/7/8/10		
HM514100AT/ALT/ASLT-6/7/8/10		
HM514100AR/ALR/ASLR-6/7/8/10		
HM514100ATT/ALTT/ASLTT-6/7/8/10		
HM514100ARR/ALRR/ASLRR-6/7/8/10		
• HM514400A Series	1 Meg x 4-bit DRAM, Low Power & Super Low Power Version	268
HM514400AJ/ALJ/ASLJ-6/7/8/10		
HM514400AS/ALS/ASLS-6/7/8/10		
HM514400AZ/ALZ/ASLZ-6/7/8/10		
HM514400AT/ALT/ASLT-6/7/8/10		
HM514400AR/ALR/ASLR-6/7/8/10		
HM514400ATT/ALTT/ASLTT-6/7/8/10		
HM514400ARR/ALRR/ASLRR-6/7/8/10		
• HM514100 Series	4 Meg x 1-bit DRAM, Fast Page Mode	289
HM514100JP-8/10/12		
HM514100ZP-8/10/12		
• HM514100JP/ZP-7	4 Meg x 1-bit DRAM, Fast Page Mode	302
HM514100JP-7		
HM514100ZP-7		
• HM514100L Series	4 Meg x 1-bit DRAM, Low Power Version/Fast Page Mode	315
HM514100LJP-8/10/12		
HM514100LZP-8/10/12		
• HM514101 Series	4 Meg x 1-bit DRAM with Nibble Mode	329
HM514101JP-8/10/12		
HM514101ZP-8/10/12		
• HM514101A Series	4 Meg x 1-bit DRAM with Nibble Mode	343
HM514101AJ-7/8/10		
HM514101AS-7/8/10		
HM514101AZ-7/8/10		
• HM514400 Series	1 Meg x 4-bit DRAM, Fast Page Mode	361
HM514400JP-8/10/12		
HM514400ZP-8/10/12		
• HM514400L Series	1 Meg x 4-bit DRAM, Low Power Version/Fast Page Mode	374
HM514400LJP-8/10/12		
HM514400LZP-8/10/12		
• HM514410 Series	1 Meg x 4-bit DRAM, Write per Bit	390
HM514410JP-8/10/12		
HM514410ZP-8/10/12		
• HM514410A Series	1 Meg x 4-bit DRAM, Write per Bit	406
HM514410AJ-6/7/8/10		
HM514410AS-6/7/8/10		
HM514410AZ-6/7/8/10		
HM514410AT-6/7/8/10		
HM514410AR-6/7/8/10		
HM514410ATT-6/7/8/10		
HM514410ARR-6/7/8/10		
• HM514800 Series	512k x 8-bit DRAM	427
HM514800JP-7/8/10		
HM514800ZP-7/8/10		
• HM514800L Series	512k x 8-bit DRAM, Low Power Version	444
HM514800LJP-7/8/10		
HM514800LZP-7/8/10		



• HM514900 Series HM514900JP-7/8/10 HM514900ZP-7/8/10	512k x 9-bit DRAM	461
• HM514260 Series HM514260JP-7/8/10 HM514260ZP-7/8/10	256k x 16-bit DRAM (2 $\overline{\text{CAS}}$)	478
• HM514170 Series HM514170JP-7/8/10 HM514170ZP-7/8/10	256k x 16-bit DRAM (2 $\overline{\text{WE}}$)	495
• HM514280 Series HM514280JP-7/8/10 HM514280ZP-7/8/10	256k x 18-bit DRAM (2 $\overline{\text{CAS}}$)	512
• HM514190 Series HM514190JP-7/8/10 HM514190ZP-7/8/10	256k x 18-bit DRAM (2 $\overline{\text{WE}}$)	529
• HM5116100 Series HM5116100J-6/7/8/10 HM5116100Z-6/7/8/10	16 Meg x 1-bit DRAM, Fast Page Mode	546
• HM5116100L Series HM5116100LJ-6/7/8/10 HM5116100LZ-6/7/8/10	16 Meg x 1-bit DRAM, Low Power Version/Fast Page Mode	566
• HM5116400 Series HM5116400J-6/7/8/10 HM5116400Z-6/7/8/10	4 Meg x 4-bit DRAM, Fast Page Mode	587
• HM5116400L Series HM5116400LJ-6/7/8/10 HM5116400LZ-6/7/8/10	4 Meg x 4-bit DRAM, Low Power Version/Fast Page Mode	609

Section 3

High Speed BiCMOS Dynamic RAM

• HM571000 Series HM571000JP-35R/40/45	1 Meg x 1-bit DRAM	633
• HM574256 Series HM574256JP-35R/40/45	256k x 4-bit DRAM	651
• HM574100 Series HM574100JP-35/40/45	4 Meg x 1-bit DRAM	667
• HM574400 Series HM574400JP-35/40/45	1 Meg x 4-bit DRAM	683

Section 4

MOS Dynamic RAM Modules

• HB56A18 Series HB56A18A-6H/7H/8A/10A/12A HB56A18AT-6H/7H/8A/10A/12A HB56A18B-6H/7H/8A/10A/12A	1 Meg x 8-bit DRAM	701
• HB56C18 Series HB56C18A-8A/10A/12A HB56C18AT-8A/10A/12A HB56C18B-8A/10A/12A	1 Meg x 8-bit DRAM	706
• HB56G18 Series HB56G18B-7A/8A/10A HB56G18GB-7A/8A/10A	1 Meg x 8-bit DRAM	711
• HB56A48 Series HB56A48B/GB-8/10 HB56A48BR/GBR-6A/7A/8A/10A HB56A48A-8/10 HB56A48AR-6A/7A/8A/10A HB56A48AT-8/10 HB56A48ATR-6A/7A/8A/10A	4 Meg x 8-bit DRAM	722



TABLE OF CONTENTS

• HB56A19 Series HB56A19A-6H/7H/8A/10A/12A HB56A19AT-6H/7H/8A/10A/12A HB56A19B-6H/7H/8A/10A/12A	1 Meg x 9-bit DRAM	738
• HB56A19L Series HB56A19A-6L/7L/8L/10L/12L HB56A19AT-6L/7L/8L/10L/12L HB56A19B-6L/7L/8L/10L/12L HB56A19GB-6L/7L/8L/10L/12L	1 Meg x 9-bit DRAM	744
• HB56C19 Series HB56C19A-8A/10A/12A HB56C19AT-8A/10A/12A HB56C19B-8A/10A/12A	1 Meg x 9-bit DRAM	755
• HB56G19 Series HB56G19A-6A/7A/8A/10A HB56G19B/GB-6A/7A/8A/10A	1 Meg x 9-bit DRAM	760
• HB56A49 Series HB56A49B/GB-8/10 HB56A49BR/GBR-6A/7A/8A/10A HB56A49A-8/10 HB56A49AR-6A/7A/8A/10A HB56A49AT-8/10 HB56A49ATR-6A/7A/8A/10A	4 Meg x 9-bit DRAM	772
• HB56D25632 Series HB56D25632B-6A/7A/8A/10A/12A	256k x 32-bit DRAM	788
• HB56D51232 Series HB56D51232SB-6A/7A/8A/10A/12A	512k x 32-bit DRAM	799
• HB56D132 Series HB56D132BR-6A/7A/8A/10A HB56D132BR-8/10 HB56D132SBR-6A/7A/8A/10A HB56D132SBR-8/10	1 Meg x 32-bit DRAM	810
• HB56D232B Series HB56D232B-8/10/12	2 Meg x 32-bit DRAM	821
• HB56D232BS/SBS Series HB56D232BS-6A/7A/8A/10A HB56D232SBS-6A/7A/8A/10A	2 Meg x 32-bit DRAM	830
• HB56D25636 Series HB56D25636B-85/10/12	256k x 36-bit DRAM	842
• HB56D51236 Series HB56D51236B-85/10/12	512k x 36-bit DRAM	854
• HB56D136B Series HB56D136B-8/10/12	1 Meg x 36-bit DRAM	866
• HB56D136B/S Series HB56D136B/BR/BS-6A/7A/8A/10A HB56D136B/BR-8/10 HB56D136SB/SBR/SBS-6A/7A/8A/10A HB56D136SB/SBR-8/10	1 Meg x 36-bit DRAM	875
• HB56D236B Series HB56D236B-8/10/12	2 Meg x 36-bit DRAM	888
• HB56D236B/SB Series HB56D236B/BS-6A/7A/8A/10A HB56D236B-8/10 HB56D236SB/SBS-6A/7A/8A/10A HB56D236SB-8/10	2 Meg x 36-bit DRAM	897
• HB56A140 Series HB56A140B-6A/7A/8A/10A HB56A140SB-6A/7A/8A/10A	1 Meg x 40-bit DRAM	909



• HB56A240 Series HB56A240B-6A/7A/8A/10A HB56A240SB-6A/7A/8A/10A	2 Meg x 40-bit DRAM	927
Section 5		
Video RAM		
• HM63021 Series HM63021P-28/35/45	2k x 8-bit Line Memory	947
• HM53051 Series HM53051P-45/60	256k x 4-bit Frame Memory	961
• HM53461 Series HM53461P-10/12/15 HM53461ZP-10/12/15	64k x 4-bit Multiport CMOS Video RAM	971
• HM53462 Series HM53462P-10/12/15 HM53462ZP-10/12/15	64k x 4-bit Multiport CMOS Video RAM with Logic Functions	984
• HM534251 Series HM534251JP-10/11/12/15 HM534251ZP-10/11/12/15	256k x 4-bit Multiport CMOS Video RAM	1004
• HM534251A Series HM534251AJ-8/10 HM534251AZ-8/10	256k x 4-bit Multiport CMOS Video RAM	1026
• HM534252 Series HM534252JP-10/11/12/15 HM534252ZP-10/11/12/15	256k x 4-bit Multiport CMOS Video RAM with Logic Functions	1046
• HM534253 Series HM534253JP-10/12/15 HM534253ZP-10/12/15	256k x 4-bit Multiport CMOS Video RAM with Extended Functions	1070
• HM534253A Series HM534253AJ-8/10 HM534253AZ-8/10	256k x 4-bit Multiport CMOS Video RAM with Extended Functions	1094
• HM538121 Series HM538121JP-10/11/12/15	128k x 8-bit Multiport CMOS Video RAM	1130
• HM538121A Series HM538121AJ-8/10 HM538121AZ-8/10	128k x 8-bit Multiport CMOS Video RAM	1152
• HM538122 Series HM538122JP-10/11/12/15	128k x 8-bit Multiport CMOS Video RAM with Logic Functions	1170
• HM538123 Series HM538123JP-10/12/15	128k x 8-bit Multiport CMOS Video RAM with Extended Functions	1197
• HM538123A Series HM538123AJ-8/10 HM538123AZ-8/10	128k x 8-bit Multiport CMOS Video RAM with Extended Functions	1221
HITACHI SALES OFFICE LISTING		1257





Section 1

Introduction


- **Package Information**
- **Reliability of
Hitachi I.C. Memories**
- **Quality Assurance of
I.C. Memory**
- **Outline of Testing Method**
- **Application**



PACKAGE INFORMATION

• Dual-in-line Plastic


Unit: mm (inch) Scale 3/2




PACKAGE INFORMATION

• Dual-in-line Plastic

Unit: mm (inch) Scale 3/2







• Dual-in-line Plastic



• Zigzag-in-line Plastic


Unit: mm (inch) Scale 3/2




• Flat Package (J-bend Leads)

Unit: mm (inch) Scale 3/2


• CP-20D




• CP-20DA




• CP-24D



• CP-28D




• CP-40D



• TSOP (Thin Small Outline Package)

Unit: mm (inch) Scale 3/2








■ RELIABILITY OF HITACHI IC MEMORIES

1. STRUCTURE

IC memories are basically classified into bipolar type and MOS type and utilized effectively by their characteristics. The characteristic of bipolar memories is high speed but small capacity, instead, MOS memories have large capacity. There are also differences in circuit design, layout pattern, degree of integration, and manufacturing process. These memories have been produced with the standardized concept of design and inspection all through the processes of designing, manufacturing and inspection.

IC memories are constituted by the unit patterns called cells, which are integrated in high density. The knowhows based on our experience have been applied in every production stage. In addition, reliability has been ensured using TEG (Test Element Group) evaluation. Examples of cell circuits of bipolar and MOS memories are shown in Table 1.

• Table 1. Basic Cell Circuit of IC Memories


Classification	Bipolar memory (RAM)	Bipolar memory (PROM)	NMOS memory (Dynamic RAM)	NMOS, CMOS memories (Static RAM)	NMOS memory (PROM)
Application	Buffer memory, control memory of high-speed computer	Microcomputer control use	Main memory of computer, microcomputer memory		For microcomputer control
Example of basic cell circuit					

0137-16

















Dies of IC memories are produced in various packages. In this process of packaging, Hitachi has also innovated new techniques and ensured to high level. As packages for IC memories, cerdip (glass-sealed) packages and plastic packages are currently used. Also such packages as LCC (Leadless Chip Carrier) or SOP (Small Outline Package) have been

developed for high density packaging. Cerdip packages sealed hermetically are suitable equipment requiring high reliability. Plastic packages are widely applied to many kinds of equipment. Hitachi plastic packages have improved the reliability level as highly as that of the hermetically sealed packages. Table 2 shows the outlines of the Hitachi packages.

• Table 2. IC Memory Package Outline



■ Cerdip (continued)

<p>● 28-Pin with Lid</p>  <p>3DDG28</p>		<p>● 32-Pin with Lid</p>  <p>3DDG32</p>	
<p>■ Plastic DIP</p>			
<p>● 16-Pin</p>  <p>3DDP16B</p>	<p>● 18-Pin</p>  <p>3DDP18B</p>	<p>● 20-Pin</p>  <p>3DDP20N</p>	<p>● 24-Pin</p>  <p>3DDP24A</p>
<p>● 24-Pin</p>  <p>3DDP24N</p>	<p>● 28-Pin</p>  <p>3DDP28</p>	<p>● 28-Pin</p>  <p>3DDP28N</p>	
<p>■ Leadless Chip Carrier</p>			
<p>● 20-Pin</p>  <p>3DCG20</p>	<p>● 22-Pin</p>  <p>3DCG22A</p>	<p>● 24-Pin</p>  <p>3DCG24</p>	
<p>■ SOP</p> <p>● 24-Pin</p>  <p>3DFP24D</p>	<p>● 28/32-Pin</p>  <p>3DFP28D</p>	<p>■ PLCC</p> <p>● 18-Pin</p>  <p>3DCP18</p>	<p>■ SOJ</p> <p>● 20/26/28/32-Pin</p>  <p>3DCP20D</p>



2. RELIABILITY

Results of reliability tests are listed below

2.1 Reliability Test Data on Bipolar Memories

The reliability test data on the bipolar memories are shown in Table 3 and 4. Since they are manufactured under the

standardized design rules and quality control, there is no difference in reliability among the various types. And the larger the capacity is, the higher the reliability per bit becomes.

• **Table 3. Results on Bipolar Memory Reliability Test (1)**

Test Item	HM10480-15					HM2144CG				
	Test Conditions	Samples	Total Component Hours	Failures	Failure Rate* (1/Hr)	Test Conditions	Samples	Total Component Hours	Failures	Failure Rate* (1/Hr)
High-Temperature (Operating)	T _A = 125°C V _{EE} = -5.2V	340	C.H. 3.4 x 10 ⁵	0	1/H 2.7 x 10 ⁻⁶	T _A = 125°C V _{EE} = -5.2V	120	C.H. 1.2 x 10 ⁵	0	1/H 7.7 x 10 ⁻⁶
High-Temp Storage	T _A = 200°C	351	3.51 x 10 ⁵	0	2.6 x 10 ⁻⁵	T _A = 200°C	120	1.2 x 10 ⁵	0	7.7 x 10 ⁻⁶

* Confidence level 60%

• **Table 4. Results on Bipolar Memory Reliability Test (2)**

Test Item	Test Conditions	HM10480-15		HM2144CG	
		Samples	Failure	Samples	Failures
Temperature Cycling	-55°C to +150°C, 10 Cycle	160	0	180	0
Soldering Heat	260°C, 10 Seconds	35	0	22	0
Thermal Shock	0°C to +100°C, 10 Cycles	50	0	50	0
Mechanical Shock	1500G, 0.5 ms, Three Times Each for X, Y and Z	30	0	22	0
Variable Frequency	100 to 200 Hz, 20G, Three Times Each for X, Y and Z	40	0	22	0
Constant-Acceleration	20000G, 1 Minute, Each for X, Y and Z	40	0	22	0

2.2 Reliability Test Data on Hi-BiCMOS Memory

Hi-BiCMOS memory is newly designed based on the latest fine machining technologies (2m ~ 1m), which features low electric consumption/high integrity by CMOS and high speed/high drivability by bipolar. This device also attains high speed close to ECL and low electric consumption as CMOS. Input and output level supports both ECL and TTL. Reliability test data of HM100490-15 (64k-words x 1-bit) and

HM6788P-25 (16k-words x 4-bits) are listed in Table 5 and Table 6.

The above shows the sufficient reliability of high speed Hi-BiCMOS in the normal use with some limitations considered from its own circuit composition. For further information, see each data sheet. Besides the caution points with CMOS and bipolar device, avoid abnormal use as in deformed or slow wave form which causes malfunction and latch up.

• **Table 5. Results on Hi-BiCMOS Memory Reliability Test (1)**

Test Item	HM100490-15 (Cerdip)					Test Item	HM6788P-25 (Plastic)					Remarks
	Test Conditions	Samples	Total Test Time	Failures	Failure Rate		Test Conditions	Samples	Total Test Time	Failures	Failure Rate	
High-Temperature Pulse Operation	T _A = 125°C V _{EE} = -4.5V	380	C.H. 3.8 x 10 ⁵	0	1/H 2.4 x 10 ⁻⁶	High-Temperature Pulse Operation	T _A = 125°C V _{CC} = 5.0V	420	C.H. 4.2 x 10 ⁵	1*1	1/H 4.8 x 10 ⁻⁶	*1 Foreign Matter
						Moisture Endurance	85°C 85% RH 5V	210	2.1 x 10 ⁵	0	4.8 x 10 ⁻⁶	
High-Temp. Storage	T _A = 200°C	330	3.3 x 10 ⁵	0	3.0 x 10 ⁻⁶	Pressure Cooker	121°C 100% RH	80	0.16 x 10 ⁵	0	6.3 x 10 ⁻⁵	



• Table 6. Results on Hi-BiCMOS Memory Reliability Test (2)

Test Item	Test Conditions	HM100490-15 (Cerdip)		HM6788P-25 (Plastic)	
		Samples	Failure	Samples	Failure
Temperature Cycling	- 55°C ~ - 150°C 100 Cycles	180	0	180	0
Soldering Heat	250°C 10 Seconds	22	0	22	0
Thermal Shock	0°C ~ 100°C 10 Cycles	50	0	50	0
Mechanical Shock	1500G, 0.5 ms Three Times Each for X, Y and Z	22	0	—	—
Variable Frequency	100 ~ 200 Hz, 20G Three Times Each for X, Y and Z	22	0	—	—
Constant Acceleration	20000G, 1 Minute Each for X, Y and Z	22	0	—	—

2.3 Reliability Test Data on MOS Memories

2.3.1 Reliability Test Data on MOS DRAM and SRAM

Table 7 and Table 8 shows the reliability test data on the representative types of 1M DRAM (HM511000/HM514256), 256k SRAM (HM62256) 1M SRAM (HM628128FP).

The life test is performed at high temperature and high voltage to evaluate the reliability of products using fewer samples. All failures are caused in manufacturing process, so we feedback the data into manufacturing process to improve the quality and reliability.

• Table 7. Reliability Data on 1M DRAM

Test Item	Test Conditions	HM511000P/HM514256P Series (DIP)				HM511000JP/HM514256JP Series (SOP)				Remarks
		Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	
High-Temperature Pulse Operations	125°C/5.5V	300	6.00 x 10 ⁵	0	1.53 x 10 ⁻⁶	200	4.00 x 10 ⁵	0	2.30 x 10 ⁻⁶	*1 Oxide Film Failure x1
	125°C/7V	1252	4.50 x 10 ⁵	1*	4.48 x 10 ⁻⁶	3186	9.34 x 10 ⁵	0	9.85 x 10 ⁻⁷	
	150°C/7V	200	4.00 x 10 ⁵	0	2.30 x 10 ⁻⁶	200	4.00 x 10 ⁵	0	2.30 x 10 ⁻⁶	
Moisture Endurance	85°C 85% RH 5.5V	420	8.40 x 10 ⁵	0	1.10 x 10 ⁻⁶	682	1.36 x 10 ⁶	0	6.74 x 10 ⁻⁷	
Pressure Cooker	121°C/100% RH	150	4.50 x 10 ⁴	0	2.04 x 10 ⁻⁵	200	6.00 x 10 ⁴	0	1.53 x 10 ⁻⁵	

*Confidence level 60%

• Table 8. Reliability Data on 256k and 1M SRAM

Test Item	Test Conditions	HM62256FP (SOP)				HM628128FP (SOP)				Remarks
		Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	
High-Temperature Pulse Operation	125°C/5.5V	3088	3.11 x 10 ⁶	0	8.88 x 10 ⁻⁷	1038	1.04 x 10 ⁶	0	8.86 x 10 ⁻⁷	*1 Foreign x 2
	125°C/7V	455	4.55 x 10 ⁵	0	2.02 x 10 ⁻⁶	951	5.33 x 10 ⁵	1*	3.79 x 10 ⁻⁶	
	150°C/7V	103	1.00 x 10 ⁵	1*1	2.02 x 10 ⁻⁵	80	1.60 x 10 ⁵	0	5.75 x 10 ⁻⁶	
Moisture Endurance	85°C/85% RH 7V	680	6.80 x 10 ⁵	0	1.35 x 10 ⁻⁶	127	2.54 x 10 ⁵	0	3.62 x 10 ⁻⁶	*2 Leak x 1
Pressure Cooker	121°C/100% RH	320	6.40 x 10 ⁴	1*2	3.16 x 10 ⁻⁵	90	2.70 x 10 ⁴	0	3.41 x 10 ⁻⁵	

*Confidence level 60%



2.3.2 Reliability Test Data on EPROM

EPROM has two types; conventional EPROM with transparent window and one time programmable ROM (OTPROM) packaged in plastic package. Table 9 shows reliability test

data on the representative EPROM types 512k EPROM (HN27512, HN27512P), 1M EPROM (HN27C101, HN27C301).

• Table 9. Reliability Data on 512k and 1M EPROM

Test Item	Test Conditions	HN27512 (Cerdip/Plastic)				HN27C101/HN27C301				Remarks
		Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	Sam- ples	Total Test Time	Fail- ures	Failure Rate* (1/Hr)	
High- Temperature Operation	125°C/5.5V	200	3.72 x 10 ⁵	0	2.47 x 10 ⁻⁶	180	3.24 x 10 ⁵	0	2.84 x 10 ⁻⁶	*1 Data Dissipation x 49
	125°C/7V	530	7.95 x 10 ⁵	0	1.16 x 10 ⁻⁶	327	6.54 x 10 ⁵	0	1.41 x 10 ⁻⁶	
High- Temperature Bake	175°C	260	4.91 x 10 ⁵	0	1.87 x 10 ⁻⁶	150	7.5 x 10 ⁵	0	1.23 x 10 ⁻⁶	
	200°C	240	3.72 x 10 ⁵	1*1	5.43 x 10 ⁻⁶	130	6.49 x 10 ⁵	1*1	3.11 x 10 ⁻⁶	
	250°C	180	1.89 x 10 ⁵	7*1	4.44 x 10 ⁻⁵	110	3.07 x 10 ⁵	40*1	1.30 x 10 ⁻⁴	
Moisture Endurance	85°C/85% RH 5.5V	290	5.22 x 10 ⁵	0	1.76 x 10 ⁻⁶	—	—	—	—	
Pressure Cooker	121°C/100% RH	50	0.10 x 10 ⁵	0	9.20 x 10 ⁻⁵	—	—	—	—	

*Confidence level 60%

The failure shown in Table 9 is due to the data dissipation in memory cells. Getting thermal energy, electrons in memory cells are activated and go through the floating gate. In actual usage, however, it has no problem because this phenomenon depends on temperature (about 1.0 eV of activated energy) greatly. The moisture resistance of OTPROM is also satisfactory.

Table 10 shows the example of PROM derating. When derating, the parameter is generally only the temperature because other operating conditions are specified. Especially to lower the junction temperature during mounting is important for stabilizing the operation relative to access time, refresh time and other characteristics.

• Table 10. Example of HN27C101/HN27C301 Derating

Factor	Temperature
Failure Criteria	Electrical Characteristics, Function Test
Failure Mechanism	Increase of Leak Current and Others
<p>Results:</p> <p>The result from high temperature baking of PROM is shown in the right figure.</p>	

0137-1

Note: Decreasing junction temperature shown in the figure will promise the higher reliability. The junction temperature can be calculated by a formula: $T_j = T_A + \theta_{JA} \bullet P_j$ in about 100°C/W with no air flow and about 60 to 70°C/W with 2.5 m/s air flow.

2.3.3 Reliability Data on MASK ROM

Table 9 shows the reliability test data on 2M and 4M bit MASK ROM. MASK ROM is patterned according to ROM in-

formation in manufacturing process, so data dissipation isn't occurred in high temperature like EPROM and EEPROM.

• Table 11. Reliability Data on 2M and 4M MASK ROM

Test Item	Test Conditions	HN62412P (Plastic)				HN62404P (Plastic)				Remarks
		Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	Samples	Total Test Time	Failures	Failure Rate* (1/Hr)	
High-Temp. Pulse Operation	125°C/5.5V	—	—	—	—	200	4.0 x 10 ⁵	0	2.3 x 10 ⁻⁶	
	125°C/7V	120	1.2 x 10 ⁵	0	7.67 x 10 ⁻⁶	300	3.0 x 10 ⁵	0	3.0 x 10 ⁻⁶	
Moisture Endurance	85°C/85% RH 5.5V	120	1.2 x 10 ⁵	0	7.67 x 10 ⁻⁶	120	1.20 x 10 ⁵	0	7.67 x 10 ⁻⁶	
Pressure Cooker	121°C/100% RH	45	2.3 x 10 ⁴	0	4.1 x 10 ⁻⁵	45	2.3 x 10 ⁴	0	4.1 x 10 ⁻⁵	

*Confidence level 60%

2.3.4 Reliability Data on MOS Memory (The result of environment test)

Table 12 shows examples of each environment test data. They show good results without any failure even in severe environment.

V_{TH} of MOS transistor is one of the basic process parameters in MOS memory, which has almost no change using surface stabilization technology and clean process. Figure 4 shows the examples of time changes for 1M DRAM; V_{DD} min. (V_{min}) and access time (t_{RAC}) in high temperature pulse test.

• Table 12. Reliability Data on MOS Memories

Test Item	Test Conditions	HM511000P (DIP)		HM511000JP (SOJ)		HM62256FP (SOP)		HM62128FP (SOP)		EPROM (Cerdip)		Remarks
		Samples	Failures	Samples	Failures	Samples	Failures	Samples	Failures	Samples	Failures	
Temperature Cycling	- 55°C to 150°C 10 Cycle	3755	0	2786	0	3328	0	710	0	2790	0	
Temperature Cycling	- 55°C to 150°C 500 Cycle	150	0	200	0	482	0	105	0	450	0	
Thermal Shock	- 65°C to 150°C 15 Cycle	77	0	100	0	76	0	77	0	80	0	
Soldering Heat	260°C, 10 Seconds	22	0	22	0	22	0	22	0	22	0	
Mechanical Shock	1,500G, 0.5 ms									38	0	
Variable Frequency	100 to 2,000 Hz 20G									38	0	
Constant-Acceleration	6000G									38	0	

2.4 Change of Electrical Characteristics on IC Memory

The degradation of t_{CBO} and h_{FE} are the main factors of degradation in inner cell transistor of bipolar memory. In ac-

tual element designing, however, it is designed to operate in the range at which no degradation happen. Therefore no change of characteristics including access time are observed. Time dependence in access time for HM10470 are shown in Figure 1.




Figure 1. Time Change in Access Time for Bipolar Memory




Figure 2. Time Change in Access Time for Hi-BiCMOS Memory




Figure 3. Time Change in V_{CC} Min and t_{AA} for Hi-BiCMOS Memory




Figure 4. Time Change in V_{DD} Min and t_{RAC} for MOS Memory



2.5 Failure Mode Rate

Figures 5 and 6 show examples of failure more happened in users' application. Since IC memories require the finest pattern process technology, the percentage of failures, such as pinholes, defects on photoresist and foreign materials, tends to increase. To eliminate the defects in the manufacturing




Figure 5. Failure Mode Rate of Bipolar Memory




Figure 6. Failure Mode Rate of MOS Memory

3. RELIABILITY OF SEMICONDUCTOR DEVICES

3.1 Reliability Characteristics for Semiconductor Devices

Hitachi semiconductor devices are designed, manufactured and inspected so as to achieve a high level of reliability. Accordingly, system reliability can be improved by combining highly reliable components along proper environmental conditions. This section describes reliability characteristics, failure types and their mechanisms in terms of devices. First, semiconductor device characteristics are examined in light of their reliability.

- (1) Semiconductor devices are essentially structure sensitive as seen in surface phenomenon. Fabricating the device requires precise control of a large number of process steps.
- (2) Device reliability is partly governed by electrode materials and package materials, as well as by the coordination of these materials with the device materials.
- (3) Devices employ thin-film and fine-processing techniques for metallization and bonding. Fine materials and thin film surfaces sometimes exhibit physically different characteristics from the bulks.
- (4) Semiconductor device technology advances drastically: Many new devices have been developed using new processes over a short period of time. Thus, conventional device reliability data cannot be used in some cases.

- (5) Semiconductor devices are characterized by volume production. Therefore, variations should be an important consideration.
- (6) Initial and accidental failures are only considered to be semiconductor device failures based on the fact that semiconductor devices are essentially operable semipermanently. However, wear failures caused by worn materials and migration should also be reviewed when electrode and package materials are not suited for particular environmental conditions.
- (7) Component reliability may depend on device mounting, conditions for use, and environment. Device reliability is affected by such factors as voltage, electric field strength, current density, temperature, humidity, gas, dust, mechanical stress, vibration, mechanical shock, and radiation magnetic field strength.




Figure 7. Typical Failure Rate Curve

Device reliability is generally represented by the failure rate. "Failure" means that a device loses its function, including intermittent degradation as well as complete destruction.

Generally, the failure rate of electric components and equipment is represented by the bathtub curve shown in Figure 7. For semiconductor devices, the configuration parameter of the Weibull distribution is smaller than 1, which means an initial failure type. Such devices ensure a long lifetime unless extreme environmental stress is applied. Therefore, initial and accidental failures can become a problem for semiconductor devices. Semiconductor device reliability can be physically represented as well as statistically. Both aspects of failures have been thoroughly analyzed to establish a high level of reliability.

3.2 Failure Types and Their Mechanisms

3.2.1 Failure Physics

Failure physics is, in a broad sense, a basic technology of "physics + engineering". It is used to examine the physical mechanism of failures in terms of atoms and molecules to improve device reliability. This physical approach was introduced to the reliability field with the demand for minimized development cost and period, as technology rapidly developed and system performance increased, requiring more complex and higher levels of reliability. These conditions derived from the development of solid state physics (semiconductor physics) after World War II and associated device development. Failure physics have been employed to:

- 1) Detect failed devices as soon as possible
- 2) Establish models and equation used for failure prediction
- 3) Evaluate reliability in short periods by accelerated life test

The purpose of the failure physics approach is to contribute to reliability related fields such as product design, prediction, test, storage and usage by adding physics as a basic technology to conventional experimental and statistical approaches.

3.2.2 Failure Types and Their Mechanism

Device failures are physically discussed in this section. Semiconductor device failures are basically categorized as disconnection, short-circuit, deterioration and miscellaneous failures. These failures and their causes are summarized in Table 11. Typical failure mechanisms are reviewed next.

(1) Surface Deterioration

The pn junction has a charge density of $10^{14} - 10^{20}/\text{cm}^3$. If charges exceeding the above density are accumulated on the pn junction surface, particularly adjacent to a depletion layer, electric characteristics of the junction tend to be easily varied. Although the surface of such devices as planar transistors is generally covered with a SiO₂ film and is in an inactive state, the possibility of deterioration caused by surface channels still exists. Surface deterioration depends heavily on applied temperature and voltage and is often handled by the reaction model.

One example of recent failures is surface deterioration caused by hot carriers. Hot carriers are generated when such devices as MOS dynamic RAMs are operated at a

voltage near the minimum breakdown voltage BV_{DS} by raising internal voltage and when a strong electric field is established near the MOS device's drain resulting from reduced device geometry from 2 μm to 0.8 μm. Generated hot carriers may affect surface boundary characteristics on a part of the gate oxide film, resulting in degradation of threshold voltage (V_{TH}) and counter conductance (gm). Hitachi devices have employed improved design and process techniques to prevent these problems. However, as process becomes finer, surface deterioration may possibly become a serious problem.

(2) Electrode-Related Failures

Electrode-related failures have become increasingly important as multi-layer wiring has become more complicated. Noticeable failures include electro-migration and Al wiring corrosion in plastic sealed packages.

① Electromigration

This is a phenomenon in which metal atoms are moved by a large current of about 10⁶ A/cm² supplied to the metal. When ionized atoms collide with current of about scattering electrons, an "electron wind" is produced. This wind moves the metal atoms in the opposite direction from the current flow, which generates voids at a negative electrode, and hillock and whiskers at an opposite one. The generated voids increase wiring resistance and cause excessive currents to flow in some areas, leading to disconnection. The generated whiskers may cause shortcircuits in multi-metal line.

② Multi-Metal Line Related Failures

Major failures associated with multi-metal line include increased leak currents, shortcircuits caused by a failed dielectric interlayer, and increased contact metal resistance and disconnection between metal wirings.

③ Al Line Corrosion and Disconnection

When Plastic encapsulated devices are subjected to high-temperatures, high-humidity or a bias-applied condition, Al electrodes in devices can cause corrosion or disconnection (Figure 8). Under high-temperature and high-humidity, corro-




Figure 8. Categorized Al Corrosion Mode

sions are randomly generated over the element surface. However, after an extended period of time, the corrosions have not significantly increased. Accordingly, this failure is possibly due to an initial failure associated with manufacturing. It is also verified that this type of failure can be generated when the adhesion surface between an element and resin is separated or when foreign materials are attached to the element with human saliva. Under a bias-applied, high-temperature, high-humidity condition, on the other hand, corrosions are generated in higher potential areas while in lower potential areas, grain corrosion occurs. Once this failure occurs in part of a device, the device can become worn out in a relatively short time. This failure proves to depend on the hygroscopic volume resistivity of sealed resin. The Al line corrosion mechanism described above is summarized in Figure 9.




Figure 9. Plastic Package Cross Section and Al Corrosion Mechanism

(3) Bonding Related Failures

① Degradation Caused by Intermetallic Formation

Bonding strength degradation and contact resistance increase are caused by compounds formed in connections between Au wire and Al film or between Au film and Al Wire. These are the most serious problems in terms of reliability. The compounds are formed rapidly during bonding and are increased through thermal treatment. Consequently, Hitachi products are subjected to a lower-temperature, shorter-period bonding whenever possible.

② Wire Creep

Wire creep is wire neck destruction in an Au ball along an intergranular system occurring when a plastic sealed device is subjected to a long-term thermal cycling test. This failure results from increased crystal grains due to heat application when forming a ball at the top of an Au wire, or from an impurity introducing to the intergranular system. Bonding under usual conditions with no loop configuration failures does not

cause this failure unless a severe long-term thermal cycling test is applied. Accordingly, wire creep is not a problem in actual usage.

③ Chip Crack

With the increase in chip size associated with the increased number of incorporated functions, more problems have been occurring during assembly, such as chip cracks during bonding. Bonding methods include Au-silicon eutectic, soldering and Ag-paste. Soldering and Ag-paste exhibit few chip crack problems. For Au-silicon eutectic, in contrast, large stress is applied to a pellet due to its strength and high temperature resistance for attachment, which may result in critical chip defects. Today, the chip destruction limit can be determined by finite-element analysis and by distortion measurement using a fine accuracy gauge. Ideally, Au-silicon eutectic should be evenly applied over the entire surface. However, this is difficult due to the existence of a silicon oxide film on the silicon back surface. Therefore, specifications for Au-silicon eutectic have been established based on stress analysis and thermal cycling test results.

④ Reduced Maximum Power Dissipations

For power devices, heat fatigue due to thermal expansion coefficient mismatch among different materials deteriorates thermal resistance. This results in decreased maximum power dissipations.

(4) Sealing Related Failures

Hermetic sealing packages, including metal, glass, ceramic, and all other types, have the possibility of the following failures.

1. Al line corrosion on the chip surface due to slight moisture and reaction between the different ionized materials.
2. Intermittent moving foreign metals short
3. Al line corrosion due to extraneous H₂O caused by hermetic failure

Moving foreign matter, even if it is a non-active solid, can be charged up within a cavity during movement, thereby inducing parasitic effects and metal shorts. The foreign matter detection method is specified by MIL-STD-883C, PIND (Particle Impact Noise Detection) Test. The PIND test consists of filtering a particle impact waveform (ultrasonic waveform), detecting it with a microphone, and then amplifying.

(5) Disturbance

① Electrostatic Discharge Destruction

Destruction caused by electrostatic discharge is a problem common to semiconductor devices. A recent report introduced three modes of this failure; the human body model, charged device model and field induced model.

The human body is easily charged. A person just walking across a carpet can be charged up to 15000V. This voltage is high enough to destroy a device. An equivalent circuit of the human body model is shown in Figure 10. The human body's capacitance C_b and resistance R_b are 100 to 200 pF and 1000 to 2000Ω, respectively. Assuming a body is charged with 2000V, the dissipated energy is obtained as follows: With a time constant of 10⁻⁷ sec, the dissipated energy is 2 KW, which is enough to destroy a small area of a chip.




Figure 10. An Example of Moisture Resistance by High Temp. and High Humidity and Bias




Figure 11. Relationship between Temperature and Time to 1% Failure (RH = 85%)




Figure 12. Equivalent Circuit of Human Body Model

In the charged device model, charges are accumulated in a device, not a human body, and discharged through contact resistance during a short time. The equivalent circuit of this model is shown in Figure 13. Device size and device position relative to GND are important parameters in this model since the model depends on device capacity.




Figure 13. Equivalent Circuit of Charging Model

In the field induced model a device is left under a strong electric field or is affected by neighboring high voltage material. Since the capacitor of device or lead of device acts like an antenna, the following cases will possibly cause destruction. 1) a device is incorporated into a high electric field such as a CRT, 2) a device is left under a high frequency electric field and 3) a device is moved with a container charged at high voltage, such as a tube.

② Latch Up

Latch up is a problem unique to CMOS devices. This problem is a thyristor phenomenon caused by a parasitic PNP or NPN transistor formed in the CMOS configuration. Latch up occurs when an accidental surge voltage exceeding a maximum rating, a power supply ripple, an unregulated power supply and noise is applied, or when a device is operated from two sources having different set-up voltages. These cases can cause input or output current to flow in the opposite direction from usual flow, which triggers parasitic thyristors. This results in excessive current flowing between a power supply and ground. This phenomenon continues until the power is off or the flowing current is forced to be reduced to a certain level. Once latch up occurs in an operating device, the device will be destroyed.

Much effort should be made in designing circuits to prevent latch up. Latch up triggering input or output currents start to flow under the following conditions.

$$V_{in} < V_{CC} \text{ or } V_{in} < GND \text{ for input level}$$

$$V_{out} > V_{CC} \text{ or } V_{out} < GND \text{ for output level}$$

Therefore, circuits should be designed so that no forward current flows through the input protection diodes or output parasitic diodes.

③ Soft Errors

When α particles are generated from uranium or thorium in a package the silicon surface of an LSI chip, electron-hole pairs are formed which act as noise to data lines and other floating nodes, causing temporary soft errors. This phenomenon is shown in Figure 14. Only electrons from among the electron-hole pairs are only collected to a memory cell. As a result, the cell changes from a state of 1 to 0, which is a soft error.

Hitachi devices have been subjected to simulation and irradiation tests to prevent soft errors. In some cases, organic material, PIQ, is applied to the surface of the device.




Figure 14. Soft Error Caused by α Particles in Dynamic Memory

• Table 13. Failure Causes and Mechanism

Failure Related Causes		Failure Mechanisms	Failure Modes
Passivation	Surface Oxide Film, Insulating Film between Wires	Pin Hole, Crack, Uneven Thickness, Contamination, Surface Inversion, Hot Carrier Injected	Withstanding Voltage Reduced, Short, Leak Current Increased, h_{FE} Degraded, Threshold Voltage Variation, Noise
Metallization	Interconnection, Contact, Through Hole	Flaw, Void, Mechanical Damage, Break Due to Uneven Surface, Non-ohmic Contact, Insufficient Adhesion Strength, Improper Thickness, Electromigration, Corrosion	Open, Short, Resistance Increased
Connection	Wire Bonding, Ball Bonding	Bonding Runout, Compounds between Metals, Bonding Position Mismatch, Bonding Damaged	Open, Short Resistance Increased
Wire Lead	Internal Connection	Disconnection, Sagging, Short	Open, Short
Diffusion, Junction	Junction Diffusion, Isolation	Crystal Defect, Crystallized Impurity, Photo Resist Mismatching	Withstanding Voltage Reduced, Short
Die Bonding	Connection between Die and Package	Peeling Chip, Crack	Open, Short, Unstable Operation, Thermal Resistance Increased
Package Sealing	Packaging, Hermetic Seal, Lead Plating, Hermetic Package and Plastic Package, Filler Gas	Integrity, Moisture Ingress, Impurity Gas, High Temperature, Surface Contamination, Lead Rust, Lead Bend, Break	Short, Leak Current Increased, Open, Corrosion Disconnection, Soldering Failure
Foreign Matter	Foreign Matter in Package	Dirt, Conducting Foreign Matter, Organic Carbide	Short, Leak Current Increased
Input/Output Pin	Electrostatics, Excessive Voltage, Surge	Electron Destroyed	Short, Open, Fusing
Disturbance	α Particle	Electron Hole Generated	Soft Error
	High Electric Field	Surface Inversion	Leak Current Increased



Reliability of Hitachi IC Memories

(6) Fine Geometry Related Problems

In response to higher integration requirements for memories and microcomputers, LSI geometry has been reduced in the way of $3\ \mu\text{m} \rightarrow 2\ \mu\text{m} \rightarrow 1.3\ \mu\text{m} \rightarrow 0.8\ \mu\text{m}$.

However power supply has not been scaled down used for 5V, only line dimensions have been fined increasingly. Problems associated with finer geometry are shown in Table 14.

• **Table 14. Finer Geometry Related Problems**

Item	Problems	Countermeasure
5V Single Supply Voltage	<ul style="list-style-type: none">• Breakdown Voltage of Gate Oxide Films• SiO₂ Defects	<p>Oxide Film Formation Process Improved</p> <ul style="list-style-type: none">• Cleaning• Gettering• Screening
Horizontal Dimension Reduction	<ul style="list-style-type: none">• Soft Errors by α Particles• Al Reliability Reduced• CMOS Latch Up• Mask Alignment Margin Reduced• Hot Carriers	<p>Surface Passivation Film Improved</p> <ul style="list-style-type: none">• Metallization Improved• Design/Layout Improved• Process Improved
Vertical and Horizontal Dimension Reduction	<ul style="list-style-type: none">• Higher Breakdown Voltage Not Permitted• Electrostatic Discharge Resistance Reduced	<p>Use of Low Voltage Examined</p> <ul style="list-style-type: none">• Configuration Improved• Protection Circuits Enhanced

1. VIEWS ON QUALITY AND RELIABILITY

Hitachi basic views on quality are to meet individual users' purpose and their required quality level and also to maintain the satisfied level for general application. Hitachi has made efforts to assure the standardized reliability of our IC memories in actual usage. To meet users' requests and to cover expanding application, Hitachi performs the following:

- (1) Establish the reliability in design at the stage of new product development.
- (2) Establish the quality at all steps in manufacturing process.
- (3) Intensify the inspection and the assurance of reliability of products.
- (4) Improve the product quality based on marketing data.

Furthermore, to get higher quality and reliability, we cooperate with our research laboratories.

With the views and methods mentioned above, Hitachi makes the best efforts to meet the users' requirements.

2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

2.1 Reliability Target

Establishment of reliability target is important in manufacturing and marketing as well as function and price. It is not practical to determine the reliability target based on the failure rate under single common test condition. So, the reliability target is determined based on many factors such as each characteristics of equipment, reliability target of system, derating applied in design, operating condition and maintenance.

2.2 Reliability Design

Timely study and execution are essential to achieve the reliability based on reliability targets. The main items are the design standardization, device design including process and structural design, design review and reliability test.

(1) Design Standardization

Design standardization needs establishing design rules and standardizing parts, material, and process. When design rules are established on circuit, cell, and layout design, critical items about quality and reliability should be examined. Therefore, in using standardized process or material, even newly developed products would have high reliability, with the exception of special requirement on function.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in case of applying new process or new material, we study the technology prior to development of the device in detail.

(3) Reliability Test by Test Site

Test site is sometimes called Test Pattern. It is useful method for evaluating reliability of designing and processing ICs with complicated functions.

1. Purposes of Test Site are as follows:

- Making clear about fundamental failure mode.
- Analysis of relation between failure mode and manufacturing process condition.
- Analysis of failure mechanism.
- Establishment of QC point in manufacturing.

2. Effects of evaluation by Test Site are as follows:

- Common fundamental failure mode and failure mechanism in devices can be evaluated.
- Factors dominating failure mode can be picked up, and compared with the process having been experienced in field.
- Able to analyze relation between failure causes and manufacturing factors.
- Easy to run tests.

2.3 Design Review

Design review is a method to confirm systematically whether or not design satisfies the performance required including by users, follows the specified ways, and whether or not the technical items accumulated in test data and application data are effectively applied.

In addition, from the standpoint of competition with other products, the major purpose of design review is to insure quality and reliability of the product. In Hitachi, design review is performed in designing new products and also in changing products.

The followings are the items to consider at design review.

- (1) Describe the products based on specified design documents.
- (2) Considering the documents from the standpoint of each participant, plan and execute the sub-program such as calculation, experiments and investigation if unclear matter is found.
- (3) Determine the contents and methods of reliability test based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Arrange the preparation for production.
- (6) Plan and execute the sub-programs of design changes proposed by individual specialists, for tests, experiments and calculation to confirm the design change.
- (7) Refer to the past failure experiences with similar devices, confirm the prevention against them, and plan and execute the test program for confirmation of them.

In Hitachi, these study and decision at design review are made using the individual check lists according to its objects.

3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

3.1 Activity of Quality Assurance

The following items are the general views of overall quality assurance in Hitachi;

- (1) Problems are solved in each process so that even the potential failure factors will be removed at final stage of production.
- (2) Feedback of information is made to insure satisfied level of process ability.

As the result, we assure the reliability.

3.2 Qualification

To assure the quality and reliability, the qualification tests are done at each stage of trial production and mass production based on the reliability design described in Section 2.

The following are the views on qualification in Hitachi:

- (1) From the standpoint of customers, qualify the products objectively by a third party.
- (2) Consider the failure experiences and data from customers.
- (3) Qualify every change in design and work.
- (4) Qualify intensively on parts and materials and process.
- (5) Considering the process ability and factor of manufacturing fluctuation, establish the control points in mass production.

Considering the views mentioned above, qualification shown in Figure 1 is done.




Figure 1. Flow Chart of Qualification

0138-1



3.3 Quality and Reliability Control in Mass Production

To assure quality in mass production, quality is controlled functionally by each department, mainly by manufacturing department and quality assurance department. The total function flow is shown in Figure 2.

3.3.1 Quality Control on Parts and Materials

With the tendency toward higher performance and higher reliability of devices, quality control of parts and materials becomes more important. The terms such as crystal, lead frame, fine wire for wire bonding, package and materials required in manufacturing process like mask pattern and chemicals, are all subject to inspection and control.




Figure 2. Flow Chart of Quality Control in Manufacturing Process



Besides qualification of parts and materials stated in 3.2, quality control of parts and materials is defined in incoming inspection. Incoming inspection is performed based on its purchase specification, drawing and mainly sampling test based on MIL-STD-105D.

The other activities for quality assurance are as follows:

- (1) Technology Meeting with Vendors
- (2) Approval and Guidance of Vendors
- (3) Analysis and tests of physical chemistry

The typical check points of parts and materials are shown in Table 1.

• Table 1. Quality Control Check Points of Parts and Material (example)

Material Parts	Important Control Items	Point for Check
Wafer	Appearance	Damage and Contamination on Surface
	Dimension Sheet Resistance Defect Density Crystal Axis	Flatness Resistance Defect Numbers
Mask	Appearance	Defect Numbers, Scratch
	Dimension Restoration Gradation	Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance	Contamination, Scratch, Bend, Twist
	Dimension Purity Elongation Ratio	Purity Level Mechanical Strength
Frame	Appearance	Contamination, Scratch
	Dimension Processing Accuracy Plating Mounting Characteristics	Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance	Contamination, Scratch
	Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Dimension Level Airtightness Bondability, Solderability Heat Resistance Mechanical Strength
Plastic	Composition	Characteristics of Plastic Material
	Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

To control inner process quality is very significant for quality assurance of devices. The quality control of products in every stage of production is explained below. Figure 3 shows inner process quality control.

(1) Quality Control of Products in Every Stage of Production

Potential failure factors of devices should be removed in manufacturing process. Therefore, check points are set up in each process so as not to move the products with failure factors to the next process. Especially, for high reliability devices, manufacturing lines are rigidly selected in order to control the quality in process. Additionally we perform rigid check per process or per lot, 100% inspection in proper processes so as to remove failure factors caused by manufacturing fluctuation, and screenings depending on high temperature aging or temperature cycling. Contents of controlling quality under processing are as follows:

- Control of conditions of equipment and workers and sampling test of uncompleted products.
- Proposal and execution of working improvement.
- Education of workers
- Maintenance and improvement of yield
- Picking up of quality problems and execution of countermeasures toward them.
- Communication of quality information.

(2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing facilities have been developed with the need of higher devices in performance and the automated production. It is also important to determine quality and reliability.

In Hitachi, automated manufacturing is promoted to avoid manufacturing fluctuation, and the operation of high performance equipment is controlled to function properly.

As for maintenance inspection for quality control, daily and periodically inspections are performed based on specification on every check point.

As for adjustment and maintenance of measuring equipment, the past data and specifications are clearly checked to keep and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-material.

Quality and reliability of devices are affected especially by manufacturing process. Therefore, we thoroughly control the manufacturing circumstances such as temperature, humidity, dust, and the sub-materials like gas or pure water used in manufacturing process.

Dust control is essential to realize higher integration and higher reliability of devices. To maintain and improve the clearness of manufacturing site, we take care of buildings, facilities, air-conditioning system, materials, clothes and works. Moreover, we periodically check on floating dust in the air, fallen dust or dirtiness on floor.



Process	Control Point		Purpose of Control
▽ Purchase of Material			
-Wafer-			
○ Surface Oxidation	Wafer	Characteristics, Appearance	Scratch, Removal of Crystal Defect Wafer
○ Inspection on Surface Oxidation	Oxidation	Appearance, Thickness of Oxide Film	Assurance of Resistance Pinhole, Scratch
○ Photo Resist	Photo Resist	Dimension, Appearance	Dimension Level Check of Photo Resist
○ Inspection on Photo Resist ◇ PQC Level Check	Diffusion	Diffusion Depth, Sheet Resistance Gate Width	Diffusion Status
○ Diffusion		Characteristics of Oxide Film Breakdown Voltage	Control of Basic Parameters (V _{TH} , etc) Cleanness of surface, Prior Check of V _{IH} Breakdown Voltage Check
○ Inspection on Diffusion ◇ PQC Level Check	Evaporation	Thickness of Vapor Film, Scratch, Contamination	Assurance of Standard Thickness
○ Evaporation			
○ Inspection on Evaporation ◇ PQC Level Check	Wafer	Thickness, V _{TH} Characteristics	Prevention of Crack, Quality Assurance of Scribe
○ Wafer Inspection	Chip	Electrical Characteristics	
○ Inspection on Chip Electrical Characteristics		Appearance of Chip	
○ Chip Scribe			
○ Inspection on Chip Appearance ◇ PQC Lot Judgement			
-Frame-			
○ Assembling	Assembling	Appearance after Chip Bonding Appearance after Wire Bonding Pull Strength, Compression Width, Shear Strength Appearance after Assembling	Quality Check of Chip Bonding Quality Check of Wire Bonding Prevention of Open and Short
◇ PQC Level Check			
○ Inspection after Assembling ◇ PQC Lot Judgement			
-Package-			
○ Sealing	Sealing	Appearance after Sealing Outline, Dimension	Guarantee of Appearance and Dimension
◇ PQC Level Check	Marking	Marking Strength	
○ Final Electrical Inspection ◇ Failure Analysis		Analysis of Failures, Failure Mode, Mechanism	Feedback of Analysis Information
○ Appearance Inspection			
△ Sampling Inspection on Products			
○ Receiving			
↓ Shipment			

0198-3

Figure 3. Example of Inner Process Quality Control

3.3.3 Final Tests and Reliability Assurance

(1) Final Tests

Lot inspection is done by quality assurance department for the product passed in 100% test in final manufacturing process. Though 100% of passed products is expected, sampling inspection is subjected to prevent mixture of failed products by mistake.

The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Our lot inspection is based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability, the reliability tests are performed periodically, and performed on each manufacturing lot if user requires.




Figure 4. Process Flow Chart of Coping with Failure to a Customer

0138-4



■ OUTLINE OF TESTING METHOD

1. INSPECTION METHOD

Compared to conventional core memories, IC memories contain all peripheral circuits, such as the decoder circuit, write circuit and read circuit. As a result, assembly and electrical inspection of ICs are all performed by IC manufacturers. Consequently, as the electrical inspection of IC memories are becoming more systematic, conventional IC inspection facilities are becoming useless. This has led to the development and introduction of a memory tester with pattern generator to generate the inspection pattern of the memory IC at high speed. A function test for such as TTL gates can be performed even by a simple DC parameter facility. However, when the address input becomes multiplexed as in 16k, 64k and 256k memory, even the generation of the function test pattern becomes a serious problem.

In the memory IC inspection, its quality cannot be judged by DC test on external pins only, because the number of the element such as transistor which can be judged in the DC test is only 1/1000 of all elements. The following are the address patterns proposed to inspect whether the internal circuits are functioning correctly.

- (1) All "Low", All "High"
- (2) Checker Flag
- (3) Stripe Pattern
- (4) Marching Pattern
- (5) Galloping
- (6) Waling
- (7) Ping-Pong

Those are not all, but only representative ones. There are the pattern to check the mutual interference of bits and the pattern for the maximum power dissipation. Among the above mentioned patterns, those of (1) to (4) are called N pattern, which can check one sequence of N bit IC memory with the several times of N patterns at most. Those of (5) to (7) are called N² pattern, which need several times of N² patterns to check one sequence of N bit IC memory. Serious problem arises in using N² pattern in a large-capacity memory. For example, inspection of 16k memory with galloping pattern takes a lot of time = about 30 minutes. (1), (2) and (3) are rather simple and good methods, however, they are not perfect to find any failure in decoder circuits. Marching is the most simple and necessary pattern to check the function of IC memories.

2. MARCHING PATTERN

The marching pattern, as its name indicates, is a pattern in which "1"s march into all bits of "0"s. For example, a simple addressing of 16-bit memory is described below.

- (1) Clear all bitsSee Fig. 1 (a)
- (2) Read "0" from 0th address and check that the read data is "0". Hereafter, "Read" means "checking and judging data"
- (3) Write "1" on 0th addressSee Fig. 1 (b)
- (4) Read "0" from 1st address.
- (5) Write "1" on 1st address.
- (6) Read "0" from nth address.
- (7) Write "1" on nth addressSee Fig. 1 (c)
- (8) Repeat (6) to (7) to the last address. Finally, all data will be "1".
- (9) After all data become "1", repeat from (2) to (8) replacing "0" and "1".

In this method, 5N address patterns are necessary for the N-bit memory.




Figure 1. Addressing method for 16-bit memory in the Marching pattern

APPLICATION

1. VIDEO RAM

1.1 Multiport Video RAM

Figure 1-1 shows general idea of video RAM. Multiport video RAM provides an internal data register (SAM) with the memory (RAM). Both of them can be accessed asynchronously.

Effective graphic display memory is realized by using the random port of the RAM part for graphic processor drawing and the serial port of the SAM part for CRT display.




Figure 1-1. General Idea of Multi-Port Video RAM

Figure 1-2 shows the block diagram of the 256-kbit multiport video RAM HM53461, and Table 1-1 shows the operation modes of the HM53461.




Figure 1-2. Block Diagram of HM53461

The operation modes shown in Table 1-1 are described as follows.

• Table 1-1. Operation Modes of HM53461

At the Falling Edge of \overline{RAS}				RAM Modes	SAM Modes	
\overline{CAS}	$\overline{DT/OE}$	\overline{WE}	\overline{SOE}		SI/O Direction	Notes
H	H	H	X	Read/Write	S_{in}/S_{out}	1, 2, 3
H	H	L	X	Temporary Write Mask Data Program	S_{in}/S_{out}	1, 2, 3
H	L	H	X	Read Transfer	S_{out}	2
H	L	L	L	Write Transfer	S_{in}	
H	L	L	H	Pseudo Transfer	S_{in}	
L	X	X	X	CBR Refresh	S_{in}/S_{out}	1, 2

H: High L: Low X: Don't Care

Notes: 1. Transfer cycle executed previously defines SI/O direction.

2. SI/O is in high impedance state with \overline{SOE} high, even if the direction is S_{out} .

3. The HM53461 starts write operation if \overline{WE} is low at the falling edge of \overline{CAS} or become low between the falling edge of \overline{CAS} and the rising edge of \overline{RAS} .



Read/Write Operation: Read/write is performed on the random port in the same sequence as for a dynamic RAM (Figure 1-3). The HM53461 starts the read operation with WE high and the write operation at the falling edge of WE.




Figure 1-3. Read/Write Operation

Temporary Write Mask Set and Temporary Masked Write Operation: The HM53461 provides temporary masked write operation which inhibits to write data bit-by-bit (write mask) during one RAS cycle. Temporary write mask set function defines the bits to be inhibited (Figure 1-4). This operation puts the data on I/O₁-I/O₄ into the internal temporary write mask register. When 0 is programmed to the register, writing to the corresponding bit is inhibited.

The temporary write mask register is reset at the rising edge of RAS.




Figure 1-4. Temporary Masked Write Operation

Read Transfer Operation: In this cycle, the HM53461 transfers the data of one row in RAM (1024 bits), which address is specified at the falling edge of \overline{RAS} , to SAM (Figure 1-5). The start address in SAM can be programmed at the falling edge of \overline{CAS} in this cycle. After data transfer, the serial port turns to serial read mode at the rising edge of $\overline{DT}/\overline{OE}$.




Figure 1-5. Read Transfer Operation

Write Transfer Operation: In this cycle, the HM53461 transfers the data in the SAM data register (1024-bits) to one row in RAM, which address is specified at the falling edge of \overline{RAS} (Figure 1-6). The start address in SAM can be programmed in this cycle. After data transfer, serial port turns to serial write mode.




Figure 1-6. Write Transfer Operation

Application

Pseudo Transfer Operation: This operation switches the serial port to serial write mode (Figure 1-7). It does not perform data transfer between RAM and SAM. Sam start address can be programmed in this cycle.




Figure 1-7. Pseudo Transfer Operation

CAS Before RAS Refresh Operation: The HM53461 performs refresh by using the internal address counter in this operation (Figure 1-8).




Figure 1-8. CAS Before RAS Refresh

Serial Read/Write Operation: The HM53461 reads/writes the contents of the SAM data register in serial at the rising edge of SC (serial clock input) (Figure 1-9). The address for serial access is generated by the internal address pointer, independently of random port operation. It should be considered that serial access is restricted in transfer cycles. The SAM, employing static-type data registers, requires no refresh.




Figure 1-9. Serial Read/Write Operation

The HM53462 is a multiport video RAM, adding logic operation capability to the advantages of HM53461.

Figure 1-10 shows the block diagram. Table 1-2 describes the operation modes.




Figure 1-10. Block Diagram of HM53462

• Table 1-2. Operation Modes of HM53462

At the Falling Edge of $\overline{\text{RAS}}$				RAM Modes	SAM Modes	
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WE}}$	$\overline{\text{SOE}}$		SI/O Direction	Notes
H	H	H	X	Read/Write	S_{in}/S_{out}	1, 2, 3
H	H	L	X	Temporary Masked Write	S_{in}/S_{out}	1, 2, 3
H	L	H	X	Read Transfer	S_{out}	2
H	L	L	L	Write Transfer	S_{in}	
H	L	L	H	Pseudo Transfer	S_{in}	
L	X	X	X	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	S_{in}/S_{out}	1, 2
L	X	L	X	Logic Operation Program (CBR Refresh)	S_{in}/S_{out}	1, 2

H: High L: Low X: Don't Care

Notes: 1. Transfer cycle previously executed defines SI/O direction.

2. SI/O is in high impedance with $\overline{\text{SOE}}$ high, even if SI/O direction is S_{out} .

3. HM53462 writes if $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{CAS}}$ or becomes low between the falling edge of $\overline{\text{CAS}}$ and the rising edge of $\overline{\text{RAS}}$.

Logic Operation Programming: This function programs a logic operation (Figure 1-11). The logic operation is available until re-programmed or reset. In logic operation mode, HM53462 performs read-modify-write internally when data is written into random port. The result of the logic operation between memory data and written data is put into the address from which the memory data is transferred.

In the logic operation programming cycle, the mask register, which differs from the temporary mask register, is also programmed. It is available until reprogrammed.




Figure 1-11. Logic Operation Programming

Notes: Notes on using HM53461/HM53462 are as follows:

- Dummy $\overline{\text{RAS}}$ Cycle. Devices should be initialized by 8 dummy $\overline{\text{RAS}}$ cycles (minimum) before access to random port. Refresh cycle can be inserted for initialization. It is recommended that the system be initialized by dummy $\overline{\text{RAS}}$ cycle in the automatic reset time of the processor.
- Bypass Capacitor. One bypass capacitor should be inserted between V_{CC} and V_{SS} to each device. The V_{CC} pin should be connected to the capacitor by the shortest path. A capacitor of several μF is suitable.
- Negative Voltage Input. Negative polarity input level to input pin or I/O pin should be under -1V . In this range, it has no effect on device characteristics or RAM/SAM data retention.
- Initialization of logic operation mode (HM53462). The logic operation programming cycle should be executed before access to the random port to initialize logic operation mode after power on. At this point, the operation codes (0101) and all 1 write mask data are recommended.

1.2 Line Memory

Hitachi has produced a line memory for line buffers with simple circuits, providing specific functions as described below.

The line buffer can improve picture quality by storing 1 horizontal line data. It has following features.

- Capacity to store 1 horizontal line data
- High-speed operation matching the sampling speed of PAL TV signal (4 fsc/8 fsc) or NTSC TV signal (4 fsc/8 fsc).
- Separate data inputs/outputs and capability of serial data inputs and outputs.

The conventional line buffer composed of high speed static RAMs requires separate input/output for double buffer organization. It also requires interleaving for high speed operation, matching 4 fsc/8 fsc, where fsc is the subcarrier frequency. In addition, external circuits are needed for serial address scan.

Application

The line memory provides all of these functions. Figure 1-12 shows the standard organization of a conventional memory buffer and Figure 1-13 shows the block diagram of line memory.




Figure 1-12. Standard Organization of Conventional Line Buffer




Figure 1-13. Block Diagram of Line Memory

The Hitachi HM63021 is a 2048-word x 8-bit line memory storing 2 horizontal lines of data.

It has five different modes for various video graphic system applications. It realizes high speed operations for PAL and NTSC TV signals, and dissipates little power employing 1.3 μm CMOS technology and static-type memory cells.

The features of the HM63021 are described as follows:

- Five modes for various video graphic system applications
 - Delay line mode
 - Alternate 1H/2H delay mode
 - TBC (Time-Base Corrector) mode
 - Double speed conversion mode
 - Time-base compression/expansion mode
- High speed cycle time
 - HM63021-34: 34 ns min (corresponds to 8 fsc of NTSC TV signal)
 - HM63021-28: 28 ns min (corresponds to 8 fsc of PAL TV signal).

Line memory in the system using digital signal processing technologies offers following applications:

1. comb filter
2. double-speed conversion (non-interface)
3. compression/expansion of graphics (picture-in-picture)
4. dropout canceller
5. time-base corrector
6. noise reducer

2. DYNAMIC RAM

2.1 Dynamic RAM Memory Cell

The dynamic RAM memory cell consists of 1 MOS transistor and 1 capacitor, as shown in Figure 2-1. It detects the data in the cell (1 or 0) by the charge stored in capacitor. Dynamic RAM offers higher density than that of static RAM because of fewer components per chip.

However, Dynamic RAM must rewrite data, called refresh, in a defined cycle because the charge stored in the capacitor leaks.




Figure 2-1. Memory Cell of Dynamic RAM

2.2 Power On Procedure

After turning on power, to set the internal memory circuitry, hold for more than 100 μ s, then apply eight or more dummy cycles before operation. The dummy cycle may be either a

normal read/write cycle or a refresh cycle. When using an internal refresh counter, eight or more CAS before RAS refresh cycles are required as dummy cycles.

2.3 Address Multiplexing

Dynamic RAMs are used to increase capacity because of their smaller cell area. In using dynamic RAMs in systems, however, it is desirable to increase the memory density by using smaller packages. To reduce the number of pins and the package size, address multiplexing is used.

Using a 1-Mbit dynamic RAM, 20-address signals are necessary to select one of 1,048,576 memory cells. Address multiplexing allows address signals to be applied to each address pin. Thus only 10-address input pins are required to select one of 1,048,576 addresses. Multiplexed address inputs are latched as follows: $\overline{\text{RAS}}$ (Row Address Strobe) selects one of word lines according to the row address signal, and one of column decoders is selected by $\overline{\text{CAS}}$ (column address strobe) following column address signal. Although two extra signals, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, are required, the number of address pins is reduced to half. Figure 2-2 shows the pin arrangement, address latch waveform, and the block diagram of address-multiplexed 1-Mbit dynamic RAM. Systems need an address multiplexer in order to latch the multiplexed address signals into the device.




Figure 2-2. Address Multiplexing of Dynamic RAMs

2.4 Dynamic RAM Function




Figure 2-3. Normal Function of Dynamic RAM

Read Cycle: In the read cycle, a row address is latched at the falling edge of \overline{RAS} , and a column address is latched at the falling edge of \overline{CAS} after the \overline{RAS} falling edge. If \overline{WE} is high, the data is read out from D_{out} with the access time of t_{CAC} (Access time from \overline{CAS}) or t_{RAC} (Access time from \overline{RAS}).

The t_{RCD} maximum (\overline{RAS} to \overline{CAS} delay time) is specified only to guarantee the specified minimum values of other timings such as the cycle time, $\overline{RAS}/\overline{CAS}$ pulse width. Therefore, when using these timings with more than the specified minimum value, there is no need to limit the t_{RCD} to the specified maximum value.

Write Cycle: Dynamic RAM provides two write cycle modes: early write cycle and delayed write cycle. In the early write cycle, when \overline{WE} is low, data is written into D_{in} at the falling edge of \overline{CAS} . In delayed write cycle, when \overline{WE} is high, data is written into D_{in} at the falling edge of \overline{WE} after \overline{CAS} falling.

Read-Modify-Write Cycle: The read-modify-write cycle is initiated by taking \overline{WE} high. Data is read out from D_{out} at the falling edge of \overline{CAS} with \overline{WE} high. Then, when \overline{WE} goes low, data is written into the same address from D_{in} in the same cycle.

The cycle time in the read-modify-write mode (t_{RWC}) is longer than the cycle time in read/write mode (t_{RC}).

2.5 High Speed Access Mode

Dynamic RAM access time is typically longer than that of static RAMs. To realize higher speed operation, they have high speed access modes.

The read operation in dynamic RAM is performed as follows:

When a word line is selected by row address, all data in the memory cells connected to the selected word line is transferred to sense amplifiers. One of these sense amplifiers is selected by the column address, and its contents are output.

The output of data from other sense amplifiers is controlled only by the column address.

Access controlled only by column address with the row address fixed is called high speed access mode. Table 2-1 compares each mode.

Page Mode: This is the most typical access mode in dynamic RAM. The column address is switched synchronized with CAS falling.

Nibble Mode: In a nibble mode dynamic RAM, data from 4 sequential addresses is stored in the 4-bit output latch circuits. Output is provided by the $\overline{\text{CAS}}$ signal, which controls the latch circuits.

When 4 addresses are accessed sequentially, the row addresses on and after second bit need not be selected. Therefore, it facilitates the timing design. In nibble mode, the operation is limited to 4 addresses, however, it enables faster access (t_{NAC}) than that in page mode.

Static Column Mode: In static column mode, the column address is switched without the synchronized signal by high-speed static RAM technology in the peripheral circuits.

High Speed Page Mode: This mode is the advanced mode of static column mode, with $\overline{\text{CAS}}$ providing the address latch function.

• Table 2-1. Comparison of Dynamic RAM High Speed Access Modes

<p>Normal Mode</p>	<p>The diagram shows RAS and CAS signals. The Address bus has a Row Address (R) and a Column Address (C). The Dout bus shows the data output corresponding to the selected row and column.</p>	<p>R: Row Address C: Column Address</p> <p>0140-38</p>
<p>Page Mode</p>	<p>The diagram shows RAS and CAS signals. The Address bus has a Row Address (R) and multiple Column Addresses (C). The Dout bus shows sequential data outputs labeled 1 and 2.</p>	<p>0140-39</p>
<p>Nibble Mode</p>	<p>The diagram shows RAS and CAS signals. The Address bus has a Row Address (R) and multiple Column Addresses (C). The Dout bus shows sequential data outputs labeled 1, 2, 3, and 4.</p>	<p>0140-40</p>
<p>Static Column Mode</p>	<p>The diagram shows RAS and CS signals. The Address bus has a Row Address (R) and multiple Column Addresses (C). The Dout bus shows sequential data outputs labeled 1, 2, 3, 4, and n.</p>	<p>0140-41</p>
<p>High-Speed Page Mode</p>	<p>The diagram shows RAS and CAS signals. The Address bus has a Row Address (R) and multiple Column Addresses (C). The Dout bus shows sequential data outputs labeled 1, 2, 3, 4, and n.</p>	<p>0140-42</p>

Application

2.6 Refresh

Refresh operation is performed by accessing every word line within the specified time (refresh cycle). Table 2-2 compares the following refresh modes in dynamic RAM.

$\overline{\text{RAS}}$ Only Refresh: In $\overline{\text{RAS}}$ only refresh mode, refresh can be completed by selecting only row addresses synchronized with $\overline{\text{RAS}}$.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh: This mode refreshes by the $\overline{\text{CAS}}$ falling edge before $\overline{\text{RAS}}$ in the period defined by the internal refresh address generator. This mode simplifies the external address multiplexer.

Hidden Refresh: In hidden refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is performed while output data is valid.

• Table 2-2. Comparison of Dynamic RAM Refresh Modes

Read		0140-43
$\overline{\text{RAS}}$ Only Refresh		0140-44
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh		0140-45
Hidden Refresh		0140-46

Don't care
0140-47



3. INSTRUCTIONS FOR USING MEMORY DEVICES

3.1 Prevention of Electrostatic Discharge

As semiconductor memory designs are based on a very fine pattern, they can be subject to malfunction or defects caused by static electricity. Though the built-in protection circuits assure unaffected reliability in normal use, devices should be handled according to the following instructions.

1. In transporting and storing memory devices, put them in conductive magazine or put all pins of each device into a conductive mat so that they are kept at the same potential. Manufacturers should give enough consideration to packing when shipping their products.
2. When devices touch a human body in mounting or inspection, the handler must be grounded. Do not forget to insert a resistor (1 M Ω approx. is desirable) in series to protect the handles from electrical shock.
3. Keep the relative ambient humidity at about 50% in process.
4. For working clothes, cotton is preferable to synthetic fabrics.
5. Use a soldering iron operating at low voltage (12V or 24V, if possible) with its tip grounded.
6. In transporting the board with memory devices mounted on it, cover it with conductive sheets.
7. Use conductive sheets of high resistance to protect devices from electrostatic discharge. For, if dropped onto conductive materials like a metal sheet, devices may deteriorate or even breakdown owing to sudden discharge of the charge stored on the surface.
8. Never set the system to which memory devices are applied near anything that generates high voltage (e.g., CRT Anode electrode, etc.).

3.2 Using CMOS Memories

As shown in Figure 3-1, the input of a CMOS memory is connected to the gate of an inverter consisting of PMOS




Figure 3-1. CMOS Inverter

and NMOS transistors. Figure 3-2 shows the relationship between the input voltage and current in this inverter. The top and bottom transistors turn ON and make current flow when the input voltage becomes intermediate level. Therefore, it is necessary to keep the input voltage below 0.2V or above $V_{CC} - 0.2V$ in order to minimize power consumption. The data sheet specifies the stand-by current for both the cases of input level with minimum V_{IH} and maximum V_{IL} , and that with 0.2V or $V_{CC} - 0.2V$, and the difference in value is remarkably great. Some memory devices are designed to cut off such current flow in standby mode by the control of input signals, but it depends on device type. This should be confirmed in data sheets for each device type.




Figure 3-2. Relationship between Input Voltage and Current in CMOS Inverter

Another problem particular to CMOS devices is latch-up. Figure 3-3 shows the cross section of a CMOS inverter and the structure of a parasitic bipolar transistor. The equivalent circuit of the parasitic thyristor is shown in Figure 3-4. When positive DC current or pulse noise is applied (Figure 3-4 (a)), TR3 is turned on owing to the bias voltage generated between base and emitter. And trigger current flows into GND through R_p , the base resistance of TR2. As a result, TR2 becomes conductive and current flows from power supply (V_{CC}) through the base resistance of TR1 (R_N), which puts TR1 into conduction, too. Then, as the base of TR2 is rebiased by collector current from TR1, the closed loop consisting of TR1 and TR2 reacts. Thus current flows constantly between power supply (V_{CC}) and GND even without trigger current caused by outside noise.

Latch-up can be caused by a negative pulse, too (Figure 3-4 (bb)). Most of semiconductor memory manufacturers are trying to improve latch-up immunity of their products. Hitachi provides enough guard band by applying diffusion layer around inputs and outputs, taking care not to connect input to p^+ diffusion layer. Input voltage for 64K-bit static RAM HM6264A, for example, is specified as follows:

$$\begin{aligned} V_{IH} & \text{ max } 6.0V \text{ (not depending on } V_{CC}) \\ V_{IL} & \text{ min } 3.0V \text{ (pulse width = 50 ns)} \\ & -0.3V \text{ (DC level)} \end{aligned}$$

Thus almost no consideration for latch-up is required in system design.




Figure 3-3. Cross Section Structure of CMOS Inverter




Figure 3-4. Equivalent Circuit of Parasitic Thyristor

3.3 Noise Prevention

Noise in semiconductor memories is roughly classified into input signal noise and power supply noise.

3.3.1 Input Signal Noise

Input signal noise is caused by overshoot and undershoot. If either of them is out of recommended DC operating conditions, normal operation is hindered, and voltage over absolute maximum rating will break the device. In operating high speed systems, special care is required to prevent input signal noise.

The noise can be prevented by inserting a serial resistance of less than 50Ω into each input or a terminating resistance into the input line. Actually, however, input signal noise can be simply reduced by a stable power supply line, because it is often caused by unstable reference voltage (GND level).

3.3.2 Power Supply Noise

The power source noise can be classed as low-frequency noise and high-frequency noise as shown in Figure 3-5. To assure stable memory operation, the peak-to-peak power supply voltage in the presence of low-or high-frequency noise should be held below 10 percent of its standard level.

Devices like dynamic RAMs, which operate from clock signals, or high speed CMOS static RAMs, through which current flows during transition of signals, consume high peak




Figure 3-5. Power Source Noise

current. When a power supply does not have enough capacity for the peak current, voltage drops. And if the recovery rate of the power supply synchronizes with its time constant, it may start oscillating. To reduce the influence of the peak current, a bypass capacitor of 0.1 – 0.01 μF should be inserted near the device. The following points must be considered in designing pattern of the board:

- For bypass capacitors, use titanium, ceramic, or tantalum capacitors which have better high-frequency characteristics.
- Bypass capacitors must be applied as near to the power supply pin of memory devices as possible, and inductance in the path from VCC pin to VSS pin through the bypass capacitor must be as little as possible.

- The line connected to the power supply on the board should be as wide as possible.

- It is preferable for the power supply line to be at right angles to devices selected at the same time, lest too much peak current should flow through one power supply line at a time.




Figure 3-6. Examples of Power Supply Board Pattern

3.4 Address Input Waveform of HI-BICMOS Memory

Data stored in memory might be destructed in case that Address Input of the HM6716, HM6719, HM6787, HM6788 and HM6789 series becomes floating and sticks at and around threshold voltage. (e.g., CPU does Address Bus to off state in Figure 1.) Consequently, the following three methods are recommended so as to preserve malfunction of memory device.

- A: Insert latch as shown in Figure 3-7 lest Address Input should become floating.
- B: Put \overline{CS} into High while Address Input becomes floating. (Dotted line in Figure 3-8)
- C: Insert Pull-up Resistor (R) to hold time constant of Rising Edge waveform of Address Input pin ($t_r = R \times C$) below 150 ns.

Stable operation can be assured if you have already adopted the above three methods (A, B, C), while if you have any problem, please contact our sales offices.




Figure 3-7




Figure 3-8



Section 2

MOS Dynamic RAM



HM514256A/AL Series

262,144-Word x 4-Bit CMOS Dynamic RAM

DESCRIPTION



The Hitachi HM514256A/AL is a CMOS dynamic RAM organized 262,144-word x 4-bit. HM514256A/AL has realized higher density, higher performance and various functions by employing 1.3 μm CMOS technology and some new CMOS circuit design technologies. The HM514256A/AL offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514256A/AL to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
 - Standby 11 mW (max), 1.7 mW (max) (L Version)
 - Active 495 mW/440 mW/363 mW/302.5 mW/258.5 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycles (8 ms), (64 ms) (L Version)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh

PIN OUT



PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
I/O ₁ -I/O ₄	Data Input/Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground



■ ORDERING INFORMATION

Part No.	Access Time	Package	Part No.	Access Time	Package
HM514256AP-6	60 ns	300-mil 20-pin Plastic DIP (DP-20NA)	HM514256ALP-6	60 ns	300-mil 20-pin Plastic DIP (DP-20NA)
HM514256AP-7	70 ns		HM514256ALP-7	70 ns	
HM514256AP-8	80 ns		HM514256ALP-8	80 ns	
HM514256AP-10	100 ns		HM514256ALP-10	100 ns	
HM514256AP-12	120 ns		HM514256ALP-12	120 ns	
HM514256AJP-6	60 ns	300-mil 20-pin Plastic SOJ (CP-20D)	HM514256ALJP-6	60 ns	300-mil 20-pin Plastic SOJ (CP-20D)
HM514256AJP-7	70 ns		HM514256ALJP-7	70 ns	
HM514256AJP-8	80 ns		HM514256ALJP-8	80 ns	
HM514256AJP-10	100 ns		HM514256ALJP-10	100 ns	
HM514256AJP-12	120 ns		HM514256ALJP-12	120 ns	
HM514256AZP-6	60 ns	400-mil 20-pin Plastic ZIP (ZP-20)	HM514256ALZP-6	60 ns	400-mil 20-pin Plastic ZIP (ZP-20)
HM514256AZP-7	70 ns		HM514256ALZP-7	70 ns	
HM514256AZP-8	80 ns		HM514256ALZP-8	80 ns	
HM514256AZP-10	100 ns		HM514256ALZP-10	100 ns	
HM514256AZP-12	120 ns		HM514256ALZP-12	120 ns	

■ BLOCK DIAGRAM



0136-4



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55° to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Item	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V_{SS}	0	0	0	V		
	V_{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1	
Input Low Voltage	I/O Pin	V_{IL}	-1.0	—	0.8	V	1
	Others	V_{IL}	-2.0	—	0.8	V	1

Note: 1. All voltage reference to V_{SS} .

• DC Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Item	Symbol	HM514256										Unit	Test Conditions	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	66	—	55	—	47	mA	\overline{RAS} , \overline{CAS} Cycling, $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	—	2	mA	\overline{RAS} , $\overline{CAS} = V_{IH}$ $D_{out} = \text{High-Z}$ TTL Interface	
		—	1	—	1	—	1	—	1	—	1	mA	\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$ CMOS Interface	
		—	300	—	300	—	300	—	300	—	300	μA	$D_{out} = \text{High-Z}$ CMOS Interface L-Version	
\overline{RAS} Only Refresh Current	I_{CC3}	—	90	—	80	—	66	—	55	—	47	mA	$t_{RC} = \text{Min}$	2
Battery Backup Current (Only for L-Version)	I_{CC4}	—	300	—	300	—	300	—	300	—	300	μA	$t_{RC} = 125 \mu s$ \overline{CAS} Before \overline{RAS} Cycling	4
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	80	—	70	—	66	—	55	—	47	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	80	—	70	—	55	—	55	—	47	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	



• DC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V) (continued)

Item	Symbol	HM514256										Unit	Test Conditions	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} (max) is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.
 4. t_{RAS} = t_{AS} (min) to 1 μs.
 Input Voltage: I/O Pins: V_{IH} ≥ V_{CC} - 0.2V, V_{IL} ≤ 0.2V or High-Z
 The Other Pins: V_{IH} ≥ V_{CC} - 0.2V, or V_{IL} ≤ 0.2V

• Capacitance (T_A = 25°C, V_{CC} ±10%)

Item	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address	C _{I1}	—	5	pF	1
	Clock	C _{I2}	—	7	pF	1
Input/Output Capacitance	Data Input/Data Output	C _{I/O}	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable D_{out}.

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)¹⁴

Test Conditions

- Input Rise and Fall Times 5 ns
 Input Timing Reference Levels 0.8V, 2.4V
 Output Load 2 TTL Gate + C_L (100 pF)
 (Including Scope and Jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t _{RP}	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Delay Time	t _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	10	—	ns	



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters) (continued)

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	20	—	25	—	30	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Delay Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_{T}	3	50	3	50	3	50	3	50	3	50	ns	1, 7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	
Refresh Period (Only for L-Version)	t_{REF}	—	64	—	64	—	64	—	64	—	64	ms	

Read Cycle

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	—	25	—	30	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	—	20	—	20	—	20	—	25	—	30	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	—	20	—	20	—	20	—	25	—	30	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	20	—	25	—	30	—	ns	

Write Cycle

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold time	t_{DH}	15	—	15	—	15	—	20	—	25	—	ns	11



Read-Modify-Write Cycle

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	170	—	180	—	220	—	255	—	295	—	ns	
RAS to WE Delay Time	t _{RWD}	85	—	95	—	110	—	135	—	160	—	ns	10
CAS to WE Delay Time	t _{CWD}	45	—	45	—	55	—	60	—	70	—	ns	10
Column Address to WE Delay Time	t _{AWD}	55	—	60	—	70	—	80	—	95	—	ns	10
OE Hold Time from WE	t _{OEH}	20	—	20	—	25	—	25	—	30	—	ns	

Refresh Cycle

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Item	Symbol	HM514256										Unit	Note
		A/AL-6		A/AL-7		A/AL-8		A/AL-10		A/AL-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	1000000	—	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	40	—	45	—	50	—	50	—	60	ns	13
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	
Fast Page Mode Read-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	115	—	135	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. Transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .




10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
12. t_{RASC} is determined by $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} , t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If the internal refresh counter is used, eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



• Delayed Write Cycle




• Read-Modify-Write Cycle



0136-8


• RAS Only Refresh Cycle




0136-9




• CAS Before RAS Refresh Cycle



• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle



0136-12


• Fast Page Delayed Write Cycle




0136-13




• Fast Page Mode Read-Modify-Write Cycle




**Supply Current (Active)
vs. Supply Voltage**




**Supply Current (Active)
vs. Ambient Temperature**




**Supply Current (Active)
vs. Frequency**




**Supply Current (Standby)
vs. Supply Voltage**









**Supply Current (Standby)
vs. Supply Voltage**



**Supply Current (Standby)
vs. Ambient Temperature**





HM514258A Series

262,144-Word X 4-Bit CMOS Dynamic RAM

DESCRIPTION

The Hitachi HM514258A is a CMOS dynamic RAM organized 262144-word x 4-bit. HM514258A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS technology and some new CMOS circuit design technologies. The HM514258A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM514258A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.



FEATURES

- Single 5V (±10%)
- High Speed
Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
Standby11 mW (max)
Active495 mW/440 mW/413 mW/358 mW/303 mW (max)
- Static Column Mode Capability
- 512 Refresh Cycles(8 ms)
- 2 Variations of Refresh
RAS Only Refresh
CS Before RAS Refresh

ORDERING INFORMATION

Part No.	Access Time	Package
HM514258AP-6	60 ns	300 mil 20-pin Plastic DIP (DP-20NA)
HM514258AP-7	70 ns	
HM514258AP-8	80 ns	
HM514258AP-10	100 ns	
HM514258AP-12	120 ns	
HM514258AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514258AJP-7	70 ns	
HM514258AJP-8	80 ns	
HM514258AJP-10	100 ns	
HM514258AJP-12	120 ns	
HM514258AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514258AZP-7	70 ns	
HM514258AZP-8	80 ns	
HM514258AZP-10	100 ns	
HM514258AZP-12	120 ns	

PIN OUT




PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
I/O ₀ -I/O ₄	Data Input/Data Output
RAS	Row Address Strobe
CS	Chip Select
WE	Write Enable
OE	Output Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V_{SS}	0	0	0	V		
	V_{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1	
Input Low Voltage	I/O Pin	V_{IL}	- 1.0	—	0.8	V	1
	Others	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to + 70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	75	—	65	—	55	mA	\overline{RAS} , \overline{CS} Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface \overline{RAS} , $\overline{CS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	—	1	—	1	mA	CMOS Interface, \overline{RAS} , $\overline{CS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	90	—	80	—	75	—	65	—	55	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, $\overline{CS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CS} Before \overline{RAS} Refresh Current	I_{CC6}	—	80	—	70	—	65	—	55	—	45	mA	$t_{RC} = \text{Min}$	
Static Column Mode Current	I_{CC9}	—	80	—	70	—	65	—	55	—	45	mA	$t_{SC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CS} = V_{IH}$.



HM514258A Series

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Input/Output Capacitance (Data Input, Data Output)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CS} = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{17, 18}

Test Conditions

Input Rise and Fall Times: 5 ns
 Input timing reference levels: 0.8V, 2.4V
 Output load: 2 TTL Gate + C_L (100 pF)
 (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
\overline{RAS} Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
\overline{CS} Pulse Width	t_{SP}	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASW}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{AHW}	15	—	15	—	20	—	25	—	25	—	ns	
\overline{RAS} to \overline{CS} Delay Time	t_{RCD}	20	40	20	50	22	55	25	70	25	90	ns	8
\overline{RAS} Hold Time	t_{RSL}	20	—	20	—	25	—	30	—	30	—	ns	
\overline{CS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
\overline{CS} to \overline{RAS} Precharge Time	t_{SRS}	10	—	10	—	10	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	20	—	20	—	20	—	25	—	30	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	0	—	ns	
\overline{CS} Delay Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	ns	1, 7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from \overline{CS}	t_{ACS}	—	20	—	20	—	25	—	30	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	50	—	55	ns	3, 5, 14
Access Time from \overline{OE}	t_{OAC}	—	20	—	20	—	25	—	25	—	30	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CS}	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	



Read Cycle (continued)

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{RAS}}$ to Column Address Hold Time	t_{AHR}	15	—	15	—	15	—	15	—	15	—	ns	16
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	50	20	65	ns	9
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	50	—	55	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t_{AR}	60	—	70	—	80	—	100	—	120	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	—	20	—	20	—	20	—	25	—	30	ns	6
Output Hold Time from Address	t_{AOH}	5	—	5	—	5	—	5	—	5	—	ns	
$\overline{\text{CS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	20	—	25	—	30	—	ns	
$\overline{\text{CS}}$ Hold Time from $\overline{\text{OE}}$	t_{OCH}	20	—	20	—	25	—	25	—	30	—	ns	
$\overline{\text{OE}}$ Hold Time from $\overline{\text{RAS}}$	t_{ROH}	60	—	70	—	80	—	100	—	120	—	ns	
$\overline{\text{OE}}$ Hold Time from $\overline{\text{CS}}$	t_{COH}	20	—	20	—	25	—	25	—	30	—	ns	
$\overline{\text{OE}}$ Pulse Width	t_{OEP}	20	—	20	—	25	—	25	—	30	—	ns	

Write Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	25	—	25	—	ns	
Write Command Hold Time to $\overline{\text{RAS}}$	t_{WCR}	55	—	65	—	75	—	95	—	115	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
D_{in} Setup Time	t_{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
D_{in} Hold Time	t_{DH}	15	—	15	—	20	—	25	—	25	—	ns	11
D_{in} Hold Time to $\overline{\text{RAS}}$	t_{DHR}	55	—	65	—	75	—	95	—	115	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t_{AWR}	55	—	65	—	75	—	95	—	115	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	170	—	180	—	220	—	255	—	295	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	85	—	93	—	110	—	135	—	160	—	ns	10
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	45	—	45	—	55	—	65	—	70	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	55	—	60	—	70	—	85	—	95	—	ns	10

Refresh Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CS}}$ Setup Time ($\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CS}}$ Hold Time ($\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CS}}$ Hold Time	t_{ZRH}	10	—	10	—	10	—	10	—	10	—	ns	



Static Column Mode Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Static Column Mode Cycle Time	t_{SC}	35	—	40	—	45	—	55	—	60	—	ns	
Static Column Mode \overline{RAS} Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	
\overline{RAS} to Second \overline{WE} Delay Time	t_{RSWD}	70	—	80	—	90	—	110	—	135	—	ns	
Static Column Mode \overline{CS} Precharge Time	t_{SI}	10	—	10	—	10	—	10	—	15	—	ns	
Static Column Mode \overline{WE} Precharge Time	t_{WI}	10	—	10	—	10	—	10	—	15	—	ns	


Static Column Mode Read-Modify-Write Cycle and Mixed Cycle

Parameter	Symbol	HM514258A -6		HM514258A -7		HM514258A -8		HM514258A -10		HM514258A -12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Static Column Mode Cycle Time on Read-Modify-Write	t_{SRW}	90	—	100	—	120	—	140	—	160	—	ns	12
Access Time from First \overline{WE}	t_{ALW}	—	65	—	75	—	85	—	100	—	115	ns	3, 13
Last \overline{WE} to Column Address Delay Time	t_{LWAD}	20	35	20	40	25	45	25	50	30	60	ns	15
Last \overline{WE} to Column Address Hold Time	t_{AHLW}	65	—	75	—	85	—	100	—	115	—	ns	


- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - Transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{ACS} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWd} , t_{CWD} and t_{AWd} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWd} \geq t_{RWd}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWd} \geq t_{AWd}(\min)$ the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 - $t_{SRW}(\min) = t_{AWd}(\min) + t_{LWAD}(\max) + t_T$
 - Assumes that $t_{LWAD} \leq t_{LWAD}(\max)$. If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} exceeds the value shown.
 - Assumes that $t_{LWAD} \geq t_{LWAD}(\max)$.
 - Operation with the $t_{LWAD}(\max)$ limit insures that $t_{ALW}(\max)$ can be met, $t_{LWAD}(\max)$ is specified as a reference point only, if t_{LWAD} is greater than the specified $t_{LWAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{AHR} is defined as the time at which the column address hold is set.
 - An initial pause of 100 μ s is required after power-up followed by eight or more initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} only refresh). If internal refresh counter is used, eight or more \overline{CS} before \overline{RAS} refresh cycles are required.
 - In delayed write or read-modify-write cycles, \overline{OE} must disable output buffers prior to applying data to the device.

■ TIMING WAVEFORMS


• Read Cycle



• Early Write Cycle




• Delayed Write Cycle



0114-7


• Read-Modify-Write Cycle




0114-8




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Static Column Mode Read Cycle




• Static Column Mode Write Cycle (1)



0114-12


• Static Column Mode Write Cycle (2)




0114-13




• Static Column Mode Read-Modify-Write Cycle




Supply Current (Active) vs Supply Voltage




Supply Current (Active) vs Ambient Temperature




Supply Current (Active) vs Frequency




Supply Current (Standby) vs Supply Voltage



Supply Current (Standby) vs Supply Voltage




Supply Current (Standby) vs Ambient Temperature




0114-15




RAS Access Time vs Supply Voltage




RAS Access Time vs Ambient Temperature




CS Access Time vs Supply Voltage




CS Access Time vs Ambient Temperature



Address Access Time vs Supply Voltage



Address Access Time vs Ambient Temperature



0114-16



HM514266 Series

262,144-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514266A is a CMOS dynamic RAM organized 262,144-word x 4-bit. HM514266A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies. The HM514266A offers Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM514266A to be packaged in standard 20-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/363 mW/303 mW/259 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycles (8 ms)
- 2 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - CAS Before $\overline{\text{RAS}}$ Refresh
- Write per Bit Capability

ORDERING INFORMATION

Part No.	Access Time	Package
HM514266AP-6	60 ns	300 mil 20-pin Plastic DIP (DP-20NA)
HM514266AP-7	70 ns	
HM514266AP-8	80 ns	
HM514266AP-10	100 ns	
HM514266AP-12	120 ns	
HM514266AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514266AJP-7	70 ns	
HM514266AJP-8	80 ns	
HM514266AJP-10	100 ns	
HM514266AJP-12	120 ns	
HM514266AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514266AZP-7	70 ns	
HM514266AZP-8	80 ns	
HM514266AZP-10	100 ns	
HM514266AZP-12	120 ns	






PIN DESCRIPTION


Pin Name	Function
A_0-A_8	Address Input
A_0-A_8	Refresh Address Input
$W_1/IO_1 - W_1/IO_4$	Write Select/ Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
CAS	Column Address Strobe
$\overline{\text{WB}}/\overline{\text{WE}}$	Write Per Bit/Write Enable
$\overline{\text{OE}}$	Output Enable
V_{CC}	Power Supply (+ 5.0V)
V_{SS}	Ground



■ PIN OUT



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	- 1.0	—	0.8	V	1
	(Others)	V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	66	—	55	—	47	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	66	—	55	—	47	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	80	—	70	—	66	—	55	—	47	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	80	—	70	—	55	—	55	—	47	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $CAS = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
\overline{RAS} Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
\overline{RAS} Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	20	—	20	—	20	—	25	—	30	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	0	—	ns	
\overline{CAS} Delay Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Access Time from \overline{OE}	t_{OAC}	—	20	—	20	—	25	—	25	—	30	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	20	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	—	20	—	20	—	20	—	25	—	30	ns	6
Output Buffer Turn-off to \overline{OE}	t_{OFF2}	—	20	—	20	—	20	—	25	—	30	ns	6
\overline{CAS} to D_{in} Delay Time	t_{CDD}	20	—	20	—	20	—	25	—	30	—	ns	



Write Cycle

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	tRWL	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	tCWL	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	20	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	170	—	180	—	220	—	255	—	295	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	tRWD	85	—	95	—	110	—	135	—	160	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tCWD	45	—	45	—	55	—	60	—	70	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	tAWD	55	—	60	—	70	—	80	—	95	—	ns	10
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	tOEH	20	—	20	—	25	—	25	—	30	—	ns	

Refresh Cycle

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCSR	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCHR	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	tRPC	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	tCP	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	tRASC	—	100000	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	tACP	—	40	—	45	—	50	—	50	—	60	ns	13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	tRHCP	40	—	45	—	50	—	50	—	60	—	ns	
Fast Page Mode Read-Write Cycle Time	tPCM	95	—	100	—	110	—	115	—	135	—	ns	

Write Per Bit(15, 16)

Parameter	Symbol	514266A-6		514266A-7		514266A-8		514266A-10		514266A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write per Bit Setup Time	tWBS	0	—	0	—	0	—	0	—	0	—	ns	
Write per Bit Hold Time	tWBH	10	—	10	—	12	—	15	—	15	—	ns	
Write per Bit Selection Setup time	tWDS	0	—	0	—	0	—	0	—	0	—	ns	
Write per Bit Selection Hold Time	tWDH	10	—	10	—	12	—	15	—	15	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WB}}/\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.
 15. When using the write-per-bit capability, $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls.
 16. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the $\overline{\text{RAS}}$ negative transition.



■ TIMING WAVEFORMS


• Read Cycle




0118-5




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



• Fast Page Mode Read-Modify-Write Cycle



0118-13

HM511000A Series HM511000AL Series

1048576-Word x 1-Bit CMOS Dynamic RAM

DESCRIPTION

The Hitachi HM511000A/AL series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000A/AL has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies.



The HM511000A/AL offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000A/AL to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

FEATURES

- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
Active Mode 495 mW/440 mW/385 mW/330 mW/275 mW (max)
Standby Mode 11 mW (max)
- Single 5V Supply ($\pm 10\%$)
- Fast Page Mode Capability
- 512 Refresh Cycles (8 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh

PIN OUT



PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
TF ¹	Test Function
V _{CC}	Power (+ 5V)
V _{SS}	Ground

Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.




■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511000AP-6	60 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511000AP-7	70 ns	
HM511000AP-8	80 ns	
HM511000AP-10	100 ns	
HM511000AP-12	120 ns	
HM511000AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511000AJP-7	70 ns	
HM511000AJP-8	80 ns	
HM511000AJP-10	100 ns	
HM511000AJP-12	120 ns	
HM511000AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM511000AZP-7	70 ns	
HM511000AZP-8	80 ns	
HM511000AZP-10	100 ns	
HM511000AZP-12	120 ns	

Part No.	Access Time	Package
HM511000ALP-6	60 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511000ALP-7	70 ns	
HM511000ALP-8	80 ns	
HM511000ALP-10	100 ns	
HM511000ALP-12	120 ns	
HM511000ALJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511000ALJP-7	70 ns	
HM511000ALJP-8	80 ns	
HM511000ALJP-10	100 ns	
HM511000ALJP-12	120 ns	
HM511000ALZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM511000ALZP-7	70 ns	
HM511000ALZP-8	80 ns	
HM511000ALZP-10	100 ns	
HM511000ALZP-12	120 ns	

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.4	—	6.5	V
Input Low Voltage	V _{IL}	- 2.0	—	0.8	V

Note: All voltages referenced to V_{SS}.

• DC Electrical Characteristics (V_{CC} = 5V ± 10%, V_{SS} = 0V, T_A = 0 to +70°C)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000 /A-8		HM511000 /A-10		HM511000 /A-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	—	60	—	50	mA	RAS, CAS Cycling, t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
		—	300	—	300	—	300	—	300	—	300	μA	CMOS Interface L-Version	
Refresh Current	I _{CC3}	—	90	—	80	—	60	—	50	—	45	mA	RAS Only Refresh, t _{RC} = Min	2
Battery Back Up Current (Only for L-Version)	I _{CC4}	—	300	—	300	—	300	—	300	—	300	μA	t _{RC} = 125 μs, CAS Before RAS Cycling	4
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
Refresh Current	I _{CC6}	—	80	—	70	—	60	—	50	—	40	mA	CAS Before RAS Refresh t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	80	—	70	—	50	—	50	—	40	mA	RAS = V _{IL} , CAS Cycling, t _{PC} = Min	1, 3



• **DC Electrical Characteristics** ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0$ to $+70^\circ C$) (continued)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000 /A-8		HM511000 /A-10		HM511000 /A-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Input Leakage	I_{L1}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$V_{in} = 0$ to $+7V$	
Output Leakage	I_{L0}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$V_{out} = 0$ to $+7V$, $D_{out} = \text{Disable}$	
Output Levels	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	$I_{out} = -5$ mA	
	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2$ mA	

Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once while $\overline{CAS} = V_{IH}$.
 4. $t_{RAS} = t_{RAS}(\text{min})$ to $1 \mu s$
 Input voltage: All pins: $V_{IH} \geq V_{CC} - 0.2V$ or $V_{IL} \leq 0.2V$.

• **Capacitance** ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ C$)

Parameter		Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data Input	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7	pF	1
Output Capacitance	Data Output	C_O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ C$, $V_{SS} = 0V$, $V_{CC} = 5V \pm 10\%$)

Test Conditions

Input rise and fall times: 5 ns
 Input timing reference levels: 0.8V, 2.4V (Including scope and jig)
 Output load: 2 TTL Gate + C_L (100 pF)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
RAS to \overline{CAS} Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
\overline{CAS} to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	
Refresh Period (Only for L-Version)	t_{REF}	—	64	—	64	—	64	—	64	—	64	ms	



Read Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	10
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6

Write Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t_{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t_{RWC}	145	—	155	—	190	—	220	—	255	—	ns	
RAS to $\overline{\text{WE}}$ Delay Time	t_{RWD}	60	—	70	—	80	—	100	—	120	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	20	—	20	—	25	—	25	—	30	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	30	—	35	—	40	—	45	—	55	—	ns	10

Refresh Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before RAS Refresh)	t_{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before RAS Refresh)	t_{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	0	—	0	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	55	—	65	—	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	40	—	45	—	50	—	50	—	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	

Fast Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	70	—	75	—	85	—	85	—	100	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. Transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 12. An initial pause of 100 μ s is required after power-up followed by eight or more initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} only refresh). If internal refresh counter is used, eight or more CAS before \overline{RAS} refresh cycles are required.
 13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycle.
 14. Access time is determined by the longer of t_{AA} , t_{CAC} or t_{ACP} .




■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle









• Fast Page Mode Write Cycle




• Fast Page Mode Read Modify Write Cycle







RAS Access Time vs Supply Voltage




RAS Access Time vs Ambient Temperature




CAS Access Time vs Supply Voltage




CS Access Time vs Ambient Temperature



Address Access Time vs Supply Voltage



Address Access Time vs Ambient Temperature



0115-15



HM511001A Series

1,048,576-Word x 1-Bit CMOS Dynamic RAM

DESCRIPTION

The Hitachi HM511001A series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511001A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies.





The HM511001A offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM511001A to be packaged in standard, 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

FEATURES

- High Speed
 - Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
 - Active495 mW/440 mW/385 mW/330 mW/275 mW
 - Standby11 mW
- Single 5V Supply ($\pm 10\%$)
- Nibble Mode Capability
- 512 Refresh Cycles(8 ms)
- 2 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

PIN OUT



PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
A ₉	Nibble Address Input
D _{in}	Data Input
D _{out}	Data Output
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Row Address Input
$\overline{\text{WE}}$	Read/Write Input
TF*1	Test Function
V _{CC}	Power (+ 5V)
V _{SS}	Ground

Note: *1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.




■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511001AP-6	60 ns	300 mil
HM511001AP-7	70 ns	18-pin
HM511001AP-8	80 ns	Plastic DIP
HM511001AP-10	100 ns	(DP-18C)
HM511001AP-12	120 ns	
HM511001AJP-6	60 ns	300 mil
HM511001AJP-7	70 ns	20-pin
HM511001AJP-8	80 ns	Plastic SOJ
HM511001AJP-10	100 ns	(CP-20D)
HM511001AJP-12	120 ns	

Part No.	Access Time	Package
HM511001AZP-6	60 ns	400 mil
HM511001AZP-7	70 ns	20-pin
HM511001AZP-8	80 ns	Plastic DIP
HM511001AZP-10	100 ns	(ZP-20)
HM511001AZP-12	120 ns	

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C



■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit
Supply	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.4	—	6.5	V
Input Low Voltage	V_{IL}	-2.0	—	0.8	V

Note: 1. All voltages referenced to V_{SS} .

• DC Characteristics ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_A = 0$ to $+70^\circ\text{C}$)

Parameter	Symbol	HM511001A										Unit	Test Condition	Note
		-6		-7		-8		-10		-12				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	—	60	—	50	mA	\overline{RAS} , \overline{CAS} Cycling, $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	—	2	mA	\overline{RAS} , $\overline{CAS} = V_{IH}$ TTL $D_{out} = \text{High-Z}$ Interface	
		—	1	—	1	—	1	—	1	—	1		\overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$ CMOS $D_{out} = \text{High-Z}$ Interface	
Refresh Current	I_{CC3}	—	90	—	80	—	70	—	60	—	50	mA	\overline{RAS} Only Refresh, $t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
Refresh Current	I_{CC6}	—	80	—	70	—	60	—	50	—	40	mA	\overline{CAS} Before \overline{RAS} Refresh, $t_{RC} = \text{Min}$	
Nibble Mode Current	I_{CC8}	—	70	—	70	—	50	—	50	—	40	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} Cycling, $t_{NC} = \text{Min}$	1, 3
Input Leakage	I_{LI}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$V_{IN} = 0$ to $+7V$	
Output Leakage	I_{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	$V_{in} = 0$ to $+7V$ $D_{out} = \text{Disabled}$	
Output Levels	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	$I_{out} = -5$ mA	
	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

• Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25^\circ\text{C}$)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data Input	C_{I1}	—	5	pF	1
	Clocks	C_{I2}	—	7	pF	1
Output Capacitance	Data Output	C_O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 10}

Test Conditions

Input Rise and Fall Times 5 ns Output Load 2 TTL Gate + C_L (100 pF)
 Input Timing Reference Levels 0.8V, 2.4V (Including Scope and Jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameter)

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	25	90	ns	7
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	20	65	ns	11
RAS Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
CAS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	ns	6
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CAS	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 4
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to CAS	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Delay	t_{OFF}	—	20	—	20	—	20	—	25	—	30	ns	5



Write Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	8
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WCP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WRWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to CAS Lead Time	t _{WCWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	9
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	20	—	25	—	ns	9

Read-Modify-Write Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	145	—	155	—	190	—	210	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	60	—	70	—	80	—	90	—	110	—	ns	8
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	20	—	20	—	25	—	25	—	30	—	ns	8
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	30	—	35	—	40	—	45	—	55	—	ns	8

Refresh Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	ns	

Nibble Mode Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Nibble Mode Access Time	t _{NAC}	—	20	—	20	—	25	—	25	—	30	ns	
Nibble Mode Cycle Time	t _{NC}	40	—	40	—	45	—	45	—	50	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Precharge Time	t _{NCP}	10	—	10	—	10	—	10	—	10	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Pulse Width	t _{NCA}	20	—	20	—	25	—	25	—	30	—	ns	
Nibble Mode $\overline{\text{RAS}}$ Hold Time	t _{NRSH}	20	—	20	—	25	—	25	—	30	—	ns	




Nibble Mode Read-Modify-Write Cycle

Parameter	Symbol	HM511001A										Unit	Note
		-6		-7		-8		-10		-12			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Nibble Mode Read-Modify-Write Cycle Time	t _{NRWC}	65	—	65	—	65	—	65	—	75	—	ns	
Nibble Mode Write Command $\overline{\text{CAS}}$ Lead Time	t _{NCWL}	20	—	20	—	20	—	20	—	25	—	ns	
Nibble Mode $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{NCWD}	20	—	20	—	20	—	20	—	25	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
 5. $t_{\text{OFF}}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 6. Transition times are measured between V_{IH} and V_{IL} .
 7. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 8. t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 10. An initial pause of 100 μs is required after power-up followed by eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If internal refresh counter is used, eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.
 11. If t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Nibble Mode Read Cycle




• Nibble Mode Write Cycle



0116-12


• Nibble Mode Read-Modify-Write Cycle




0116-13




Supply Current (Active) vs. Supply Voltage




Supply Current (Active) vs. Ambient Temperature




Supply Current (Active) vs. Frequency




Supply Current (Standby) vs. Supply Voltage




Supply Current (Standby) vs. Supply Voltage




Supply Current (Standby) vs. Ambient Temperature




RAS Access Time vs. Supply Voltage




RAS Access Time vs. Ambient Temperature



CAS Access Time vs. Supply Voltage



CAS Access Time vs. Ambient Temperature



0116-15



HM511002A Series

1,048,576-word x 1-bit CMOS Dynamic RAM

DESCRIPTION




The Hitachi HM511002A Series is a CMOS dynamic RAM organized 1,048,576-word x 1-bit. HM511002A has realized higher density, higher performance and various functions by employing 1.3 μm CMOS process technology and some new CMOS circuit design technologies. The HM511002A offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM511002A to be packaged in standard 18-pin plastic DIP, 20-pin plastic SOJ and 20-pin plastic ZIP.


FEATURES

- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power
Standby 11 mW
Active 495 mW/440 mW/385 mW/330 mW/275 mW
- Single 5V Supply ($\pm 10\%$)
- Static Column Mode Capability
- 512 Refresh Cycles (8 ms)
- 2 Variations of Refresh
R $\overline{\text{AS}}$ Only Refresh
C $\overline{\text{AS}}$ Before R $\overline{\text{AS}}$ Refresh

PIN OUT




HM511002AP Series



3DDP18C

(DP-18C)


HM511002AJP Series



3DDP20D

(CP-20D)

HM511002AZP Series



3DZP20

(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
D _{in}	Data Input
D _{out}	Data Output
R $\overline{\text{AS}}$	Row Address Strobe
C $\overline{\text{S}}$	Chip Select
WE	Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
TF*1	Test Function

Note: *1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than V_{CC} + 0.5V.




■ ORDERING INFORMATION

Part No.	Access Time	Package
HM511002AP-6	60 ns	300 mil 18-pin Plastic DIP (DP-18C)
HM511002AP-7	70 ns	
HM511002AP-8	80 ns	
HM511002AP-10	100 ns	
HM511002AP-12	120 ns	
HM511002AJP-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM511002AJP-7	70 ns	
HM511002AJP-8	80 ns	
HM511002AJP-10	100 ns	
HM511002AJP-12	120 ns	

Part No.	Access Time	Package
HM511002AZP-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM511002AZP-7	70 ns	
HM511002AZP-8	80 ns	
HM511002AZP-10	100 ns	
HM511002AZP-12	120 ns	

■ BLOCK DIAGRAM



0117-4



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Input High Voltage	V _{IH}	2.4	—	6.5	V	
Input Low Voltage	V _{IL}	- 2.0	—	0.8	V	

Note: 1. All voltages referenced to V_{SS}.

• DC Electrical Characteristics (V_{CC} = 5V ± 10%, V_{SS} = 0V, T_A = 0 to +70°C)

Parameter	Symbol	HM511002A -6		HM511002A -7		HM511002A -8		HM511002A -10		HM511002A -12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	—	60	—	50	mA	RAS, CS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	—	1	—	1		CMOS Interface RAS, CS ≥ V _{CC} - 0.2V D _{out} = High-Z	
Refresh Current	I _{CC3}	—	90	—	80	—	60	—	50	—	45	mA	RAS Only Refresh t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} , CS = V _{IL} , D _{out} = Enable	1
Refresh Current	I _{CC6}	—	80	—	70	—	60	—	50	—	40	mA	CS Before RAS Refresh, t _{RC} = Min	
Static Column Mode Current	I _{CC9}	—	80	—	70	—	60	—	50	—	40	mA	t _{SC} = Min	3
Input Leakage	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	V _{IN} = 0 to + 7V	
Output Leakage	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	V _{out} = 0 to + 7V, D _{out} = Disable	
Output Levels	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL}.
 3. Address can be changed once or less while CS = V_{IH}.

• Capacitance (V_{CC} = 5V ± 10% T_A = 25°C)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance	Address, Data Input	C _{I1}	—	5	pF
	Clocks	C _{I2}	—	7	pF
Output Capacitance	Data Output	C _O	—	7	pF

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 17}

Test Conditions

Input Rise and Fall Times 5 ns
 Input Timing Reference Levels 0.8V, 2.4V
 Output Load 2 TTL Gates + C_L (100 pF)
 (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
RAS Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CS Pulse Width	t_{SP}	20	10000	20	10000	25	10000	30	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASW}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{AHW}	15	—	15	—	20	—	25	—	25	—	ns	
RAS to CS Delay Time	t_{RCD}	20	40	20	50	22	55	25	70	25	90	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	50	20	65	ns	9
RAS Hold Time	t_{RSL}	20	—	20	—	25	—	30	—	30	—	ns	
CS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CS to RAS Pre-charge Time	t_{SRS}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_r	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ms	

Read Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CS	t_{ACS}	—	20	—	20	—	25	—	30	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	50	—	55	ns	3, 5, 14
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CS	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	50	—	55	—	ns	



Read Cycle (continued)

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
RAS to Column Address Hold Time	t _{AHR}	15	—	15	—	15	—	15	—	15	—	ns	16
Output Hold Time from Address	t _{AOH}	5	—	5	—	5	—	5	—	5	—	ns	
Output Buffer Turn-off Time	t _{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6
Column Address Hold Time to RAS on Read	t _{AR}	60	—	70	—	80	—	100	—	120	—	ns	

Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	25	—	25	—	ns	
Write Command Hold Time to RS	t _{WCR}	55	—	65	—	75	—	95	—	115	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	25	—	25	—	30	—	ns	
Write Command to CS Lead Time	t _{CWL}	20	—	20	—	25	—	25	—	30	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	25	—	25	—	ns	11
Data-in Hold Time to RAS	t _{DHR}	55	—	65	—	75	—	95	—	115	—	ns	
Column Address Hold Time to RAS or Write	t _{AWR}	55	—	65	—	75	—	95	—	115	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	145	—	155	—	190	—	220	—	255	—	ns	
RAS to WE Delay Time	t _{RWD}	60	—	70	—	80	—	100	—	120	—	ns	10
CS to WE Delay Time	t _{CWD}	20	—	20	—	25	—	30	—	30	—	ns	10
Column Address to WE Delay Time	t _{AWD}	30	—	35	—	40	—	50	—	55	—	ns	10
Output Hold Time from WE	t _{WOH}	0	—	0	—	0	—	0	—	0	—	ns	



Refresh Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CS}}$ Setup Time ($\overline{\text{CS}}$ Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CS}}$ Hold Time ($\overline{\text{CS}}$ Before RAS Refresh)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to $\overline{\text{CS}}$ Hold Time	t _{ZRH}	10	—	10	—	10	—	10	—	10	—	ns	

SC Mode Cycle

Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{SC}}$ Mode Cycle Time	t _{SC}	35	—	40	—	45	—	55	—	60	—	ns	
$\overline{\text{SC}}$ Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	
RAS to Second $\overline{\text{WE}}$ Delay Time	t _{RSWD}	70	—	80	—	90	—	110	—	135	—	ns	
$\overline{\text{SC}}$ Mode $\overline{\text{CS}}$ Precharge Time	t _{SI}	10	—	10	—	10	—	10	—	15	—	ns	
Write Invalid Time	t _{WI}	10	—	10	—	10	—	10	—	15	—	ns	

SC Mode Read-Modify-Write and Mixed Cycle


Parameter	Symbol	HM511002A-6		HM511002A-7		HM511002A-8		HM511002A-10		HM511002A-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{SC}}$ Mode Cycle Time on Read-Write	t _{SRW}	70	—	80	—	90	—	105	—	120	—	ns	12
Access Time from Previous $\overline{\text{WE}}$	t _{ALW}	—	65	—	75	—	85	—	100	—	115	ns	3, 13
Previous $\overline{\text{WE}}$ to Column Address Delay Time	t _{LWAD}	20	35	20	40	25	45	25	50	30	60	ns	15
Column Address Hold Time to Previous $\overline{\text{WE}}$	t _{AHLW}	65	—	75	—	85	—	100	—	115	—	ns	
Output Enable Time from $\overline{\text{WE}}$	t _{OW}	—	25	—	25	—	30	—	30	—	35	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$, $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$, $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. Transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{ACS} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 12. $t_{SRW}(\text{min}) = t_{AWD}(\text{min}) + t_{LWAD}(\text{max}) + t_T$.
 13. Assumes that $t_{LWAD} \leq t_{LWAD}(\text{max})$. If t_{LWAD} is greater than the maximum recommended value shown in this table, t_{ALW} exceeds the value shown.
 14. Assumes that $t_{LWAD} \geq t_{LWAD}(\text{max})$.
 15. Operation with the $t_{LWAD}(\text{max})$ limit insures that $t_{ALW}(\text{max})$ can be met, $t_{LWAD}(\text{max})$ is specified as a reference point only; if t_{LWAD} is greater than the specified $t_{LWAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 16. t_{AHR} is defined as the time at which the column address hold.
 17. An initial pause of 100 μs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more \overline{CAS} before RAS refresh cycles are required.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Read-Modify-Write Cycle



• RAS Only Refresh Cycle




• **CAS Before RAS Refresh Cycle**



0117-9


• **Static Column Mode Read Cycle**




0117-10




• Static Column Mode Write Cycle (1)



• Static Column Mode Write Cycle (2)




• Static Column Mode Read-Modify-Write Cycle



0117-13


• Static Column Mode Mixed Cycle




0117-14




**SUPPLY CURRENT (ACTIVE)
vs. SUPPLY VOLTAGE**




**SUPPLY CURRENT (ACTIVE)
vs. AMBIENT TEMPERATURE**




**SUPPLY CURRENT (ACTIVE)
vs. FREQUENCY**




**SUPPLY CURRENT (STANDBY)
vs. SUPPLY VOLTAGE**



**SUPPLY CURRENT (STANDBY)
vs. SUPPLY VOLTAGE**









**SUPPLY CURRENT (STANDBY)
vs. AMBIENT TEMPERATURE**



0117-15





HM511664 Series

Preliminary

65,536-Word x 16-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM511664 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511664 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM511664 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511664 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode TBD
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- Byte Write Capability
- 256 Refresh Cycles (4 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION


Part No.	Access Time	Package
HM511664JP-8 HM511664JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511664ZP-8 HM511664ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
I/O ₁ -I/O ₁₆	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
UW	Read/Upper Byte Write Enable
LW	Read/Lower Byte Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection



PIN OUT



■ TRUTH TABLE

Inputs					I/O		Operation
$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{LW}}$	$\overline{\text{UW}}$	$\overline{\text{OE}}$	I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	Dout	Dout	Read
L	L	L	H	H	D _{in}	Don't Care	Lower Byte Write
L	L	H	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	L	L	L	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/Oi Pin)	V _{IL}	- 0.5	—	0.8	V	1, 2
	(Others)	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I_{CC1}	TBD				mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	2				mA	TTL Interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$, $D_{out} = \text{High-Z}$	
		1				mA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I_{CC3}	TBD				mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	TBD				mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, $D_{out} = \text{Enable}$	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	TBD				mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	TBD				mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	μA	$0V \leq V_{in} \leq 6.5V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	μA	$0V \leq V_{out} \leq 5.5V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	V	Low $I_{out} = 2.1 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	135	—	170	—	ns	
RAS Precharge Time	t_{RP}	45	—	60	—	ns	
RAS Pulse Width	t_{RAS}	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	30	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	45	ns	9
RAS Hold Time	t_{RSH}	30	—	40	—	ns	
CAS Hold Time	t_{CSH}	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	15	—	15	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	ns	
CAS Setup Time from D_{in}	t_{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t_{AA}	—	45	—	55	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	40	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	t_{ROH}	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t_{Wp}	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	185	—	220	—	ns	
RAS to $\overline{\text{WE}}$ Delay Time	t _{RWD}	105	—	125	—	ns	10
CAS to $\overline{\text{WE}}$ Delay Time	t _{CWD}	55	—	65	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	70	—	80	—	ns	10, 13
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	45	—	55	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	45	—	55	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	70	—	80	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	ns	

Byte Write Mode

Parameter	Symbol	HM511664-8		HM511664-10		Unit	Note
		Min	Max	Min	Max		
Masked Write Setup Time	t _{MCS}	0	—	0	—	ns	
Masked Write Hold Time Referenced to RAS	t _{MRH}	0	—	0	—	ns	
Masked Write Hold Time Referenced to CAS	t _{MCH}	0	—	0	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\max) - t_{RAD}(\max)]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\max)$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\max) - t_{RAD}(\max)]$. t_{RAC} , t_{CAC} , and t_{AA} are determined as follows.




6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
16. When both \overline{LW} and \overline{UW} go low at the same time, all 16-bits data are written into the device. \overline{LW} and \overline{UW} cannot be staggered within the same write cycle.



■ TIMING WAVEFORMS


• Read Cycle




0074-5




• Early Write Cycle




• Upper Byte Early Write Cycle




• Lower Byte Early Write Cycle



• Delayed Write Cycle




• Upper Byte Delayed Write Cycle



0074-10




• Lower Byte Delayed Write Cycle



0074-11




• Read Modify Upper Byte Write Cycle



0074-13


• Read Modify Lower Byte Write Cycle




0074-14




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle




0074-17




• Fast Page Mode Early Write Cycle




• Fast Page Mode Upper Byte Early Write Cycle



• Fast Page Mode Lower Byte Early Write Cycle




• Fast Page Mode Delayed Write Cycle



0074-22




• Fast Page Mode Upper Byte Delayed Write Cycle




0074-23




• Fast Page Mode Lower Byte Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




• Fast Page Mode Read-Modify-Upper-Byte-Write Cycle




• Fast Page Mode Read-Modify-Lower-Byte-Write Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



0074-29



HM511664/L Series

Preliminary

65,536-Word x 16-Bit Dynamic RAM

DESCRIPTION

The Hitachi HM511664/HM511664L are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511664/HM511664L have realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM511664/HM511664L offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511664/HM511664L to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.


FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 633 mW/495 mW (max)
 - Standby Mode (TTL) 11 mW (max)
 - Standby Mode (CMOS) 5.5 mW (max)
 - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- Byte Write Capability
- 256 Refresh Cycles (4 ms)
 - (32 ms) (L-Version)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back-up Operation
 - HM511664L Series (L-Version)


PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
I/O ₁ -I/O ₁₆	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{UW}}$	Read/Upper Byte Write Enable
$\overline{\text{LW}}$	Read/Lower Byte Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC} ¹	Power (+ 5V)
V _{SS} ²	Ground
NC	No Connection

- Notes:
1. This device has 3 V_{CC} pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All V_{CC} pins must be connected with the same power-supply wiring on the memory board.
 2. This device has 3 V_{SS} pins (SOJ: 21, 30, 40 pin/ZIP: 10, 33, 40 pin). All V_{SS} pins must be connected with the same ground wiring on the memory board.



PIN OUT




ORDERING INFORMATION

Part No.	Access Time	Package
HM511664JP-8	80 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511664JP-10	100 ns	
HM511664LJ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511664LJ-10	100 ns	
HM511664ZP-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511664ZP-10	100 ns	
HM511664LZ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511664LZ-10	100 ns	



■ BLOCK DIAGRAM



0145-3



■ TRUTH TABLE

Inputs					I/O		Operation
$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{LW}}$	$\overline{\text{UW}}$	$\overline{\text{OE}}$	I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D _{out}	D _{out}	Read
L	L	L	H	H	D _{in}	Don't Care	Lower Byte Write
L	L	H	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	L	L	L	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/Oi Pin)	V _{IL}	- 0.5	—	0.8	V	1, 2
	(Others)	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I_{CC1}	—	115	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	2				mA	TTL Interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$, $D_{out} = \text{High-Z}$	4
		1				mA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$, $D_{out} = \text{High-Z}$	4
(L-Version) Standby Current	I_{CC2}	—	200	—	200	μA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$, $\overline{\text{WE}}, \overline{\text{OE}}$, Address and $D_{in} = V_{IH}$ or V_{IL} $D_{out} = \text{High-Z}$	5
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	115	—	90	mA	$t_{RC} = \text{Min}$	2
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	—	115	—	90	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	100	—	85	mA	$t_{PC} = \text{Min}$	1, 3
(L-Version) Battery Back-up Operating Current (Standby with CBR Refresh)	I_{CC10}	—	300	—	300	μA	$t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 1 \mu\text{s}$ $\overline{\text{WE}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$ $\overline{\text{OE}}$, Address and $D_{in} = V_{IH}$ or V_{IL} $D_{out} = \text{High-Z}$	5
Input Leakage Current	I_{LI}	-10	10	-10	10	μA	$0\text{V} \leq V_{in} \leq 6.5\text{V}$	
Output Leakage Current	I_{LO}	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 5.5\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -2.5 \text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	V	Low $I_{out} = 2.1 \text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.
 4. Clock voltages ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$) must be applied simultaneously with or prior to applying supply voltage.
 5. $V_{CC} - 0.2\text{V} \leq V_{IH} \leq 6.5\text{V}$ and $0\text{V} \leq V_{IL} \leq 0.2\text{V}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}

Test Conditions

Input Rise and Fall Times: 5 ns
 Input Timing Reference Levels: 0.8V, 2.4V
 Output Load: 1 TTL Gate + C_L (50 pF)
 (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	135	—	170	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	45	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	30	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	45	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	30	—	40	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	15	—	15	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	ms	
		—	32	—	32	ms	L-Version

Read Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t_{AA}	—	45	—	55	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	40	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	t_{ROH}	10	—	10	—	ns	



Write Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	185	—	220	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	105	—	125	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	55	—	65	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	70	—	80	—	ns	10, 13
O $\overline{\text{E}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	80	100000	100	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	50	—	60	ns	3, 13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	45	—	55	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	70	—	80	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	ns	



Byte Write Mode

Parameter	Symbol	HM511664-8 HM511664L-8		HM511664-10 HM511664L-10		Unit	Note
		Min	Max	Min	Max		
Masked Write Setup Time	t_{MCS}	0	—	0	—	ns	
Masked Write Hold Time Referenced to \overline{RAS}	t_{MRH}	0	—	0	—	ns	
Masked Write Hold Time Referenced to \overline{CAS}	t_{MCH}	0	—	0	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$. t_{RAC} , t_{CAC} , and t_{AA} are determined as follows.




6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. When both \overline{LW} and \overline{UW} go low at the same time, all 16-bits data are written into the device. \overline{LW} and \overline{UW} cannot be staggered within the same write cycle.



■ TIMING WAVEFORMS


• Read Cycle




0145-6



• Early Write Cycle




• Upper Byte Early Write Cycle




0145-8




• Lower Byte Early Write Cycle



• Delayed Write Cycle




• Upper Byte Delayed Write Cycle




0145-11



• Lower Byte Delayed Write Cycle




• Read-Modify-Write Cycle



0145-13




• Read Modify Upper Byte Write Cycle



0145-14




• Read Modify Lower Byte Write Cycle




0145-15




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




• Hidden Refresh Cycle



0145-18




• Fast Page Mode Read Cycle




0145-19




• Fast Page Mode Early Write Cycle




• Fast Page Mode Upper Byte Early Write Cycle



• Fast Page Mode Lower Byte Early Write Cycle




• Fast Page Mode Delayed Write Cycle




0145-23



• Fast Page Mode Upper Byte Delayed Write Cycle




• Fast Page Mode Lower Byte Delayed Write Cycle




0145-25



• Fast Page Mode Read-Modify-Write Cycle




• Fast Page Mode Read-Modify-Upper-Byte-Write Cycle



0145-27




• CAS Before RAS Refresh Counter Check Cycle (Read)



0145-29



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



65,536-Word x 16-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM511665 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511665 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM511665 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511665 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time80 ns/100 ns (max)
- Low Power Dissipation
 - Active ModeTBD
 - Standby Mode11 mW (max)
- Fast Page Mode Capability
- Write per Bit Capability
- 256 Refresh Cycles(4 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM511665JP-8 HM511665JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511665ZP-8 HM511665ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
W ₁ /I/O ₁ -W ₁₆ /I/O ₁₆	Write Select/Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WB}}/\overline{\text{WE}}$	Write per Bit/Read/Write Enable
$\overline{\text{WB}}/\overline{\text{WE}}$	Write per Bit/Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection



PIN OUT



■ TRUTH TABLE

Inputs				I/O	Operation
RAS	CAS	WB/WE	OE	W1/L/O1-W16/L/O16	
H	H	H	H	High-Z	Standby Refresh Read Write
L	H	H	H	High-Z	
L	L	H	L	D _{out}	
L	L	L	H	D _{in}	
L	L	H	H	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(Wi/L/Oi Pin)	V _{IL}	- 0.5	—	0.8	V	1, 2
	(Others)	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I_{CC1}	TBD				mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	2				mA	TTL Interface \overline{RAS} , $\overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		1				mA	CMOS Interface \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	TBD				mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	TBD				mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	TBD				mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	TBD				mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 6.5V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 5.5V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -2.5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	V	Low $I_{out} = 2.1 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	135	—	170	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	45	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	30	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	45	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	30	—	40	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	15	—	15	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t_{AA}	—	45	—	55	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	40	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	t_{ROH}	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t_{WP}	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	185	—	220	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	105	—	125	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	55	—	65	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	70	—	80	—	ns	10, 13
OE Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	80	100000	100	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	45	—	55	ns	3, 13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	45	—	55	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	70	—	80	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	ns	

Write per Bit Cycle^{16, 17}

Parameter	Symbol	HM511665-8		HM511665-10		Unit	Note
		Min	Max	Min	Max		
Write per Bit Setup Time	t _{WBS}	0	—	0	—	ns	
Write per Bit Hold Time	t _{WBH}	10	—	10	—	ns	
Write per Bit Selection Setup Time	t _{WDS}	0	—	0	—	ns	
Write per Bit Selection Hold Time	t _{WDH}	10	—	10	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\max) - t_{RAD}(\max)]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\max)$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\max) - t_{RAD}(\max)]$. t_{RAC} , t_{CAC} and t_{AA} are determined as follows.



6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. When using the write-per-bit capability, $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls.
17. The data bits to which the write operation is applied can be specified by keeping $W_i/I/O_i$ high with setup and hold time referenced to the \overline{RAS} negative transition.

■ TIMING WAVEFORMS


• Read Cycle




0075-5



• Early Write Cycle




• Delayed Write Cycle



0075-7




• Read-Modify-Write Cycle




0075-8




• RAS Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle



0075-11




• Fast Page Mode Read Cycle




0075-12



• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




0075-14



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Check Cycle (Write)



HM511665/L Series

65,536-Word x 16-Bit Dynamic RAM

DESCRIPTION

The Hitachi HM511665/HM511665L are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511665/11665L have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM511665/HM511665L offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511665/HM511665L to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.


FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 633 mW/495 mW (max)
 - Standby Mode (TTL) 11 mW (max)
 - Standby Mode (CMOS) 5.5 mW (max)
 - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- Write per Bit Capability
- 256 Refresh Cycles (4 ms)
 - (32 ms) (L-Version)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back-up Operation
 - HM511665L Series (L-Version)


PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
W ₁ /I/O ₁ -W ₁₆ /I/O ₁₆	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Read/Write Enable
OE	Output Enable
V _{CC} ¹	Power (+ 5V)
V _{SS} ²	Ground
NC	No Connection

- Notes:
1. This device has 3 V_{CC} pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All V_{CC} pins must be connected with the same power-supply wiring on the memory board.
 2. This device has 3 V_{SS} pins (SOJ: 21, 30, 40 pin/ZIP: 10, 33, 40 pin). All V_{SS} pins must be connected with the same ground wiring on the memory board.



PIN OUT




ORDERING INFORMATION

Part No.	Access Time	Package
HM511665JP-8	80 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511665JP-10	100 ns	
HM511665LJ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665LJ-10	100 ns	
HM511665ZP-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665ZP-10	100 ns	
HM511665LZ-8	80 ns	475 mil 40-pin Plastic ZIP (ZP-40)
HM511665LZ-10	100 ns	



■ BLOCK DIAGRAM



0146-3



■ TRUTH TABLE

Inputs				I/O	Operation
RAS	CAS	WB/WE	OE	W1/I/O ₁ -W16/I/O ₁₆	
H	H	H	H	High-Z	Standby Refresh Read Write
L	H	H	H	High-Z	
L	L	H	L	D _{out}	
L	L	L	H	D _{in}	
L	L	H	H	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(Wi/I/Oi Pin)	V _{IL}	- 0.5	—	0.8	V	1, 2
	(Others)	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the - 2V level with a maximum pulse width of 20 ns at the - 1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I _{CC1}	—	115	—	90	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	2				mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	4
		1				mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	4
(L-Version) Standby Current	I _{CC2}	—	200	—	200	μA	CMOS Interface RAS, CAS = V _{IH} WE, OE, Address and D _{in} = V _{IH} or V _{IL} D _{out} = High-Z	5
RAS Only Refresh Current	I _{CC3}	—	115	—	90	mA	t _{RC} = Min	2
CAS Before RAS Refresh Current	I _{CC6}	—	115	—	90	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	100	—	85	mA	t _{PC} = Min	1, 3
(L-Version) Battery Back-up Operating Current (Standby with CBR Refresh)	I _{CC10}	—	300	—	300	μA	t _{RC} = 125 μs t _{RAS} ≤ 1 μs WE = V _{IH} , CAS = V _{IL} OE, Address and D _{in} = V _{IH} or V _{IL} D _{out} = High-Z	5
Input Leakage Current	I _{LI}	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 6.5V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 5.5V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 2.5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	V	Low I _{out} = 2.1 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.
 4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.
 5. V_{CC} - 0.2V ≤ V_{IH} ≤ 6.5V and 0V ≤ V_{IL} ≤ 0.2V.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C _{I1}	—	5	pF	1
Input Capacitance (Clocks)	C _{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	C _{I/O}	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable D_{out}.

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)^{1, 14, 15}

Test Conditions

Input Rise and Fall Times: 5 ns
 Input Timing Reference Levels: 0.8V, 2.4V
 Output Load: 1 TTL Gate + C_L (50 pF)
 (Including scope and jig)



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	135	—	170	—	ns	
RAS Precharge Time	t _{RP}	45	—	60	—	ns	
RAS Pulse Width	t _{RAS}	80	10000	100	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	50	20	60	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	35	15	45	ns	9
RAS Hold Time	t _{RSH}	30	—	40	—	ns	
CAS Hold Time	t _{CSH}	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	ns	
OE to D _{in} Delay Time	t _{ODD}	15	—	15	—	ns	
OE Delay Time from D _{in}	t _{DZO}	0	—	0	—	ns	
CAS Setup Time from D _{in}	t _{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	4	—	4	ms	
		—	32	—	32	ms	L-Version

Read Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	80	—	100	ns	2, 3
Access Time from CAS	t _{CAC}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t _{AA}	—	45	—	55	ns	3, 5, 13
Access Time from OE	t _{OAC}	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RRH}	0	—	0	—	ns	
Column Address to RAS Lead Time	t _{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to OE	t _{OFF2}	0	15	0	15	ns	6
CAS to D _{in} Delay Time	t _{CDD}	20	—	20	—	ns	
RAS Hold Time Referenced to OE	t _{ROH}	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	185	—	220	—	ns	
RAS to WE Delay Time	t _{RWD}	105	—	125	—	ns	10
CAS to WE Delay Time	t _{CWD}	55	—	65	—	ns	10
Column Address to WE Delay Time	t _{AWD}	70	—	80	—	ns	10, 13
OE Hold Time from WE	t _{OEH}	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	50	—	60	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	45	—	55	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t _{CPW}	70	—	80	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	ns	

Write Per Bit Cycle^{16, 17}

Parameter	Symbol	HM511665-8 HM511665L-8		HM511665-10 HM511665L-10		Unit	Note
		Min	Max	Min	Max		
Write per Bit Setup Time	t _{WBS}	0	—	0	—	ns	
Write per Bit Hold Time	t _{WBH}	10	—	10	—	ns	
Write per Bit Selection Setup Time	t _{WDS}	0	—	0	—	ns	
Write per Bit Selection Hold Time	t _{WDH}	10	—	10	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$. t_{RAC} , t_{CAC} , and t_{AA} are determined as follows:




6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
16. When using the write-per-bit capability, $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls.
17. The data bits to which the write operation is applied can be specified by keeping Wi/IOi high with setup and hold time referenced to the $\overline{\text{RAS}}$ negative transition.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




0146-7




• Delayed Write Cycle




• Read-Modify-Write Cycle




• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Cycle**




• Fast Page Mode Read Cycle




0146-13



• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




0146-15




• Fast Page Mode Read-Modify-Write Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



HM511666 Series

Preliminary

65,536-Word x 16-Bit Dynamic RAM

DESCRIPTION

The Hitachi HM511666 are CMOS dynamic RAM organized as 65,536-word x 16-bit. HM511666 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM511666 offers Static Column Mode as a high speed access mode.

Multiplexed address input permits the HM511666 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 633 mW/495 mW (max)
 - Standby Mode 11 mW (max)
- Static Column Mode Capability
- Byte Write Capability
- 256 Refresh Cycles (4 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CS Before RAS Refresh


ORDERING INFORMATION

Part No.	Access Time	Package
HM511666JP-8 HM511666JP-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM511666ZP-8 HM511666ZP-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)



PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input Refresh Address Input
I/O ₁ -I/O ₁₆	Data-in/Data-out
RAS	Row Address Strobe
CS	Chip Select
UW	Read/Upper Byte Write Enable
LW	Read/Lower Byte Write Enable
OE	Output Enable
V _{CC} *1	Power (+ 5V)
V _{SS} *2	Ground
NC	No Connection


- Notes: 1. This device has 3 V_{CC} pins (SOJ: 1, 11, 20 pin/ZIP: 13, 21, 30 pin). All V_{CC} pins must be connected with the same power-supply wiring on the memory board.
2. This device has 3 V_{SS} pins (SOJ: 21, 30, 40 pin/ ZIP: 10, 33, 40 pin). All V_{SS} pins must be connected with the same ground wiring on the memory board.



PIN OUT



■ BLOCK DIAGRAM



0147-3



■ TRUTH TABLE

Inputs					I/O		Operation
RAS	CS	LW	UW	OE	I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D _{out}	D _{out}	Read
L	L	L	H	H	D _{in}	Don't Care	Lower Byte Write
L	L	H	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	L	L	L	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/Oi Pin)	V _{IL}	- 0.5	—	0.8	V	1, 2
	(Others)	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See figure 1.)




Figure 1. Undershoot of input voltage



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Test Conditions	Note
		Min	Max	Min	Max			
Operating Current	I_{CC1}	—	115	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CS}}$ Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	2				mA	TTL Interface $\overline{\text{RAS}}, \overline{\text{CS}} = V_{IH}$, $D_{out} = \text{High-Z}$	4
		1				mA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$, $D_{out} = \text{High-Z}$	4
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	115	—	90	mA	$t_{RC} = \text{Min}$	2
$\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	—	115	—	90	mA	$t_{RC} = \text{Min}$	
Static Column Current	I_{CC9}	—	110	—	100	mA	$t_{SC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	μA	$0\text{V} \leq V_{in} \leq 6.5\text{V}$	
Output Leakage Current	I_{LO}	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 5.5\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -2.5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	V	Low $I_{out} = 2.1\text{mA}$	

- Notes:
- I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 - Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 - Address can be changed once or less while $\overline{\text{CS}} = V_{IH}$.
 - Clock voltages ($\overline{\text{RAS}}$ and $\overline{\text{CS}}$) must be applied simultaneously with or prior to applying supply voltage.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes:
- Capacitance measured with Boonton Meter or effective capacitance measuring method.
 - $\overline{\text{CS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15, 16}

Test Conditions

Input Rise and Fall Times 5 ns
 Input Timing Reference Levels 0.8V, 2.4V
 Output Load 1 TTL Gate + C_L (50 pF)
 (Including scope and jig)

Read, Write, and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	135	—	170	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	45	—	60	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	ns	
$\overline{\text{CS}}$ Pulse Width	t_{SP}	30	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	ns	
Column Address Setup Time	t_{ASW}	0	—	0	—	ns	
Column Address Hold Time	t_{AHW}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Delay Time	t_{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	45	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	30	—	40	—	ns	
$\overline{\text{CS}}$ Hold Time	t_{CSH}	80	—	100	—	ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	15	—	15	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	ns	
$\overline{\text{CS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CS}}$	t_{ACS}	—	30	—	40	ns	3, 4, 13
Access Time from Address	t_{AA}	—	45	—	55	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	40	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CS}}$	t_{RCH}	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	ns	6
$\overline{\text{CS}}$ to D_{in} Delay Time	t_{CDD}	20	—	20	—	ns	
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{OE}}$	t_{ROH}	10	—	10	—	ns	
$\overline{\text{RAS}}$ to Column Address Hold Time	t_{AHR}	15	—	15	—	ns	17
Output Hold Time from Address	t_{AOH}	5	—	5	—	ns	
Column Address Hold Time to $\overline{\text{RAS}}$ on Read	t_{AR}	80	—	100	—	ns	

Write Cycle

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	ns	
Write Command Pulse Width	tWP	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	tRWL	20	—	20	—	ns	
Write Command to $\overline{\text{CS}}$ Lead Time	tCWL	20	—	20	—	ns	
Data-in Setup Time	tDS	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	ns	11
Data-in Hold time to $\overline{\text{RAS}}$	tDHR	65	—	75	—	ns	
Column Address Hold Time to $\overline{\text{RAS}}$ on Write	tAWR	65	—	75	—	ns	
OE Hold Time from $\overline{\text{WE}}$	tOEH	15	—	15	—	ns	

Refresh Cycle

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CS}}$ Setup Time ($\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCSR	10	—	10	—	ns	
$\overline{\text{CS}}$ Hold Time ($\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCHR	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CS}}$ Hold Time	tZRH	10	—	10	—	ns	
$\overline{\text{CS}}$ Precharge Time in Normal Mode	tSIN	10	—	10	—	ns	

Static Column Mode Cycle

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
Static Column Mode Cycle Time	tSC	50	—	60	—	ns	
Static Column Mode $\overline{\text{CS}}$ Precharge Time	tSI	10	—	10	—	ns	
Static Column Mode $\overline{\text{RAS}}$ Pulse Width	tRASC	80	100000	100	100000	ns	12
$\overline{\text{RAS}}$ to Second $\overline{\text{WE}}$ Delay Time	tRSWD	80	—	100	—	ns	
Write Invalid Time	tWI	10	—	10	—	ns	

Counter Test Cycle


Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CS}}$ Precharge Time in Counter Test Cycle	tCPT	40	—	40	—	ns	

Byte Write Mode

Parameter	Symbol	HM511666-8		HM511666-10		Unit	Note
		Min	Max	Min	Max		
Masked Write Setup Time	tMCS	0	—	0	—	ns	
Masked Write Hold Time Referenced to $\overline{\text{RAS}}$	tMRH	0	—	0	—	ns	
Masked Write Hold Time Referenced to $\overline{\text{CS}}$	tMCH	0	—	0	—	ns	



- Notes:
1. AC measurements assume $t_T = 5 \text{ ns}$.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1TTL load and 50 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \geq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$.
 5. Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$ and $(t_{RCD} - t_{RAD}) \leq [t_{RCD}(\text{max}) - t_{RAD}(\text{max})]$. t_{RAC} , t_{ACS} , and t_{AA} are determined as follows.




6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{ACS} .
9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
11. These parameters are referenced to \overline{CS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in static column mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} .
14. An initial pause of $100 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CS} before \overline{RAS} refresh cycles is required.
15. In delayed write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. When both \overline{LW} and \overline{UW} go low at the same time, all 16 bits data are written into the device. \overline{LW} and \overline{UW} cannot be staggered within the same write cycle.
17. t_{AHR} defines the time at which the column addresses hold.



■ TIMING WAVEFORMS


• Read Cycle



0147-6




• Early Write Cycle




0147-7




• Upper Byte Early Write Cycle




• Lower Byte Early Write Cycle



• Delayed Write Cycle




• Upper Byte Delayed Write Cycle




0147-11




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Cycle




• Static Column Mode Read Cycle




• Static Column Mode Early Write Cycle (1)




• Static Column Mode Write Cycle (2)



• Static Column Mode Upper Byte Early Write Cycle (1)




• Static Column Mode Upper Byte Write Cycle (2)




0147-19



• Static Column Mode Lower Byte Early Write Cycle (1)




• Static Column Mode Lower Byte Write Cycle (2)




0147-21



• CS Before RAS Refresh Counter Check Cycle (Read)



• CS Before RAS Refresh Counter Check Cycle (Write)



HM514100A Series

HM514100AL Series Low Power Version

HM514100ASL Series Super Low Power Version

Preliminary

4,194,304-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514100A is a CMOS dynamic RAM organized 4,194,304 word x 1-bit HM514100A has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514100A offers Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM514100A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode605 mW/550 mW/495 mW/440 mW (max)
 - Standby Mode11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles(16 ms, 128 ms, 256 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function
- Battery Back Up Operation
 - HM514100AL Series (L-Version)
- Data Retention Operation
 - HM514100ASL Series (SL-Version)

ORDERING INFORMATION


Part No.	Access Time	Package
HM514100AJ/ALJ/ASLJ-6	60 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514100AJ/ALJ/ASLJ-7	70 ns	
HM514100AJ/ALJ/ASLJ-8	80 ns	
HM514100AJ/ALJ/ASLJ-10	100 ns	
HM514100AS/ALS/ASLS-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514100AS/ALS/ASLS-7	70 ns	
HM514100AS/ALS/ASLS-8	80 ns	
HM514100AS/ALS/ASLS-10	100 ns	
HM514100AZ/ALZ/ASLZ-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514100AZ/ALZ/ASLZ-7	70 ns	
HM514100AZ/ALZ/ASLZ-8	80 ns	
HM514100AZ/ALZ/ASLZ-10	100 ns	
HM514100AT/ALT/ASLT-6	60 ns	20-pin Plastic TSOP I (TFP-20DA)
HM514100AT/ALT/ASLT-7	70 ns	
HM514100AT/ALT/ASLT-8	80 ns	
HM514100AT/ALT/ASLT-10	100 ns	
HM514100AR/ALR/ASLR-6	60 ns	20-pin Plastic TSOP I Reverse Type (TTP-20DAR)
HM514100AR/ALR/ASLR-7	70 ns	
HM514100AR/ALR/ASLR-8	80 ns	
HM514100AR/ALR/ASLR-10	100 ns	
HM514100ATT/ALTT/ASLTT-6	60 ns	20-pin Plastic TSOP II (TTP-20D)
HM514100ATT/ALTT/ASLTT-7	70 ns	
HM514100ATT/ALTT/ASLTT-8	80 ns	
HM514100ATT/ALTT/ASLTT-10	100 ns	
HM514100ARR/ALRR/ASLRR-6	60 ns	20-pin Plastic TSOP II Reverse Type (TTP-20DR)
HM514100ARR/ALRR/ASLRR-7	70 ns	
HM514100ARR/ALRR/ASLRR-8	80 ns	
HM514100ARR/ALRR/ASLRR-10	100 ns	



■ PIN OUT

HM514100AJ/ALJ/ASLJ Series
HM514100AS/ALS/ASLS Series


Hitachi Pin No. JEDEC Pin No.



(Top View)

0091-1


HM514100AT/ALZ/ASLT Series



(Top View)

0091-3


HM514100ATT/ALTT
/ASLTT Series



(Top View)

0091-5


HM514100AZ/ALZ/ASLZ
Series



(Bottom View)

0091-2


HM514100AR/ALR/ASLR Series



(Top View)

0091-4

HM514100ARR/ALRR
/ASLRR Series



(Top View)

0091-6

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

- Recommended DC Operating Conditions (T_A = 0 to +70°C)
(T_A = 0 to +60°C (SL-Version))

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
		4.0	—	5.5	V	1, 2 (SL-Version)
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 2.0	—	0.8	V	1

- Notes: 1. All voltage referenced to V_{SS}.
2. Data retention operation only.

- DC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)
(T_A = 0 to +60°C, V_{CC} = 5V ± 10%, V_{SS} = 0V (SL-Version))

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	110	—	100	—	90	—	80	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	—	1	mA	CMOS Interface RAS, CAS > V _{CC} - 0.2V D _{out} = High-Z	
[L-Version] Standby Current	I _{CC2}	—	200	—	200	—	200	—	200	μA	CMOS Interface RAS, CAS = V _{IH} WE, Address and D _{in} = V _{IH} or V _{IL} D _{out} = High-Z	4
[SL-Version] Standby Current		—	100	—	100	—	100	—	100	μA	CMOS Interface RAS, CAS = V _{IH} WE, Address and D _{in} = V _{IH} or V _{IL} D _{out} = High-Z	4
RAS Only Refresh Current	I _{CC3}	—	110	—	100	—	90	—	80	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	110	—	100	—	90	—	80	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	110	—	100	—	90	—	80	mA	t _{PC} = Min	1, 3

HM514100A Series

- **DC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)
 ($T_A = 0$ to $+60^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ (SL-Version)) (continued)

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
[L-Version] Battery Back Up Operating Current (Standby with CBR Refresh)	I_{CC10}	—	300	—	300	—	300	—	300	μA	$t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 1 \mu\text{s}$ $WE = V_{IH}$, $CAS = V_{IL}$ Address, $D_{in} = V_{IH}$ or V_{IL} $D_{out} = \text{High-Z}$	4
[SL-Version] Data Retention Current (Equivalent Refresh Time is 256 ms)		—	150	—	150	—	150	—	150	μA	$t_{RC} = 250 \mu\text{s}$ $t_{RAS} \leq 200 \text{ns}$ $WE = V_{IH}$, $CAS = V_{IL}$ Address, $D_{in} = V_{IH}$ or V_{IL} $D_{out} = \text{High-Z}$ $4.0\text{V} \leq V_{CC} \leq 5.5\text{V}$	4
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{IN} \leq 7\text{V}$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{IN} \leq 7\text{V}$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5 \text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
 4. $V_{CC} - 0.2\text{V} \leq V_{IH} \leq 6.5\text{V}$ and $0\text{V} \leq V_{IL} \leq 0.2\text{V}$.

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-out)	C_O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 12, 15}
 ($T_A = 0$ to $+60^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ (SL-Version))

Test Conditions: Input rise and fall times: 5 ns

Input timing reference levels: 0.8V, 2.4V

Output load: 2 TTL Gate + CL (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters) (continued)

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t _{RSH}	15	—	20	—	20	—	25	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	16	—	16	—	16	—	16	ms	
Refresh Period (L-Version)	t _{REF}	—	128	—	128	—	128	—	128	ms	
Refresh Period (SL-Version)	t _{REF}	—	16	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	—	100	ns	2, 3, 16
Access Time from CAS	t _{CAC}	—	15	—	20	—	20	—	25	ns	3, 4, 14, 16
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	ns	3, 5, 14, 16
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RRH}	0	—	0	—	0	—	0	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t _{OFF}	0	15	0	20	0	20	0	25	ns	6

Write Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	15	—	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	130	—	155	—	175	—	210	—	ns	
RAS to \overline{WE} Delay Time	t _{RWD}	60	—	70	—	80	—	100	—	ns	10
CAS to \overline{WE} Delay Time	t _{CWD}	15	—	20	—	20	—	25	—	ns	10
Column Address to \overline{WE} Delay Time	t _{AWD}	30	—	35	—	40	—	45	—	ns	10

Refresh Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from \overline{CAS} Precharge	t _{ACP}	—	35	—	40	—	45	—	50	ns	3, 14, 16
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	60	—	70	—	75	—	85	—	ns	
CAS Precharge to \overline{WE} Delay Time	t _{CPW}	35	—	40	—	45	—	50	—	ns	10

Test Mode Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t _{WH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514100A-6		HM514100A-7		HM514100A-8		HM514100A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	40	—	40	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 13. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 16. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.



■ TIMING WAVEFORMS


• Read Cycle




0091-7




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• **RAS Only Refresh Cycle**




• **CAS Before RAS Refresh Cycle**



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle



0081-14


• Fast Page Mode Early Write Cycle




0091-15



• Fast Page Mode Delayed Write Cycle




• Test Mode Cycle




• Test Mode Set Cycle

$\overline{\text{WE}}$ And $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh




• Test Mode Reset Cycle


$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




$\overline{\text{RAS}}$ Only Refresh Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



HM514400A Series

HM514400AL Series Low Power Version

HM514400ASL Series Super Low Power Version

Preliminary

1,048,576-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514400A is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400A has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400A offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.


FEATURES

- Single 5V (±10%)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 605 mW/550 mW/495 mW/440 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms, 128 ms, 256 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function
- Battery Backup Operation
 - HM514400AL Series (L-Version)
- Data Retention Operation
 - HM514400ASL Series (SL-Version)

ORDERING INFORMATION

Part No.	Access Time	Package
HM514400AJ/ALJ/ASLJ-6	60 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514400AJ/ALJ/ASLJ-7	70 ns	
HM514400AJ/ALJ/ASLJ-8	80 ns	
HM514400AJ/ALJ/ASLJ-10	100 ns	
HM514400AS/ALS/ASLS-6	60 ns	300 mil 20-pin Plastic SOJ (CP-20D)
HM514400AS/ALS/ASLS-7	70 ns	
HM514400AS/ALS/ASLS-8	80 ns	
HM514400AS/ALS/ASLS-10	100 ns	
HM514400AZ/ALZ/ASLZ-6	60 ns	400 mil 20-pin Plastic ZIP (ZP-20)
HM514400AZ/ALZ/ASLZ-7	70 ns	
HM514400AZ/ALZ/ASLZ-8	80 ns	
HM514400AZ/ALZ/ASLZ-10	100 ns	
HM514400AT/ALT/ASLT-6	60 ns	20-pin Plastic TSOP I (TFP-20DA)
HM514400AT/ALT/ASLT-7	70 ns	
HM514400AT/ALT/ASLT-8	80 ns	
HM514400AT/ALT/ASLT-10	100 ns	
HM514400AR/ALR/ASLR-6	60 ns	20-pin Plastic TSOP I Reverse Type (TFP-20DAR)
HM514400AR/ALR/ASLR-7	70 ns	
HM514400AR/ALR/ASLR-8	80 ns	
HM514400AR/ALR/ASLR-10	100 ns	
HM514400ATT/ALTT/ASLTT-6	60 ns	20-pin Plastic TSOP II (TTP-20D)
HM514400ATT/ALTT/ASLTT-7	70 ns	
HM514400ATT/ALTT/ASLTT-8	80 ns	
HM514400ATT/ALTT/ASLTT-10	100 ns	
HM514400ARR/ALRR/ASLRR-6	60 ns	20-pin Plastic TSOP II Reverse Type (TTP-20DR)
HM514400ARR/ALRR/ASLRR-7	70 ns	
HM514400ARR/ALRR/ASLRR-8	80 ns	
HM514400ARR/ALRR/ASLRR-10	100 ns	


HM514400AJ/ALJ/ASLJ Series



3DCP20DA

(CP-20DA)


HM514400AS/ALS/ASLS Series



3DCP20D

(CP-20D)


HM514400AZ/ALZ/ASLZ Series



3DZP20

(ZP-20)


HM514400AT/ALT/ASLT Series



3DTFP20DA

(TFP-20DA)


HM514400AR/ALR/ASLR Series



3DTFP20DAR

(TFP-20DAR)


HM514400ATT/ALTT/ASLTT Series



3DTTP20D

(TTP-20D)

HM514400ARR/ALRR/ASLRR Series









3DTTP20DR

(TTP-20DR)



■ PIN OUT



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
I/O ₁ -I/O ₄	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

- Recommended DC Operating Conditions (T_A = 0 to +70°C)
(T_A = 0 to +60°C (SL-Version))

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
		4.0	—	5.5	V	1, 2 (SL-Version)	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	-1.0	—	0.8	V	1
	(Others)	V _{IL}	-2.0	—	0.8	V	1

- Notes: 1. All voltage referenced to V_{SS}.
2. Data retention operation only.

- DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)
(T_A = 0 to +60°C, V_{CC} = 5V ±10%, V_{SS} = 0V (SL-Version))

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	110	—	100	—	90	—	80	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	—	1	mA	CMOS Interface RAS, RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
[L-Version] Standby Current	I _{CC2}	—	200	—	200	—	200	—	200	μA	CMOS Interface RAS, CAS = V _{IH} , WE, OE, Address and D _{in} = V _{IH} or V _{IL} , D _{out} = High-Z	4
[SL-Version] Standby Current		—	100	—	100	—	100	—	100	μA	CMOS Interface RAS, CAS = V _{IH} , WE, OE, Address and D _{in} = V _{IH} or V _{IL} , D _{out} = High-Z	4
RAS Only Refresh Current	I _{CC3}	—	110	—	100	—	90	—	80	mA	t _{RC} = Min	2

• DC Electrical Characteristics (continued) ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)
 ($T_A = 0$ to $+60^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$ (SL-Version))

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, $D_{out} = \text{Enable}$	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	—	110	—	100	—	90	—	80	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	110	—	100	—	90	—	80	mA	$t_{PC} = \text{Min}$	1, 3
[L-Version] Battery Backup Operating Current (Standby with CBR Refresh)	I_{CC10}	—	300	—	300	—	300	—	300	μA	$t_{RC} = 125 \mu\text{s}$, $t_{RAS} \leq 1 \mu\text{s}$, $\overline{\text{WE}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, OE , Address and $D_{in} = V_{IH}$ or V_{IL} , $D_{out} = \text{High-Z}$	4
[SL-Version] Data Retention Current (Equivalent Refresh Time is 256 ms)	I_{CC10}	—	150	—	150	—	150	—	150	μA	$t_{RC} = 250 \mu\text{s}$, $t_{RAS} \leq 200 \text{ ns}$, $\overline{\text{WE}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, OE , Address and $D_{in} = V_{IH}$ or V_{IL} , $D_{out} = \text{High-Z}$, $4.0V \leq V_{CC} \leq 5.5V$	4
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.
 4. $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$ and $0V \leq V_{IL} \leq 0.2V$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .



HM514400A Series

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15, 16}

($T_A = 0$ to 60°C , $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ (SL-Version))

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	15	—	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	
Refresh Period (L-Version)	t_{REF}	—	128	—	128	—	128	—	128	ms	
Refresh Period (SL-Version)	t_{REF}	—	16	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	ns	2, 3, 17
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	20	—	20	—	25	ns	3, 4, 13, 17
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	3, 5, 13, 17
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	15	—	20	—	20	—	25	ns	3, 17
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	ns	18
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	0	—	ns	18
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	20	0	20	0	25	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	20	0	20	0	25	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	20	—	20	—	25	—	ns	



Write Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	tRWL	15	—	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	tCWL	15	—	20	—	20	—	25	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	150	—	180	—	200	—	245	—	ns	
RAS to WE Delay Time	tRWD	80	—	95	—	105	—	135	—	ns	10
CAS to WE Delay Time	tCWD	35	—	45	—	45	—	60	—	ns	10
Column Address to WE Delay Time	tAWD	50	—	60	—	65	—	80	—	ns	10
OE Hold Time from WE	tOEH	15	—	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	tCPN	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	40	—	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	tCP	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	tRASC	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	tACP	—	35	—	40	—	45	—	50	ns	3, 13, 17
RAS Hold Time from CAS Precharge	tRHCP	35	—	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	tCPW	55	—	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	tPCM	80	—	95	—	100	—	110	—	ns	



Test Mode Cycle

Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup time	t _{WS}	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t _{WH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514400A-6		HM514400A-7		HM514400A-8		HM514400A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	40	—	50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits . . . CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



• Delayed Write Cycle




• Read-Modify-Write Cycle




0090-10




• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Cycle**




• Hidden Refresh Cycle




0090-13




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




0090-17




• TEST MODE CYCLE



• Test Mode Set Cycle
WE And CAS Before RAS Refresh




• Test Mode Refresh Cycle
CAS Before RAS Refresh Cycle



0090-20


RAS Only Refresh Cycle




0090-21



CAS Before RAS Refresh Counter Check Cycle (Read)



CAS Before RAS Refresh Counter Check Cycle (Write)



HM514100 Series

4,194,304-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode495 mW/440 mW/385 mW (max)
 - Standby Mode11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles(16 ms)
- 3 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh
- Test Function


ORDERING INFORMATION

Part No.	Access	Package
HM514100JP-8	80 ns	350 mil 20-pin Plastic SOJ
HM514100JP-10	100 ns	(CP-20DA)
HM514100JP-12	120 ns	
HM514100ZP-8	80 ns	400 mil 20-pin Plastic ZIP
HM514100ZP-10	100 ns	(ZP-20)
HM514100ZP-12	120 ns	

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground


HM514400JP Series



3DCP20DA

(CP-20DA)

HM514400ZP Series




3DZP20

(ZP-20)

PIN OUT


HM514100JP Series



0061-1

(Top View)

HM514100ZP Series



0061-2

(Bottom View)



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	-2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	70	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	90	—	80	—	70	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	90	—	80	—	70	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less CAS = V_{IH}.

● Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C _{I1}	—	5	pF	1
Input Capacitance (Clocks)	C _{I2}	—	7	pF	1
Output Capacitance (Data-out)	C _O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boontech Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 16
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4, 14
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 14, 16
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	210	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	80	—	100	—	120	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	25	—	25	—	30	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	40	—	45	—	55	—	ns	10



Refresh Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	50	—	50	—	60	ns	14, 16
RAS Hold Time from CAS Precharge	t _{RHCP}	50	—	50	—	60	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	85	—	85	—	100	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	50	—	60	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq T_{RCD}$ (max) and t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
 5. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
 6. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min) and $t_{AWD} \geq t_{AWD}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to CAS leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.




12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
13. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
16. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle




• Hidden Refresh Cycle



CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle



0061-11


• Fast Page Mode Early Write Cycle




0061-12




• Fast Page Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle



• Test Mode Cycle




• Test Mode Set Cycle




■ TEST MODE RESET CYCLE


• CAS Before RAS Refresh Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (READ)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (WRITE)



■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 Megabit DRAM with the exception of the following parameters.

Item	Conditions	Spec.
Type No.	4M x 1 1M x 4	HM514100LJP/LZP
Temperature	—	0–55°C
I_{CC2} (Standby CMOS Interface)	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}} \geq V_{CC} - 0.2V$ Other Pin $\geq V_{CC} - 0.2V$ or $\leq 0.2V$ (Address and D_{in} is Stable) D_{out} : High-Z	200 μA Max
I_{CC10} (Standby with CBR Refresh)	$t_{RC} = 125 \mu\text{s}, t_{RAS} \leq 1 \mu\text{s}$ $V_{IL1} \geq V_{CC} - 0.2V, V_{IL} \leq 0.2V$ $\overline{\text{WE}}$ and $\overline{\text{OE}} = V_{IH}$, Address and D_{in} is Stable D_{out} : High-Z	300 μA Max
Refresh t_{REF}		128 ms

*only for 1M x 4.



HM514100JP/ZP-7

4,194,304-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$, -5%)
- High Speed
 - Access Time 70 ns (max)
- Low Power Dissipation
 - Active Mode 550 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function


ORDERING INFORMATION

Part No.	Access	Package
HM514100JP-7	70 ns	350 mil 20-pin Plastic SOJ (CP-20DA)
HM514100ZP-7	70 ns	400 mil 20-pin Plastic ZIP (ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground


HM514400JP Series



3DCP20DA

(CP-20DA)

HM514400ZP Series




3DZP20

(ZP-20)

PIN OUT


HM514100JP Series



0062-1

(Top View)

HM514100ZP Series



0062-2

(Bottom View)



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.75	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

DC Electrical Characteristics ($T_A = 0$ to + 70°C, $V_{CC} = 5V \pm 10\%$, - 5%, $V_{SS} = 0V$)

Parameter	Symbol	HM514100-7		Unit	Test Condition	Note
		Min	Max			
Operating Current	I_{CC1}	—	100	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	mA	TTL Interface \overline{RAS} , $\overline{CAS} = V_{IH}$ $D_{out} = \text{High-Z}$	
		—	1	mA	CMOS Interface \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$ $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	100	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	mA	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	100	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	100	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	V	High $I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less $\overline{CAS} = V_{IH}$.

• Capacitance ($T_A = 25^\circ C$, $V_{CC} = 5V \pm 10\%$, - 5%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-out)	C_O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{OUT} .



AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, -5% , $V_{SS} = 0V$)^{1, 12, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Random Read or Write Cycle Time	t_{RC}	140	—	ns	
RAS Precharge Time	t_{RP}	60	—	ns	
RAS Pulse Width	t_{RAS}	70	10000	ns	
CAS Pulse Width	t_{CAS}	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	40	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	ns	9
RAS Hold Time	t_{RSH}	20	—	ns	
CAS Hold Time	t_{CSH}	70	—	ns	
CAS to RAS Precharge Time	t_{CRP}	5	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	ns	7
Refresh Period	t_{REF}	—	16	ms	

Read Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	ns	2, 3, 16
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	ns	3, 4, 14
Access Time from Address	t_{AA}	—	40	ns	3, 5, 14, 16
Read Command Setup Time	t_{RCS}	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	ns	
Column Address to RAS Lead Time	t_{RAL}	40	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	ns	6

Write Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Write Command Setup Time	t_{WCS}	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	ns	
Write Command Pulse Width	t_{WCP}	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	170	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	70	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	25	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	40	—	ns	10



Refresh Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before RAS Refresh Cycle)	t_{CSR}	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before RAS Refresh Cycle)	t_{CHR}	15	—	ns	
RAS Precharge to CAS Hold Time	t_{RPC}	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Fast Page Mode Cycle Time	t_{PC}	55	—	ns	
Fast Page Mode CAS Precharge Time	t_{CP}	10	—	ns	
Fast Page Mode RAS Pulse Width	t_{RASC}	—	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	50	ns	14, 16
RAS Hold Time from $\overline{\text{CAS}}$ Precharge	t_{RHCP}	50	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t_{PCM}	85	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
Test Mode $\overline{\text{WE}}$ Setup Time	t_{WS}	0	—	ns	
Test Mode $\overline{\text{WE}}$ Hold Time	t_{WH}	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514100-7		Unit	Note
		Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t_{CPT}	40	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 4. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
 5. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
 6. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AAA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$, $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ and $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.



12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or CAS before RAS refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
13. t_{RASC} defines RAS pulse width in fast page mode cycles.
14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CA0. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a RAS only refresh cycle or a CAS before RAS refresh cycle.
16. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle




0061-3




• Early Write Cycle



• Delayed Write Cycle




• Read-Modify-Write Cycle



0061-7


• $\overline{\text{RAS}}$ Only Refresh Cycle




0061-8




• Hidden Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle




• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle



■ TEST MODE CYCLE




• Test Mode Set Cycle




■ TEST MODE RESET CYCLE


• CAS Before RAS Refresh Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (READ)



• CAS Before RAS Refresh Counter Check Cycle (WRITE)



■ 4M DRAM LOW POWER VERSION

The specification on the low power version is the same as the standard 4 megabit DRAM with the exception of the following parameters.

Item	Conditions	Spec.
Type No.	4M x 1	HM514100LJP/LZP
	1M x 4	
Temperature	—	0–55°C
I_{CC2} (Standby CMOS Interface)	RAS, CAS, WE $\geq V_{CC} - 0.2V$ Other Pin $\geq V_{CC} - 0.2V$ or $\leq 0.2V$ (Address and D_{in} is Stable) D_{out} : High-Z	200 μA Max
I_{CC10} (Standby with CBR Refresh)	$t_{RC} = 125 \mu s$, $t_{RAS} \leq 1 \mu s$ $V_{IL1} \geq V_{CC} - 0.2V$, $V_{IL} \leq 0.2V$ WE and OE = V_{IH} . Address and D_{in} is Stable D_{out} : High-Z	300 μA Max
Refresh t_{REF}		128 ms

*only for 1M x 4.



HM514100L Series Low Power Version

4,194,304-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514100 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514100 has realized high density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514100 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514100 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (128 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function
- Battery Back Up Operation

ORDERING INFORMATION



Part No.	Access Time	Package
HM514100LJP-8	80 ns	350 mil 20-pin
HM514100LJP-10	100 ns	Plastic SOJ
HM514100LJP-12	120 ns	(CP-20DA)
HM514100LZP-8	80 ns	400 mil 20-pin
HM514100LZP-10	100 ns	Plastic ZIP
HM514100LZP-12	120 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	200	—	200	—	200	μA	CMOS Interface RAS, CAS and WE ≥ V _{CC} - 0.2V or ≤ 0.2V, Address and D _{in} : Stable, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	70	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	90	—	80	—	70	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	90	—	80	—	70	mA	t _{PC} = Min	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I _{CC10}	—	300	—	300	—	300	μA	t _{RC} = 125 μs, t _{RAS} ≤ 1 μs V _{CC} - 0.2V ≤ V _{IH} ≤ 6.5V, 0V ≤ V _{IL} ≤ 0.2V WE = V _{IH} , Address and D _{in} : Stable, D _{out} = High-Z	
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while CAS = V_{IL}.
 3. Address can be changed once or less CAS = V_{IH}.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C _{I1}	—	5	pF	1
Input Capacitance (Clocks)	C _{I2}	—	7	pF	1
Output Capacitance (Data-out)	C _O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. CAS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)1, 12, 15

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
RAS Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
RAS Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
CAS to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	128	—	128	—	128	ns	

Read Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 16
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4, 14
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 14, 16
Read Command to Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	t_{RWL}	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	210	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	80	—	100	—	120	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	25	—	25	—	30	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	40	—	45	—	55	—	ns	10



Refresh Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	50	—	50	—	60	ns	14, 16
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	50	—	50	—	60	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	85	—	85	—	100	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode $\overline{\text{WE}}$ Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode $\overline{\text{WE}}$ Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514100-8		HM514100-10		HM514100-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	40	—	50	—	60	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 13. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits— RA_{10} , CA_{10} and CA_0 . This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 16. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




■ TIMING WAVEFORMS


• Read Cycle (1)




• Early Write Cycle (2)




• $\overline{\text{RAS}}$ Only Refresh Cycle (5)




• Hidden Refresh Cycle (6)




• Fast Page Mode Early Write Cycle (9)




• Fast Page Delayed Write Cycle (10)




• Fast Page Mode Read-Modify-Write Cycle (11)




• Test Mode Cycle




• Test Mode Set Cycle (1)




• Test Mode Reset Cycle (2)




• $\overline{\text{RAS}}$ Only Refresh Cycle



• CAS Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (READ)



• CAS Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (WRITE)



HM514101 Series

4,194,304-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514101 is a CMOS dynamic RAM organized 4,194,304 word x 1-bit. HM514101 has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514101 offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM514101 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW (max)
 - Standby Mode 11 mW (max)
- Nibble Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function

ORDERING INFORMATION



Part No.	Access Time	Package
HM514101JP-8	80 ns	350 mil 20-pin Plastic SOJ
HM514101JP-10	100 ns	Plastic SOJ
HM514101JP-12	120 ns	(CP-20DA)
HM514101ZP-8	80 ns	400 mil 20-pin Plastic ZIP
HM514101ZP-10	100 ns	Plastic ZIP
HM514101ZP-12	120 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	70	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	90	—	80	—	70	mA	t _{RC} = Min	
Nibble Mode Current	I _{CC8}	—	90	—	80	—	70	mA	t _{NC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL}.

3. Address can be changed once or less while CAS = V_{IH}.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C _{I1}	—	5	pF	1
Input Capacitance (Clocks)	C _{I2}	—	7	pF	1
Output Capacitance (Data-out)	C _O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12, 13}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 14
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 14
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WCP}	15	—	20	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	210	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	80	—	100	—	120	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	25	—	25	—	30	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	40	—	45	—	55	—	ns	10



Refresh Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Nibble Mode Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Access Time	t _{NAC}	—	25	—	25	—	30	ns	
Nibble Mode Cycle Time	t _{NC}	45	—	45	—	55	—	ns	
Nibble Mode CAS Precharge Time	t _{NCP}	10	—	10	—	15	—	ns	
Nibble Mode CAS Pulse Width	t _{NCA}	25	—	25	—	30	—	ns	
Nibble Mode RAS Hold Time	t _{NRSH}	25	—	25	—	30	—	ns	

Nibble Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Read-Modify-Write Cycle Time	t _{NRWC}	75	—	75	—	90	—	ns	
Nibble Mode Write Command to CAS Lead Time	t _{NCWL}	25	—	25	—	30	—	ns	
Nibble Mode CAS to WE Delay Time	t _{NCWD}	25	—	25	—	30	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514101-8		HM514101-10		HM514101-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	50	—	60	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RCD}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .




10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
13. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—RA10, CA10 and CAO. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
14. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{NAC} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle (1)




• Early Write Cycle (2)




• Delayed Write Cycle (3)




• Read-Modify-Write Cycle (4)




• RAS Only Refresh Cycle (5)




• Hidden Refresh Cycle (6)




• CAS Before RAS Refresh Cycle (7)




• Nibble Mode Read Cycle (8)




• Nibble Mode Early Write Cycle (9)




• Nibble Mode Delayed Write Cycle (10)




• Nibble Mode Read-Modify-Write Cycle (11)



• Test Mode Cycle




Test Mode Set Cycle (1)




• Test Mode Reset Cycle (2)


CAS Before RAS Refresh Cycle




RAS Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (READ)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (WRITE)



HM514101A Series

Preliminary

4,194,304-Word x 1-Bit Dynamic Random Access Memory




DESCRIPTION

The Hitachi HM514101A is a CMOS dynamic RAM organized as 4,194,304-word x 1-bit. HM514101A has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514101A offers Nibble Mode as a high speed access mode.

Multiplexed address input permits the HM514101A to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode550 mW/495 mW/440 mW (max)
 - Standby Mode11 mW (max)
- Nibble Mode Capability
- 1,024 Refresh Cycles(16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function





ORDERING INFORMATION

Part No.	Access Time	Package
HM514101AJ-7	70 ns	350 mil 20-pin
HM514101AJ-8	80 ns	Plastic SOJ
HM514101AJ-10	100 ns	(CP-20DA)
HM514101AS-7	70 ns	300 mil 20-pin
HM514101AS-8	80 ns	Plastic SPJ
HM514101AS-10	100 ns	(CP-20D)
HM514101AZ-7	70 ns	400 mil 20-pin
HM514101AZ-8	80 ns	Plastic ZIP
HM514101AZ-10	100 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
D _{in}	Data-in
D _{out}	Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to + 70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	100	—	90	—	80	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	mA	TTL Interface \overline{RAS} , $\overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface, \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	100	—	90	—	80	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	100	—	90	—	80	mA	$t_{RC} = \text{Min}$	
Nibble Mode Current	I_{CC8}	—	100	—	90	—	80	mA	$t_{NC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = - 5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed ≤ 1 time while $\overline{RAS} = V_{IL}$.

3. Address can be changed ≤ 1 time while $\overline{CAS} = V_{IH}$.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-out)	C_O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12, 13}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3, 14
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 14
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	20	0	25	ns	6



Write Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	tRWL	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	tCWL	20	—	20	—	25	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	155	—	175	—	210	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	tRWD	70	—	80	—	100	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tCWD	20	—	20	—	25	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	tAWD	35	—	40	—	45	—	ns	10

Refresh Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCSR	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	tCHR	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	tRPC	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	tCPN	10	—	10	—	10	—	ns	

Nibble Mode Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Access Time	tNAC	—	20	—	25	—	25	ns	
Nibble Mode Cycle Time	tNC	40	—	45	—	45	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Precharge Time	tNCP	10	—	10	—	10	—	ns	
Nibble Mode $\overline{\text{CAS}}$ Pulse Width	tNCA	20	—	25	—	25	—	ns	
Nibble Mode $\overline{\text{RAS}}$ Hold Time	tNRSH	20	—	25	—	25	—	ns	

Nibble Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Nibble Mode Read-Modify-Write Cycle Time	tNRWC	55	—	75	—	75	—	ns	
Nibble Mode Write Command to $\overline{\text{CAS}}$ Lead Time	tNCWL	20	—	25	—	25	—	ns	
Nibble Mode $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	tNCWD	20	—	25	—	25	—	ns	



Test Mode Cycle

Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t_{WS}	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t_{WS}	10	—	10	—	10	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514101A-7		HM514101A-8		HM514101A-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t_{CPT}	40	—	40	—	50	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 - $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 - An initial pause of 100 μs is required after power-up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 - Test mode operation specified in this data sheet is 8-bit test function with control address bits—RA10, CA10 and CA0 being don't care. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits match each other, the condition of the output data is high level. When the state of test bits do not match, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 - In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{NAC} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



• Delayed Write Cycle




• Read-Modify-Write Cycle




0148-6




• **RAS Only Refresh Cycle**




• **CAS Before RAS Refresh Cycle**




• Hidden Refresh Cycle



• Nibble Mode Delayed Write Cycle




• Nibble Mode Read-Modify-Write Cycle



0148-19




• Test Mode Cycle



0148-14


• Test Mode Set Cycle
WE and CAS Before RAS Refresh Cycle




0148-15




• Test Mode Reset Cycle
CAS Before RAS Refresh Cycle




RAS Only Refresh Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



0148-19



HM514400 Series

1,048,576-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function


ORDERING INFORMATION

Part No.	Access	Package
HM514400JP-8	80 ns	350 mil 20-pin
HM514400JP-10	100 ns	Plastic SOJ
HM514400JP-12	120 ns	(CP-20DA)
HM514400ZP-8	80 ns	400 mil 20-pin
HM514400ZP-10	100 ns	Plastic ZIP
HM514400ZP-12	120 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
I/O ₁ -I/O ₄	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground


HM514400JP Series



(CP-20DA)

3DCP20DA

HM514400ZP Series




(ZP-20)

3DZP20

PIN OUT


HM514400JP Series



0064-1

(Top View)

HM514100ZP Series



0064-2

(Bottom View)



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V _{IL}	- 1.0	—	0.8	V	1
	(Others) V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	70	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	90	—	80	—	70	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	90	—	80	—	70	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL}.

3. Address can be changed once or less while CAS = V_{IH}.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C _{I1}	—	5	pF	1
Input Capacitance (Clocks)	C _{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	C _{I/O}	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. CAS = V_{IH} to disable D_{out}.



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
RAS Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
RAS Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
RAS to CAS Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
RAS Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
CAS Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	25	—	30	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
CAS Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 17
Access Time from CAS	t_{CAC}	—	25	—	25	—	30	ns	3, 4, 13
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 13, 16
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	25	—	25	—	30	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	25	0	30	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	20	0	25	0	30	ns	6
CAS to D_{in} Delay Time	t_{CDD}	20	—	25	—	30	—	ns	

Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	t_{RWL}	25	—	25	—	30	—	ns	
Write Command to CAS Lead Time	t_{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	210	—	245	—	285	—	ns	
RAS to $\overline{\text{WE}}$ Delay Time	t _{RWD}	110	—	135	—	160	—	ns	10
CAS to $\overline{\text{WE}}$ Delay Time	t _{CWD}	55	—	60	—	70	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	70	—	80	—	95	—	ns	10
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	25	—	25	—	30	—	ns	

Refresh Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	50	—	50	—	60	ns	13, 17
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	50	—	50	—	60	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105	—	110	—	130	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode $\overline{\text{WE}}$ Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode $\overline{\text{WE}}$ Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	40	—	50	—	60	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 4. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
 5. Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
 6. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .




8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min) and $t_{AWD} \geq t_{AWD}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is low level. Data output pin is I/O3 and data input pin is I/O2. In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle



• RAS Only Refresh Cycle




• Fast Page Delayed Cycle



0064-13


• Fast Page Mode Read-Modify-Write Cycle




0064-14



• Test Mode Cycle




• Test Mode Set Cycle




• Test Mode Reset Cycle


$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Counter Check Cycle (READ)**



• **CAS Before RAS Refresh Counter Check Cycle (WRITE)**



■ **4M DRAM LOW POWER VERSION**

The specification on the low power version is the same as the standard 4 megabit DRAM with the exception of the following parameters.

Item	Conditions	Specifications
Type No.	4M x 1 1M x 4	HM514100LJP/LZP
Temperature	—	0–55°C
I _{CC2} (Standby CMOS Interface)	RAS, CAS, WE ≥ V _{CC} – 0.2V Other Pin ≥ V _{CC} – 0.2V or ≤ 0.2V (Address and D _{in} is Stable) D _{out} : High-Z	200 μA max
I _{CC10} (Standby with CBR Refresh)	t _{RC} = 125 μs, t _{RAS} ≤ 1 μs V _{IL1} ≥ V _{CC} – 0.2V, V _{IL} ≤ 0.2V WE and OE = V _{IH} , Address and D _{in} is Stable D _{out} : High-Z	300 μA max
Refresh t _{REF}	—	128 ms



HM514400L Series Low Power Version

1,048,576-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514400 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514400 has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM514400 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514400 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (128 ms)
- 3 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh
- Test Function
- Battery Back Up Operation

ORDERING INFORMATION



Part No.	Access	Package
HM514400LJP-8	80 ns	350 mil 20-pin
HM514400LJP-10	100 ns	Plastic SOJ
HM514400LJP-12	120 ns	(CP-20DA)
HM514400LZP-8	80 ns	400 mil 20-pin
HM514400LZP-10	100 ns	Plastic ZIP
HM514400LZP-12	120 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
I/O ₁ -I/O ₄	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V_{IL}	- 1.0	—	0.8	V	1
	(Others) V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	mA	\overline{RAS} , CAS Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	mA	TTL Interface \overline{RAS} , CAS = V_{IH} , $D_{out} = \text{High-Z}$	
		—	200	—	200	—	200	μA	CMOS Interface \overline{RAS} , CAS and $\overline{WE} \geq$ $V_{CC} - 0.2V$ or $\leq 0.2V$, Address and D_{in} : Stable, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, CAS = V_{IL} , $D_{out} = \text{Enable}$	1
CAS Before \overline{RAS} Refresh Current	I_{CC6}	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	90	—	80	—	70	mA	$t_{PC} = \text{Min}$	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I_{CC10}	—	300	—	300	—	300	μA	$t_{RC} = 125 \mu\text{s}$, $t_{RAS} \leq 1 \mu\text{s}$ $V_{CC} - 0.2V \leq$ $V_{IH} \leq 6.5V$, $0V \leq V_{IL} \leq 0.2V$, \overline{WE} and $\overline{OE} = V_{IH}$, Address and D_{in} : Stable, $D_{out} = \text{High-Z}$	
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while CAS = V_{IH} .



HM514400L Series

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $CAS = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
\overline{RAS} Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
\overline{RAS} Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	20	—	25	—	30	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
CAS Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	128	—	128	—	128	ms	

Read Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 17
Access Time from \overline{CAS}	t_{CAC}	—	25	—	25	—	30	ns	3, 4, 13, 17
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 13, 16, 17
Access Time from \overline{OE}	t_{OAC}	—	25	—	25	—	30	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	ns	18
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	ns	18
Column Address to \overline{RAS} Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	25	0	30	ns	6
Output Buffer Turn-off to \overline{OE}	t_{OFF2}	0	20	0	25	0	30	ns	6
\overline{CAS} to D_{in} Delay Time	t_{CDD}	20	—	25	—	30	—	ns	



Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	t _{RWL}	25	—	25	—	30	—	ns	
Write Command to CAS Lead Time	t _{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	20	—	25	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	210	—	245	—	285	—	ns	
RAS to WE Delay Time	t _{RWD}	110	—	135	—	160	—	ns	10
CAS to WE Delay Time	t _{CWD}	55	—	60	—	70	—	ns	10
Column Address to WE Delay Time	t _{AWD}	70	—	80	—	95	—	ns	10
OE Hold Time from WE	t _{OEH}	25	—	25	—	30	—	ns	

Refresh Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	50	—	50	—	60	ns	13, 17
RAS Hold Time from CAS Precharge	t _{RHCP}	50	—	50	—	60	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105	—	110	—	130	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514400-8		HM514400-10		HM514400-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	50	—	60	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RAC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CA0. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle (1)



0065-3




• Early Write Cycle (2)



0065-5


• Delayed Write Cycle (3)



0065-6




• Hidden Refresh Cycle (6)



0065-9


• CAS Before RAS Refresh Cycle (7)



0065-10




• Fast Page Mode Read Cycle (8)



0085-11




• Fast Page Mode Read-Modify-Write Cycle (11)



0065-14


• Test Mode Cycle




0065-15




• Test Mode Set Cycle (1)




• Test Mode Reset Cycle (2)




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Counter Check Cycle, (READ)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle, (WRITE)



HM514410 Series

Preliminary

1,048,576-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514410 is a CMOS dynamic RAM organized 1,048,576 word x 4-bit. HM514410 has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514410 offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514410 to be packaged in standard 20-pin plastic SOJ and 20-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function
- Write per Bit Capability

ORDERING INFORMATION



Part No.	Access Time	Package
HM514410JP-8	80 ns	350 mil 20-pin
HM514410JP-10	100 ns	Plastic SOJ
HM514410JP-12	120 ns	(CP-20DA)
HM514410ZP-8	80 ns	400 mil 20-pin
HM514410ZP-10	100 ns	Plastic ZIP
HM514410ZP-12	120 ns	(ZP-20)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
W ₁ /IO ₁ -W ₄ /IO ₄	Write Select/Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Write per Bit/Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V_{SS}	0	0	0	V		
	V_{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V_{IL}	- 1.0	—	0.8	V	1
	(Others)	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	90	—	80	—	70	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	90	—	80	—	70	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.

• Capacitance ($T_A = 25^\circ C$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .



HM514410 Series

• AC Characteristics ($T_A = 0$ to 70°C , $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	25	—	30	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3, 17
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4, 13, 17
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5, 13, 16, 17
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	25	—	25	—	30	ns	17
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	25	0	30	ns	6
Output Buffer Turn-off Time to $\overline{\text{OE}}$	t_{OFF2}	0	20	0	25	0	30	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	20	—	25	—	30	—	ns	

Write Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	25	—	25	—	30	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	25	—	25	—	30	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11



Read-Modify-Write Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	210	—	245	—	285	—	ns	
RAS to WE Delay Time	t _{RWD}	110	—	135	—	160	—	ns	10
CAS to WE Delay Time	t _{CWD}	55	—	60	—	70	—	ns	10
Column Address to WE Delay Time	t _{AWD}	70	—	80	—	95	—	ns	10
OE Hold Time from WE	t _{OEH}	25	—	25	—	30	—	ns	

Refresh Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
CAS Precharge Time (Normal Mode)	t _{CPN}	10	—	10	—	15	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	50	—	50	—	60	ns	13, 17
RAS Hold Time from CAS Precharge	t _{RHCP}	50	—	50	—	60	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	105	—	110	—	130	—	ns	
CAS Precharge to WE Delay Time	t _{CPW}	80	—	85	—	100	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WS}	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t _{WH}	20	—	20	—	20	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CP}	40	—	50	—	60	—	ns	


Write per Bit^{18, 19}

Parameter	Symbol	HM514410-8		HM514410-10		HM514410-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write per Bit Setup Time	t _{WBS}	0	—	0	—	0	—	ns	
Write per Bit Hold Time	t _{WBH}	12	—	15	—	15	—	ns	
Write per Bit Selection Setup Time	t _{WDS}	0	—	0	—	0	—	ns	
Write per Bit Selection Hold Time	t _{WDH}	12	—	15	—	15	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits—CAO. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{CAC} , t_{AA} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 18. When using the write-per-bit capability, $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls.
 19. The data bits to which the write operation is applied can be specified by keeping W1/IO₁, W2/IO₂, W3/IO₃ and W4/IO₄ high with setup and hold time referenced to the $\overline{\text{RAS}}$ negative transition.


• Delayed Write Cycle (3)




0067-6




• Hidden Refresh Cycle (6)



• CAS Before RAS Refresh Cycle (7)




• Fast Page Mode Read Cycle (8)



0067-11




• Fast Page Mode Early Write Cycle (9)



0067-12


• Fast Page Delayed Write Cycle (10)



0067-13




• Fast Page Mode Read-Modify-Write Cycle (11)



0067-14


• Test Mode Cycle




0067-15




• Test Mode Set Cycle (1)



• Test Mode Reset Cycle (2)




• **RAS Only Refresh Cycle**



0067-18


• **CAS Before RAS Refresh Counter Check Cycle, (READ)**



0067-19



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle, (WRITE)



0067-20



1,048,576-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514410A is a CMOS dynamic RAM organized 1,048,576-word x 4-bit. HM514400A has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514410A offers Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM514410A to be packaged in standard 350 mil 20-pin plastic SOJ, standard 300 mil 20-pin plastic SOJ, standard 400 mil 20-pin plastic ZIP, 20-pin plastic TSOP I, 20-pin plastic TSOP I reverse type, 20-pin plastic TSOP II, and 20-pin plastic TSOP II reverse type.

FEATURES







- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 577.5 mW/550 mW/495 mW/440 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Test Function
- Write per Bit Capability

ORDERING INFORMATION

Part No.	Access Time	Package
HM514410AJ-6	60 ns	350 mil 20-pin
HM514410AJ-7	70 ns	Plastic SOJ
HM514410AJ-8	80 ns	(CP-20DA)
HM514410AJ-10	100 ns	
HM514410AS-6	60 ns	300 mil 20-pin
HM514410AS-7	70 ns	Plastic SOJ
HM514410AS-8	80 ns	(CP-20D)
HM514410AS-10	100 ns	
HM514410AZ-6	60 ns	400 mil 20-pin
HM514410AZ-7	70 ns	Plastic ZIP
HM514410AZ-8	80 ns	(ZP-20)
HM514410AZ-10	100 ns	
HM514410AT-6	60 ns	20-pin
HM514410AT-7	70 ns	Plastic TSOP I
HM514410AT-8	80 ns	(TFP-20DA)
HM514410AT-10	100 ns	
HM514410AR-6	60 ns	20-pin
HM514410AR-7	70 ns	Plastic TSOP I
HM514410AR-8	80 ns	Reverse Type
HM514410AR-10	100 ns	(TFP-20DAR)
HM514410ATT-6	60 ns	20-pin
HM514410ATT-7	70 ns	Plastic TSOP II
HM514410ATT-8	80 ns	(TTP-20D)
HM514410ATT-10	100 ns	
HM514410ARR-6	60 ns	20-pin
HM514410ARR-7	70 ns	Plastic TSOP II
HM514410ARR-8	80 ns	Reverse Type
HM514410ARR-10	100 ns	(TTP-20DR)



■ PIN OUT



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
W1/IO ₁ -W4/IO ₄	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WB/WE	Read/Write Enable
OE	Output Enable
VCC	Power (+ 5V)
VSS	Ground



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V_{SS}	0	0	0	V		
	V_{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V_{IL}	- 1.0	—	0.8	V	1
	(Others)	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	110	—	100	—	90	—	80	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	—	1	mA	CMOS Interface \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	110	—	100	—	90	—	80	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	110	—	100	—	90	—	80	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	110	—	100	—	90	—	80	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed ≤ 1 time while $\overline{RAS} = V_{IL}$.
 3. Address can be changed ≤ 1 time while $\overline{CAS} = V_{IH}$.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\text{CAS} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	15	—	20	—	20	—	25	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	ns	
CAS Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	



Read Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	—	100	ns	2, 3, 17
Access Time from CAS	t _{CAC}	—	15	—	20	—	20	—	25	ns	3, 4, 13, 17
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	ns	3, 5, 13, 17
Access Time from OE	t _{OAC}	—	15	—	20	—	20	—	25	ns	3, 17
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	ns	20
Read Command Hold Time to RAS	t _{RRH}	0	—	0	—	0	—	0	—	ns	20
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	15	0	20	0	20	0	25	ns	6
Output Buffer Turn-off to OE	t _{OFF2}	0	15	0	20	0	20	0	25	ns	6
CAS to D _{in} Delay Time	t _{CDD}	15	—	20	—	20	—	25	—	ns	

Write Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	15	—	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	150	—	180	—	200	—	245	—	ns	
RAS to WE Delay Time	t _{RWD}	80	—	95	—	105	—	135	—	ns	10
CAS to WE Delay Time	t _{CWD}	35	—	45	—	45	—	60	—	ns	10
Column Address to WE Delay Time	t _{AWD}	50	—	60	—	65	—	80	—	ns	10
OE Hold Time from WE	t _{OEH}	15	—	20	—	20	—	25	—	ns	



Refresh Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh) Cycle	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh) Cycle	t _{CHR}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	
CAS Precharge to Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	35	—	40	—	45	—	50	ns	3, 13, 17
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t _{CPW}	55	—	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	80	—	95	—	100	—	110	—	ns	

Test Mode Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
Test Mode WE Hold Time	t _{WH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	40	—	40	—	40	—	50	—	ns	



Write Per Bit^{18, 19}


Parameter	Symbol	HM514410A-6		HM514410A-7		HM514410A-8		HM514410A-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write per Bit Setup Time	tWBS	0	—	0	—	0	—	0	—	ns	
Write per Bit Hold Time	tWBH	10	—	10	—	10	—	15	—	ns	
Write per Bit Selection Setup Time	tWDS	0	—	0	—	0	—	0	—	ns	
Write per Bit Selection Hold Time	tWDS	10	—	10	—	10	—	15	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 - $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 - t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 - In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device.
 - Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits—CA0. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ only refresh cycle or a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle.
 - In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 - When using the write per bit capability, $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls.
 - The data bits to which the write operation is applied can be specified by keeping W1/IO₁, W2/IO₂, W3/IO₃, and W4/IO₄ high with setup and hold time referenced to the $\overline{\text{RAS}}$ negative transition.
 - Either t_{RCH} or t_{RRH} shall be satisfied.



■ TIMING WAVEFORMS


• Read Cycle




0149-7




• Early Write Cycle




• Delayed Write Cycle




• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Cycle**




• Hidden Refresh Cycle




0149-13



• Fast Page Mode Early Write Cycle




• Fast Page Delayed Cycle



0149-16




• Test Mode Cycle



0149-18


• Test Mode Set Cycle



0149-19




• CAS Before RAS Refresh Cycle



0149-20

• RAS Only Refresh Cycle




* Refresh Address A0 ~ A9 (AX0 ~ AX9)

** : Don't care


0149-21



• CAS Before RAS Refresh Counter Check Cycle (Read)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



HM514800 Series

Preliminary

524,288-Word x 8-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514800 are CMOS dynamic RAM organized as 524,288-word x 8-bit. HM514800 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514800 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514800 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 605 mW/550 mW/495 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM514800JP-7	70 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM514800JP-8	80 ns	
HM514800JP-10	100 ns	
HM514800ZP-7	70 ns	400 mil 28-pin Plastic ZIP (ZP-28)
HM514800ZP-8	80 ns	
HM514800ZP-10	100 ns	

PIN DESCRIPTION

Pin Name	Function
A_0 - A_9	Address Input —Row Address A_0 - A_9 —Column Address A_0 - A_8 —Refresh Address A_0 - A_9
I/O_0 - I/O_7	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V_{CC}	Power (+5V)
V_{SS}	Ground



PIN OUT



Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to change without notice.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	- 1.0	—	0.8	V	1
	(Others)	V _{IL}	- 2.0	—	0.8	V	1

Notes: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	110	—	100	—	90	mA	RAS, CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface, RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	110	—	100	—	90	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	110	—	100	—	90	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	110	—	100	—	90	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	



Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
RAS to \overline{WE} Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10
CAS to \overline{WE} Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10
Column Address to \overline{WE} Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 13
\overline{OE} to Hold Time from \overline{WE}	t _{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from \overline{CAS} Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to \overline{WE} Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.




■ TIMING WAVEFORMS


• Read Cycle



• Early Write Cycle




• Delayed Write Cycle




0077-5




• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




0077-10




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




0077-13



• CAS Before RAS Refresh Counter Check Cycle (Read)



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



524,288-Word x 8-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514800 are CMOS dynamic RAM organized as 524,288-word x 8-bit. HM514800 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514800 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514800 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

■ FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 605 mW/550 mW/495 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (128 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back-up Operation

■ ORDERING INFORMATION



Part No.	Access Time	Package
HM514800LJP-7	70 ns	400 mil 28-pin Plastic SOJ
HM514800LJP-8	80 ns	Plastic SOJ (CP-28D)
HM514800LJP-10	100 ns	
HM514800LZP-7	70 ns	400 mil 28-pin Plastic ZIP
HM514800LZP-8	80 ns	Plastic ZIP (ZP-28)
HM514800LZP-10	100 ns	

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input —Row Address A ₀ -A ₉ —Column Address A ₀ -A ₈ —Refresh Address A ₀ -A ₉
I/O ₀ -I/O ₇	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



■ PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	-1.0	—	0.8	V	1
	(Others)	V _{IL}	-2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	110	—	100	—	90	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$, D _{out} = High-Z	
		—	200	—	200	—	200	μA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2V$, D _{out} = High-Z	
$\overline{\text{RAS}}$ Only Refresh Current	I _{CC3}	—	110	—	100	—	90	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, D _{out} = Enable	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I _{CC6}	—	110	—	100	—	90	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	110	—	100	—	90	mA	t _{PC} = Min	1, 3
Battery Back-up Current (Standby with CBR Refresh)	I _{CC10}	—	300	—	300	—	300	μA	Standby: CMOS Interface D _{out} = High-Z CBR Refresh: t _{RC} = 125 μs t _{RAS} ≤ 1 μs, $\overline{\text{CAS}} = V_{IL}$, WE = V _{IH}	4
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.
 4. V_{IH} ≥ V_{CC} - 0.2V, V_{IL} ≤ 0.2V.



HM514800L Series

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	128	—	128	—	125	ms	

Read Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	



Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
RAS to \overline{WE} Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10
CAS to \overline{WE} Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10
Column Address to \overline{WE} Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 13
\overline{OE} Hold Time from \overline{WE}	t _{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
CAS Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from \overline{CAS} Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
\overline{RAS} Hold Time from \overline{CAS} Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to \overline{WE} Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514800-7		HM514800-8		HM514800-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or T_{RRH} must be satisfied for a read cycle.




• Early Write Cycle




• Delayed Write Cycle




• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




0076-10




• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



HM514900 Series

Preliminary

524,288-Word x 9-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514900 are CMOS dynamic RAM organized as 524,288-word x 9-bit. HM514900 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514900 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514900 to be packaged in standard 400 mil 28-pin plastic SOJ, standard 400 mil 28-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 605 mW/550 mW/495 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM514900JP-7	70 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM514900JP-8	80 ns	
HM514900JP-10	100 ns	
HM514900ZP-7	70 ns	400 mil 28-pin Plastic ZIP (ZP-28)
HM514900ZP-8	80 ns	
HM514900ZP-10	100 ns	

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input —Row Address A ₀ -A ₉ —Column Address A ₀ -A ₈ —Refresh Address A ₀ -A ₉
I/O ₀ -I/O ₈	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V_{SS}	0	0	0	V		
	V_{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V_{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V_{IL}	- 1.0	—	0.8	V	1
	(Others)	V_{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	110	—	100	—	90	mA	\overline{RAS} , CAS Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	mA	TTL Interface \overline{RAS} , CAS = V_{IH} , $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface, \overline{RAS} , CAS $\geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	110	—	100	—	90	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$, CAS = V_{IL} , $D_{out} = \text{Enable}$	1
CAS Before \overline{RAS} Refresh Current	I_{CC6}	—	110	—	100	—	90	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	110	—	100	—	90	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.

3. Address can be changed once or less while CAS = V_{IH} .



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	



HM514900 Series

Write Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ to Hold Time from $\overline{\text{WE}}$	t _{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	


Counter Test Cycle

Parameter	Symbol	HM514900-7		HM514900-8		HM514900-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

• Early Write Cycle




• Delayed Write Cycle




0092-5



• Read-Modify-Write Cycle




• RAS Only Refresh Cycle



0092-7


• CAS Before \overline{RAS} Refresh Cycle




0092-8




• Hidden Refresh Cycle




• Fast Page Mode Early Write Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



262,144-Word x 16-Bit Dynamic Random Access Memory


DESCRIPTION

The Hitachi HM514260 are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514260 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514260 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514260 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode935 mW/825 mW/715 mW (max)
 - Standby Mode.....11 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycles(8 ms)
- 2CAS Byte Control
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh



ORDERING INFORMATION

Part No.	Access Time	Package
HM514260JP-7	70 ns	400 mil 40-pin
HM514260JP-8	80 ns	Plastic SOJ
HM514260JP-10	100 ns	(CP-40D)
HM514260ZP-7	70 ns	475 mil 40-pin
HM514260ZP-8	80 ns	Plastic ZIP
HM514260ZP-10	100 ns	(ZP-40)

PIN DESCRIPTION

Pin Name	Function
A_0 - A_8	Address Input —Row Address A_0 - A_8 —Column Address A_0 - A_8 —Refresh Address A_0 - A_8
I/O_0 - I/O_{15}	Data-in/Data-out
\overline{RAS}	Row Address Strobe
\overline{UCAS} , \overline{LCAS}	Column Address Strobe
\overline{WE}	Read/Write Enable
\overline{OE}	Output Enable
V_{CC}	Power (+ 5V)
V_{SS}	Ground

PIN OUT

HM514260JP Series	
V_{CC} □ 1	40 □ V_{SS}
I/O_0 □ 2	39 □ I/O_{15}
I/O_1 □ 3	38 □ I/O_{14}
I/O_2 □ 4	37 □ I/O_{13}
I/O_3 □ 5	36 □ I/O_{12}
V_{CC} □ 6	35 □ V_{SS}
I/O_4 □ 7	34 □ I/O_{11}
I/O_5 □ 8	33 □ I/O_{10}
I/O_6 □ 9	32 □ I/O_9
I/O_7 □ 10	31 □ I/O_8
NC □ 11	30 □ NC
NC □ 12	29 □ \overline{LCAS}
\overline{WE} □ 13	28 □ \overline{UCAS}
RAS □ 14	27 □ \overline{OE}
NC □ 15	26 □ A_8
A_0 □ 16	25 □ A_7
A_1 □ 17	24 □ A_6
A_2 □ 18	23 □ A_5
A_3 □ 19	22 □ A_4
V_{CC} □ 20	21 □ V_{SS}

0150-1

(Top View)

HM514260ZP Series		
I/O_9	2	1 I/O_8
I/O_{11}	4	3 I/O_{10}
I/O_{12}	6	5 V_{SS}
I/O_{14}	8	7 I/O_{13}
V_{SS}	10	9 I/O_{15}
I/O_0	12	11 V_{CC}
I/O_2	14	13 I/O_1
V_{CC}	16	15 I/O_3
I/O_5	18	17 I/O_4
I/O_7	20	19 I/O_6
NC	22	21 NC
\overline{RAS}	24	23 \overline{WE}
A_0	26	25 NC
A_2	28	27 A_1
V_{CC}	30	29 A_3
A_4	32	31 V_{SS}
A_6	34	33 A_5
A_8	36	35 A_7
\overline{UCAS}	38	37 \overline{OE}
NC	40	39 \overline{LCAS}

(Bottom View)

■ TRUTH TABLE

Inputs					I/O		Operation
RAS	LCAS	UCAS	WE	OE	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D _{out}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{out}	Upper Byte Read
L	L	L	H	L	D _{out}	D _{out}	Word Read
L	L	H	L	H	D _{in}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	L	L	H	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	- 1.0	—	0.8	V	1
	(Others)	V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	170	—	150	—	130	mA	RAS Cycling LCAS or UCAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, LCAS, UCAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface, RAS, LCAS, UCAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	150	—	130	—	110	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , LCAS or UCAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	150	—	130	—	110	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	130	—	120	—	110	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	



HM514260 Series

• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) (continued)

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 7\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	ms	



Read Cycle

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from CAS	t _{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t _{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from OE	t _{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to OE	t _{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D _{in} Delay Time	t _{CDD}	15	—	15	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ to Hold Time from $\overline{\text{WE}}$	t _{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t _{CPN}	10	—	10	—	10	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514260-7		HM514260-8		HM514260-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	

- Notes:
- AC measurements assume t_T = 5 ns.
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 - Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 - t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 - Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 - t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min) and t_{CPW} ≥ t_{CPW} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 - t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 - In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 - Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 - When both $\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$ go low at the same time, all 16 bits data are written into the device. $\overline{\text{LCAS}}$ or $\overline{\text{UCAS}}$ cannot be staggered within the same write/read cycles.



■ TIMING WAVEFORMS


• Read Cycle




0150-2



• Early Write Cycle




• Delayed Write Cycle



0150-4




• Read-Modify-Write Cycle




0150-5




• **RAS Only Refresh Cycle**




• **CAS Before RAS Refresh Cycle**




• Hidden Refresh Cycle



• Fast Page Mode Early Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




0150-12



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



HM514170 Series

Preliminary

262,144-Word x 16-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514170 are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514170 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514170 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514170 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 770 mW/660 mW/550 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 2WE Byte Control
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION

Part No.	Access Time	Package
HM514170JP-7	70 ns	400 mil 40-pin
HM514170JP-8	80 ns	Plastic SOJ
HM514170JP-10	100 ns	(CP-40D)
HM514170ZP-7	70 ns	475 mil 40-pin
HM514170ZP-8	80 ns	Plastic ZIP
HM514170ZP-10	100 ns	(ZP-40)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input —Row Address A ₀ -A ₉ —Column Address A ₀ -A ₇ —Refresh Address A ₀ -A ₉
I/O ₀ -I/O ₁₅	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{UWE}}, \overline{\text{LWE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT

HM514170JP Series	
V _{CC} □ 1	40 □ V _{SS}
I/O ₀ □ 2	39 □ I/O ₁₅
I/O ₁ □ 3	38 □ I/O ₁₄
I/O ₂ □ 4	37 □ I/O ₁₃
I/O ₃ □ 5	36 □ I/O ₁₂
V _{CC} □ 6	35 □ V _{SS}
I/O ₄ □ 7	34 □ I/O ₁₁
I/O ₅ □ 8	33 □ I/O ₁₀
I/O ₆ □ 9	32 □ I/O ₉
I/O ₇ □ 10	31 □ I/O ₈
NC □ 11	30 □ NC
$\overline{\text{LWE}}$ □ 12	29 □ $\overline{\text{NC}}$
$\overline{\text{UWE}}$ □ 13	28 □ $\overline{\text{CAS}}$
$\overline{\text{RAS}}$ □ 14	27 □ $\overline{\text{OE}}$
A ₉ □ 15	26 □ A ₈
A ₀ □ 16	25 □ A ₇
A ₁ □ 17	24 □ A ₆
A ₂ □ 18	23 □ A ₅
A ₃ □ 19	22 □ A ₄
V _{CC} □ 20	21 □ V _{SS}

0159-1
(Top View)

HM514170ZP Series	
I/O ₉ 2	1 I/O ₈
I/O ₁₁ 4	3 I/O ₁₀
I/O ₁₂ 6	5 V _{SS}
I/O ₁₄ 8	7 I/O ₁₃
V _{SS} 10	9 I/O ₁₅
I/O ₀ 12	11 V _{CC}
I/O ₂ 14	13 I/O ₁
V _{CC} 16	15 I/O ₃
I/O ₅ 18	17 I/O ₄
I/O ₇ 20	19 I/O ₅
$\overline{\text{LWE}}$ 22	21 NC
$\overline{\text{RAS}}$ 24	23 $\overline{\text{UWE}}$
A ₀ 26	25 NC
A ₂ 28	27 A ₁
V _{CC} 30	29 A ₃
A ₄ 32	31 V _{SS}
A ₆ 34	33 A ₅
A ₈ 36	35 A ₇
$\overline{\text{CAS}}$ 38	37 $\overline{\text{OE}}$
NC 40	39 NC

(Bottom View)



■ TRUTH TABLE

Inputs					I/O		Operation
RAS	LWE	UWE	CAS	OE	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	H	H	L	L	D _{out}	D _{out}	Word Read
L	L	H	L	H	D _{in}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	H	H	L	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V _{IL}	-1.0	—	0.8	V	1
	(Others) V _{IL}	-2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	140	—	120	—	100	mA	RAS Cycling CAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	150	—	130	—	110	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	150	—	130	—	110	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	130	—	120	—	110	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	



• **DC Electrical Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) (continued)

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 7\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed ≤ 1 time while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed ≤ 1 time while $\overline{\text{CAS}} = V_{IH}$.

• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Electrical Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15}
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	



Read Cycle

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ to Hold Time from $\overline{\text{WE}}$	t_{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t_{CPN}	10	—	10	—	10	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514170-7		HM514170-8		HM514170-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	

- Notes:
- AC measurements assume t_r = 5 ns.
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 - t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 - Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 - t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min) and t_{CPW} ≥ t_{CPW} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 - t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles is required.
 - In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 - Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 - When both $\overline{\text{LWE}}$ and $\overline{\text{UWE}}$ go low at the same time, all 16-bits data are written into the device. $\overline{\text{LWE}}$ and $\overline{\text{UWE}}$ cannot be staggered within the same write cycles.



■ TIMING WAVEFORMS


• Read Cycle




0159-2




• Early Write Cycle




• Delayed Write Cycle




• **RAS Only Refresh Cycle**



• **CAS Before RAS Refresh Cycle**




• Hidden Refresh Cycle




0159-8




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle



0159-12




• CAS Before RAS Refresh Counter Check Cycle (Read)



0159-13



• CAS Before RAS Refresh Counter Check Cycle (Write)



HM514280 Series

Preliminary

262,144-Word x 18-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514280 are CMOS dynamic RAM organized as 262,144-word x 18-bit. HM514280 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514280 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514280 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode935 mW/825 mW/715 mW (max)
 - Standby Mode.....11 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycles(8 ms)
- 2CAS Byte Control
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION

Part No.	Access Time	Package
HM514280JP-7	70 ns	400 mil 40-pin
HM514280JP-8	80 ns	Plastic SOJ
HM514280JP-10	100 ns	(CP-40D)
HM514280ZP-7	70 ns	475 mil 40-pin
HM514280ZP-8	80 ns	Plastic ZIP
HM514280ZP-10	100 ns	(ZP-40)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
—Row Address	A ₀ -A ₈
—Column Address	A ₀ -A ₈
—Refresh Address	A ₀ -A ₈
I/O ₀ -I/O ₁₇	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT

HM514280JP Series

V _{CC} □ 1	40 □ V _{SS}
I/O0 □ 2	39 □ I/O17
I/O1 □ 3	38 □ I/O16
I/O2 □ 4	37 □ I/O15
I/O3 □ 5	36 □ I/O14
V _{CC} □ 6	35 □ V _{SS}
I/O4 □ 7	34 □ I/O13
I/O5 □ 8	33 □ I/O12
I/O6 □ 9	32 □ I/O11
I/O7 □ 10	31 □ I/O10
I/O8 □ 11	30 □ I/O9
NC □ 12	29 □ $\overline{\text{LCAS}}$
$\overline{\text{WE}}$ □ 13	28 □ $\overline{\text{UCAS}}$
$\overline{\text{RAS}}$ □ 14	27 □ $\overline{\text{OE}}$
NC □ 15	26 □ A8
A0 □ 16	25 □ A7
A1 □ 17	24 □ A6
A2 □ 18	23 □ A5
A3 □ 19	22 □ A4
V _{CC} □ 20	21 □ V _{SS}

0151-1

(Top View)

HM514280ZP Series

I/O11	2	1	I/O10
I/O13	4	3	I/O12
I/O14	6	5	V _{SS}
I/O16	8	7	I/O15
V _{SS}	10	9	I/O17
I/O0	12	11	V _{CC}
I/O2	14	13	I/O1
V _{CC}	16	15	I/O3
I/O5	18	17	I/O4
I/O7	20	19	I/O6
NC	22	21	I/O8
$\overline{\text{RAS}}$	24	23	$\overline{\text{WE}}$
A0	26	25	NC
A2	28	27	A1
V _{CC}	30	29	A3
A4	32	31	V _{SS}
A6	34	33	A5
A8	36	35	A7
$\overline{\text{UCAS}}$	38	37	$\overline{\text{OE}}$
I/O9	40	39	$\overline{\text{LCAS}}$

(Bottom View)



■ TRUTH TABLE

Inputs					I/O		Operation
$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O ₀ -I/O ₈	I/O ₉ -I/O ₁₇	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D _{out}	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D _{out}	Upper Byte Read
L	L	L	H	L	D _{out}	D _{out}	Word Read
L	L	H	L	H	D _{in}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	L	L	H	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V _{IL}	- 1.0	—	0.8	V	1
	(Others) V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	170	—	150	—	130	mA	RAS Cycling LCAS or UCAS Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, LCAS, UCAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, LCAS, UCAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
$\overline{\text{RAS}}$ Only Refresh Current	I _{CC3}	—	150	—	130	—	110	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , LCAS or UCAS = V _{IL} , D _{out} = Enable	1
$\overline{\text{CAS}}$ Before RAS Refresh Current	I _{CC6}	—	150	—	130	—	110	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	130	—	120	—	110	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) (continued)

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 7\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed ≤ 1 time while $\overline{RAS} = V_{IL}$.
 3. Address can be changed ≤ 1 time while \overline{LCAS} and $\overline{UCAS} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. \overline{LCAS} and $\overline{UCAS} = V_{IH}$ to disable D_{out} .

• AC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15}
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
\overline{RAS} Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
\overline{CAS} Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	



Read Cycle

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t_{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t_{CPN}	10	—	10	—	10	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t _{ACP}	—	40	—	45	—	50	ns	3, 13
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	t _{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	95	—	100	—	110	—	ns	

Counter Test Cycle


Parameter	Symbol	HM514280-7		HM514280-8		HM514280-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	50	—	50	—	50	—	ns	

- Notes:
- AC measurements assume $t_f = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 - t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 - In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 - Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 - When both \overline{LCAS} and \overline{UCAS} go low at the same time, all 18-bits data are written into the device. \overline{LCAS} and \overline{UCAS} cannot be staggered within the same write/read cycles.



■ TIMING WAVEFORMS


• Read Cycle




0151-2



• Early Write Cycle




• Delayed Write Cycle



0151-4




• Read-Modify-Write Cycle




0151-5




• $\overline{\text{RAS}}$ Only Refresh Cycle



• CAS Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle




0151-8




• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle



• CAS Before RAS Refresh Counter Check Cycle (Read)



• CAS Before RAS Refresh Counter Check Cycle (Write)



0151-14



HM514190 Series

Preliminary

262,144-Word x 18-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM514190 are CMOS dynamic RAM organized as 262,144-word x 18-bit. HM514190 have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514190 offer Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM514190 to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 770 mW/660 mW/550 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 2 $\overline{\text{WE}}$ Byte Control
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION

Part No.	Access Time	Package
HM514190JP-7	70 ns	400 mil 40-pin Plastic SOJ
HM514190JP-8	80 ns	(CP-40D)
HM514190JP-10	100 ns	
HM514190ZP-7	70 ns	475 mil 40-pin Plastic ZIP
HM514190ZP-8	80 ns	(ZP-40)
HM514190ZP-10	100 ns	

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
—Row Address	A ₀ -A ₉
—Column Address	A ₀ -A ₇
—Refresh Address	A ₀ -A ₉
I/O ₀ -I/O ₁₇	Data-in/Data-out
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$, L $\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT

HM514190JP Series	
V _{CC} □ 1	40 □ V _{SS}
I/O0 □ 2	39 □ I/O17
I/O1 □ 3	38 □ I/O16
I/O2 □ 4	37 □ I/O15
I/O3 □ 5	36 □ I/O14
V _{CC} □ 6	35 □ V _{SS}
I/O4 □ 7	34 □ I/O13
I/O5 □ 8	33 □ I/O12
I/O6 □ 9	32 □ I/O11
I/O7 □ 10	31 □ I/O10
I/O8 □ 11	30 □ I/O9
$\overline{\text{LWE}}$ □ 12	29 □ NC
$\overline{\text{WE}}$ □ 13	28 □ $\overline{\text{CAS}}$
RAS □ 14	27 □ $\overline{\text{OE}}$
A9 □ 15	26 □ A8
A0 □ 16	25 □ A7
A1 □ 17	24 □ A6
A2 □ 18	23 □ A5
A3 □ 19	22 □ A4
V _{CC} □ 20	21 □ V _{SS}

(Top View) 0152-1

HM514190ZP Series	
I/O11 2	1 I/O10
I/O13 4	3 I/O12
I/O14 6	5 V _{SS}
I/O16 8	7 I/O15
V _{SS} 10	9 I/O17
I/O0 12	11 V _{CC}
I/O2 14	13 I/O1
V _{CC} 16	15 I/O3
I/O5 18	17 I/O4
I/O7 20	19 I/O6
$\overline{\text{LWE}}$ 22	21 I/O8
$\overline{\text{RAS}}$ 24	23 $\overline{\text{WE}}$
A0 26	25 A9
A2 28	27 A1
V _{CC} 30	29 A3
A4 32	31 V _{SS}
A6 34	33 A5
A8 36	35 A7
$\overline{\text{CAS}}$ 38	37 $\overline{\text{OE}}$
I/O9 40	39 NC

(Bottom View)



■ TRUTH TABLE

Inputs					I/O		Operation
$\overline{\text{RAS}}$	$\overline{\text{LWE}}$	$\overline{\text{UWE}}$	$\overline{\text{CAS}}$	$\overline{\text{OE}}$	I/O ₀ -I/O ₈	I/O ₉ -I/O ₁₇	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	H	H	L	L	D _{out}	D _{out}	Word Read
L	L	H	L	H	D _{in}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	H	H	L	H	High-Z	High-Z	

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	(I/O Pin) V _{IL}	- 1.0	—	0.8	V	1
	(Others) V _{IL}	- 2.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	140	—	120	—	100	mA	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}}$ Cycling t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
$\overline{\text{RAS}}$ Only Refresh Current	I _{CC3}	—	150	—	130	—	110	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before $\overline{\text{RAS}}$ Refresh Current	I _{CC6}	—	150	—	130	—	110	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	130	—	120	—	110	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) (continued)

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15}
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	



Read Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D_{in} Delay Time	t_{CDD}	15	—	15	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ to Hold Time from $\overline{\text{WE}}$	t_{OEH}	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t_{CPN}	10	—	10	—	10	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	45	—	50	—	55	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t_{CP}	10	—	10	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	ns	12
Access Time from \overline{CAS} Precharge	t_{ACP}	—	40	—	45	—	50	ns	3, 13
\overline{RAS} Hold Time from CAS Precharge	t_{RHCP}	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle \overline{CAS} Precharge to \overline{WE} Delay Time	t_{CPW}	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t_{PCM}	95	—	100	—	110	—	ns	


Counter Test Cycle

Parameter	Symbol	HM514190-7		HM514190-8		HM514190-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{CAS} Precharge Time in Counter Test Cycle	t_{CPT}	50	—	50	—	50	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles is required.
 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 17. When both \overline{LWE} and \overline{UWE} go low at the same time, all 16-bits data are written into the device. \overline{LWE} and \overline{UWE} cannot be staggered within the same write cycles.

■ TIMING WAVEFORMS


• Read Cycle



• Early Write Cycle




• Delayed Write Cycle



0152-4




• Read-Modify-Write Cycle




0152-5




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Read)



0152-13



• CAS Before RAS Refresh Counter Check Cycle (Write)



HM5116100 Series

Preliminary

16,777,216-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM5116100 is a CMOS dynamic RAM organized 16,777,216-word x 1-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5116100 offers Fast Page Mode as a high speed access mode.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW/330 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- Long Refresh Period
- 4096 Refresh Cycles (64 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM5116100J-6	60 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116100J-7	70 ns	
HM5116100J-8	80 ns	
HM5116100J-10	100 ns	
HM5116100Z-6	60 ns	475 mil 24-pin Plastic ZIP (ZP-24)
HM5116100Z-7	70 ns	
HM5116100Z-8	80 ns	
HM5116100Z-10	100 ns	

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₁	Address Input
A ₀ -A ₁₁	Refresh Address Input
D _{in}	Data Input
D _{out}	Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection




PIN OUT



This specification is fully compatible with the preliminary 16MB DRAM specifications from TEXAS INSTRUMENTS.



■ BLOCK DIAGRAM



0100-3



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM5116100J/Z								Unit	Test Conditions	Note
		-6		-7		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High Z	
		—	1	—	1	—	1	—	1	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1, 4
CAS Before R _{AS} Refresh Current	I _{CC6}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	4
Fast Page Mode Current	I _{CC7}	—	70	—	60	—	50	—	45	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.
 4. Clock voltages (R_{AS} and C_{AS}) must be applied simultaneously with or prior to applying supply voltage.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-out)	C_O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $CAS = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 2, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
CAS Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	15	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	45	20	52	20	60	20	75	ns	3
RAS to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	4
RAS Hold Time	t_{RSH}	15	—	18	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	5	—	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	3	30	3	30	3	30	3	30	ns	5

Read Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	ns	6, 7, 17
Access Time from CAS	t_{CAC}	—	15	—	18	—	20	—	25	ns	7, 8, 17
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	7, 9, 17
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	0	—	ns	10
Read Command Hold Time to RAS	t_{RRH}	5	—	5	—	5	—	5	—	ns	10
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Column Address to CAS Lead Time	t_{CAL}	30	—	35	—	40	—	45	—	ns	
CAS to Output in Low-Z	t_{CLZ}	0	—	0	—	0	—	0	—	ns	
Output Data Hold Time	t_{OH}	3	—	3	—	3	—	3	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	15	—	18	—	20	—	25	ns	11



Write Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	12
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	15	—	18	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	18	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	13
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	15	—	ns	13

Read-Modify-Write Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	130	—	153	—	175	—	210	—	ns	
RAS to $\overline{\text{WE}}$ Delay Time	t _{RWD}	60	—	70	—	80	—	100	—	ns	12
CAS to $\overline{\text{WE}}$ Delay Time	t _{CWD}	15	—	18	—	20	—	25	—	ns	12
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	30	—	35	—	40	—	45	—	ns	12

Refresh Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CBR Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CBR Refresh Cycle)	t _{CHR}	20	—	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ Setup Time (CBR Refresh Cycle)	t _{WRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time (CBR Refresh Cycle)	t _{WRH}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	0	—	0	—	0	—	0	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASP}	—	100000	—	100000	—	100000	—	100000	ns	14
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	35	—	40	—	45	—	50	ns	15, 17
$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	t _{CPW}	35	—	40	—	45	—	50	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{CPRH}	35	—	40	—	45	—	50	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	60	—	68	—	75	—	85	—	ns	



Test Mode Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WTS}	10	—	10	—	10	—	10	—	ns	
Test Mode WE Hold Time	t _{WTH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM5116100J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	TBD	—	TBD	—	TBD	—	TBD	ns		

Refresh (T_J = 85°C, V_{CC} = 5V ± 10%)


Parameter	Symbol	Max	Unit	Note
Refresh Period	t _{REF}	64	ms	4096 Cycles

- Notes:
- AC measurements assume t_T = 5 ns.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS only Refresh or CAS before RAS Refresh). If the internal refresh counter is used, a minimum of eight CAS before RAS refresh cycles are required.
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 - Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 - Assumes that t_{RCD} < t_{RCD} (max) and t_{RAD} < t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 - Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 - t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min) and t_{AWD} ≥ t_{AWD} (min), or t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min) and t_{CPW} ≥ t_{CPW} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
 - t_{RASP} defines RAS pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA}.
 - Test mode operation specified in this data sheet is 16-bits test function controlled by compression addresses . . . CA0, CA1, CA10 and CA11. This test mode operation can be performed by WE and CAS before RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of sixteen test bits accord with each other, the state of the output data is high level. When the state of test bits do not accord with each other, the state of the output data is low level. Data output pin is D_{out} and data input in is D_{in}. If any refresh cycle has occurred, the test mode is reset.
 - In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.



■ TIMING WAVEFORMS


• Read Cycle




0100-4



• Early Write Cycle




• Delayed Write Cycle




0100-6




• Read-Modify-Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




0100-11



• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




0100-13




• Fast Page Mode Read-Modify-Write Cycle



• Test Mode Cycle




• Test Mode Set Cycle




• Test Mode Reset Cycle

CAS Before RAS Refresh Cycle



0100-17


RAS Only Refresh Cycle



0100-18




CAS Before RAS Refresh Counter Check Cycle (Read)



0100-19



$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



0100-20



HM5116100L Series Low Power Version

Product Preview

16,777,216-Word x 1-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM5116100 is a CMOS dynamic RAM organized 16,777,216 words x 1-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5116100 offers Fast Page Mode as a high speed access mode.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW/330 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- Long Refresh Period
 - 4096 Refresh Cycles (256 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back Up Operation

ORDERING INFORMATION



Part No.	Access Time	Package
HM5116100LJ-6	60 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116100LJ-7	70 ns	
HM5116100LJ-8	80 ns	
HM5116100LJ-10	100 ns	
HM5116100LZ-6	60 ns	475 mil 24-pin Plastic ZIP (ZP-24)
HM5116100LZ-7	70 ns	
HM5116100LZ-8	80 ns	
HM5116100LZ-10	100 ns	

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₁₁	Address Input
A ₀ -A ₁₁	Refresh Address Input
D _{in}	Data Input
D _{out}	Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection



PIN OUT



■ BLOCK DIAGRAM



0102-3



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	300	—	300	—	300	—	300	μA	CMOS Interface RAS, CAS and WE > V _{CC} - 0.2V, or ≤ 6.5V Address and D _{in} = Stable D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1, 4
CAS Before RAS Refresh Current	I _{CC6}	—	90	—	80	—	70	—	60	mA	t _{RC} = Min	4
Fast Page Mode Current	I _{CC7}	—	70	—	60	—	50	—	45	mA	t _{PC} = Min	1, 3
Battery Back-up Operating Current (Standby with CBR Refresh)	I _{CC10}	—	500	—	500	—	500	—	500	μA	Standby: CMOS Interface CBR Refresh: t _{RC} = 62.5 μs t _{RAS} ≤ 1 μs Address and D _{in} = Stable D _{out} = High-Z	5
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	



• **DC Electrical Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$) (continued)

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
 4. Clock voltages (\overline{RAS} and \overline{CAS}) must be applied simultaneously with or prior to applying supply voltage.
 5. $V_{CC} - 0.2\text{V} \leq V_{IH} \leq 6.5\text{V}$, $0\text{V} \leq V_{IL} \leq 0.2\text{V}$.

• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address, Data-in)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-out)	C_O	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 2, 16}

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Max	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
\overline{CAS} Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	15	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	45	20	52	20	60	20	75	ns	3
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	15	55	ns	4
\overline{RAS} Hold Time	t_{RSH}	15	—	18	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	5	—	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	3	30	3	30	3	30	3	30	ns	5

Read Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	ns	6, 7, 17
Access Time from \overline{CAS}	t_{CAC}	—	15	—	18	—	20	—	25	ns	7, 8, 17
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	7, 9, 17
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	ns	10
Read Command Hold Time to \overline{RAS}	t_{RRH}	5	—	5	—	5	—	5	—	ns	10



HM5116100L Series
Read Cycle (continued)

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Column Address to $\overline{\text{CAS}}$ Lead Time	t_{CAL}	30	—	35	—	40	—	45	—	ns	
$\overline{\text{CAS}}$ to Output in Low-Z	t_{CLZ}	0	—	0	—	0	—	0	—	ns	
Output Data Hold Time	t_{OH}	3	—	3	—	3	—	3	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	15	—	18	—	20	—	25	ns	11

Write Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	ns	12
Write Command Hold Time	t_{WCH}	15	—	15	—	15	—	15	—	ns	
Write Command Pulse Width	t_{WPP}	15	—	15	—	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	15	—	18	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	15	—	18	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	ns	13
Data-in Hold Time	t_{DH}	15	—	15	—	15	—	15	—	ns	13

Read-Modify-Write Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWRC}	130	—	153	—	175	—	210	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{RWD}	60	—	70	—	80	—	100	—	ns	12
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	15	—	18	—	20	—	25	—	ns	12
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	30	—	35	—	40	—	45	—	ns	12

Refresh Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CBR Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CBR Refresh Cycle)	t_{CHR}	20	—	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ Setup Time (CBR Refresh Cycle)	t_{WRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time (CBR Refresh Cycle)	t_{WRH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	0	—	0	—	0	—	0	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASP}	—	100000	—	100000	—	100000	—	100000	ns	14
Access Time from $\overline{\text{CAS}}$ Precharge	t_{CPA}	—	35	—	40	—	45	—	50	ns	15, 17
$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	t_{CPW}	35	—	40	—	45	—	50	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t_{CPRH}	35	—	40	—	45	—	50	—	ns	



Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	60	—	68	—	75	—	85	—	ns	

Test Mode Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode $\overline{\text{WE}}$ Setup Time	t _{WTS}	10	—	10	—	10	—	10	—	ns	
Test Mode $\overline{\text{WE}}$ Hold Time	t _{WTH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM5116100-6		HM5116100-7		HM5116100-8		HM5116100-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	TBD	—	TBD	—	TBD	—	TBD	—	ns	

Refresh ($T_J = 85^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)


Parameter	Symbol	Max	Unit	Note
Refresh Period	t _{REF}	256	ms	4096 Cycles

- Notes:
- AC measurements assume $t_T = 5 \text{ ns}$.
 - An initial pause of $100 \mu\text{s}$ is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ only refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles are required.
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 - Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 - Assumes that t_{RCD} < t_{RCD} (max) and t_{RAD} < t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2TTL loads and 100 pF.
 - Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 - Either t_{TRCH} or t_{TRRH} must be satisfied for a read cycle.
 - t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min) and t_{AWD} ≥ t_{AWD} (min), or t_{CWD} ≥ t_{CWD} (min), t_{AWD} ≥ t_{AWD} (min), and t_{CPW} ≥ t_{CPW} (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 - t_{RASP} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA}.
 - Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses — CA0, CA1, CA10 and CA11. This test mode operation can be performed by $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of sixteen test bits accord with each other, the state of the output data is high level. When the state of test bits do not accord with each other, the state of the output data is low level. Data output pin is D_{out} and data input pin is D_{in}. If any refresh cycle is occurred, the test mode is reset.
 - In a test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.



■ TIMING WAVEFORMS


• Read Cycle




0102-4



• Early Write Cycle




• Delayed Write Cycle




0102-6



• Read-Modify-Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle



0102-8




• CAS Before RAS Refresh Cycle



0102-9




• Hidden Refresh Cycle



0102-10




• Fast Page Mode Early Write Cycle



0102-12




• Fast Page Mode Delayed Write Cycle



0102-13




• Fast Page Mode Read-Modify-Write Cycle




0102-14



• Test Mode Cycle




• Test Mode Set Cycle




• Test Mode Reset Cycle


CAS Before RAS Refresh Cycle




RAS Only Refresh Cycle



CAS Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Read)



CAS Before RAS Refresh Counter Check Cycle (Write)



HM5116400 Series

Product Preview

4,194,304-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM5116400 is a CMOS dynamic RAM organized 4,194,304 words x 4 bits. It employs the most advanced CMOS technology for high performance and low power. The HM5116400 offers Fast Page Mode as a high speed access mode.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW/330 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- Long Refresh Period
 - 4096 Refresh Cycles (64 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh

ORDERING INFORMATION



Part No.	Access Time	Package
HM5116400J-6	60 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116400J-7	70 ns	
HM5116400J-8	80 ns	
HM5116400J-10	100 ns	
HM5116400Z-6	60 ns	475 mil 24-pin Plastic ZIP (ZP-24)
HM5116400Z-7	70 ns	
HM5116400Z-8	80 ns	
HM5116400Z-10	100 ns	

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₁₁	Address Input
A ₀ -A ₁₁	Refresh Address Input
I/O ₀ -I/O ₄	Data Input/Data Output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection



PIN OUT



■ BLOCK DIAGRAM



0101-3



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM5116400J/Z								Unit	Test Conditions	Note
		-6		-7		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$ $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	—	1	mA	CMOS Interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V$ $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	mA	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{out} = \text{Enable}$	1, 4
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	4
Fast Page Mode Current	I_{CC7}	—	70	—	60	—	50	—	45	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{IN} \leq 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
 4. Clock voltages (\overline{RAS} and \overline{CAS}) must be applied simultaneously with or prior to applying supply voltage.



HM5116400 Series

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	C_O	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $CAS = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) 1, 2, 3, 19, 20

Read, Write Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
\overline{CAS} Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	15	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	45	20	52	20	60	20	75	ns	4
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	15	55	ns	5
\overline{RAS} Hold Time	t_{RSH}	15	—	18	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	5	—	5	—	5	—	5	—	ns	
\overline{OE} to Din Delay Time	t_{OED}	15	—	18	—	20	—	25	—	ns	6
\overline{OE} Delay Time from Din	t_{DZO}	0	—	0	—	0	—	0	—	ns	7
\overline{CAS} Delay Time from Din	t_{DZC}	0	—	0	—	0	—	0	—	ns	7
Transition Time (Rise and Fall)	t_T	3	30	3	30	3	30	3	30	ns	8

Read Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	ns	9, 10, 21
Access Time from \overline{CAS}	t_{CAC}	—	15	—	18	—	20	—	25	ns	10, 11, 21
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	10, 12, 21
Access Time from \overline{OE}	t_{OEA}	—	15	—	18	—	20	—	25	ns	10, 21
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	ns	13
Read Command Hold Time to \overline{RAS}	t_{RRH}	5	—	5	—	5	—	5	—	ns	13
Column Address to \overline{RAS} Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Column Address to \overline{CAS} Lead Time	t_{CAL}	30	—	35	—	40	—	45	—	ns	
\overline{CAS} to Output in Low-Z	t_{CLZ}	0	—	0	—	0	—	0	—	ns	



Read Cycle (continued)

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Data Hold Time	t _{OH}	3	—	3	—	3	—	3	—	ns	
Output Data Hold Time from $\overline{\text{OE}}$	t _{OHO}	3	—	3	—	3	—	3	—	ns	
Output Buffer Turn-off Time	t _{OFF}	—	15	—	18	—	20	—	25	ns	14
Output Buffer Turn-off Time to $\overline{\text{OE}}$	t _{OEZ}	—	15	—	18	—	20	—	25	ns	14
CAS to Din Delay Time	t _{CDD}	15	—	18	—	20	—	25	—	ns	6

Write Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	15
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	15	—	18	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	18	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	16
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	16

Read-Modify-Write Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	150	—	176	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	80	—	93	—	105	—	135	—	ns	15
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	35	—	41	—	45	—	60	—	ns	15
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	50	—	58	—	65	—	80	—	ns	15
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	18	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CBR Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CBR Refresh Cycle)	t _{CHR}	20	—	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ Setup Time (CBR Refresh Cycle)	t _{WRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time (CBR Refresh Cycle)	t _{WRH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	0	—	0	—	0	—	0	—	ns	



HM5116400 Series
Fast Page Mode Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASP}	—	100000	—	100000	—	100000	—	100000	ns	17
Access Time from CAS Precharge	t _{CPA}	—	35	—	40	—	45	—	50	ns	18, 21
WE Delay Time from CAS Precharge	t _{CPW}	55	—	63	—	70	—	85	—	ns	
RAS Hold Time from CAS Precharge	t _{CPRH}	35	—	40	—	45	—	50	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	80	—	91	—	100	—	110	—	ns	

Test Mode Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode WE Setup Time	t _{WTS}	10	—	10	—	10	—	10	—	ns	
Test Mode WE Hold Time	t _{WTH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM5116400J/Z								Unit	Note
		-6		-7		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t _{CPT}	TBD	—	TBD	—	TBD	—	TBD	ns		

Refresh (T_J = 85°C, V_{CC} = 5V ± 10%)


Parameter	Symbol	Max	Unit	Note
Refresh Period	t _{REF}	64	ms	4096 Cycles




- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} only Refresh or \overline{CAS} before \overline{RAS} Refresh). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles are required.
 3. Only row address is indispensable on address A10 and A11.
 4. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 5. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 6. Either t_{ODD} or t_{CDD} must be satisfied.
 7. Either t_{DZO} or t_{DZC} must be satisfied.
 8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 9. Assumes that $t_{RCD} < t_{RCD}$ (max) and $t_{RAD} < t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 10. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 11. Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
 12. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
 13. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 14. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
 15. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min) and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 16. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 17. t_{RASP} defines \overline{RAS} pulse width in fast page mode cycles.
 18. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
 19. In delay write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 20. Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses . . . CA0 and CA1. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of four test bits on each I/O accord with each other, the state of the output data on the I/O is high level. When the state of four test bits on the I/O do not accord with each other, the state of the output data on the I/O is low level. Data input and output pins are I/O₁-I/O₄. If any refresh cycle is occurred, the test mode is reset.
 21. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle



• Early Write Cycle




• Delayed Write Cycle



0101-6




• Read-Modify-Write Cycle




0101-15




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




• Hidden Refresh Cycle



0101-10




• Fast Page Mode Read Cycle



0101-11




• Fast Page Mode Early Write Cycle



0101-12




• Fast Page Mode Delayed Write Cycle



0101-18




• Fast Page Mode Read-Modify-Write Cycle



0101-14




• Test Mode Cycle



0101-24


• Test Mode Set Cycle




0101-16




•Test Mode Reset Cycle
CAS Before RAS Refresh Cycle



RAS Only Refresh Cycle




CAS Before RAS Refresh Counter Check Cycle (Read)



0101-19



CAS Before RAS Refresh Counter Check Cycle (Write)



0101-20



HM5116400L Series Low Power Version

Product Preview


4,194,304-Word x 4-Bit Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM5116400 is a CMOS dynamic RAM organized 4,194,304 words x 4 bits. It employs the most advanced CMOS technology for high performance and low power. The HM5116400 offers Fast Page Mode as a high speed access mode.

FEATURES

- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 495 mW/440 mW/385 mW/330 mW (max)
 - Standby Mode 11 mW (max)
- Fast Page Mode Capability
- Long Refresh Period
 - 4,096 Refresh Cycles (256 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Battery Back Up Operation





ORDERING INFORMATION

Part No.	Access Time	Package
HM5116400LJ-6	60 ns	400 mil 24-pin Plastic SOJ (CP-24D)
HM5116400LJ-7	70 ns	
HM5116400LJ-8	80 ns	
HM5116400LJ-10	100 ns	
HM5116400LZ-6	60 ns	475 mil 24-pin Plastic ZIP (ZP-24)
HM5116400LZ-7	70 ns	
HM5116400LZ-8	80 ns	
HM5116400LZ-10	100 ns	


PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₁	Address Input
A ₀ -A ₁₁	Refresh Address Input
I/O ₀ -I/O ₄	Data-input/Data-output
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
OE	Output Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection

PIN OUT



■ BLOCK DIAGRAM



0103-3



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	2	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V_{IH} $D_{out} = \text{High-Z}$	
		—	300	—	300	—	300	—	300	μA	CMOS Interface, RAS, CAS and WE > $V_{CC} - 0.2V$ or $\leq 6.5V$ Address and $D_{in} = \text{stable}$ $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I_{CC3}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	5	—	5	—	5	—	5	mA	RAS = V_{IH} CAS = V_{IL} $D_{out} = \text{Enable}$	1, 4
CAS Before RAS Refresh Current	I_{CC6}	—	90	—	80	—	70	—	60	mA	$t_{RC} = \text{Min}$	4
Fast Page Mode Current	I_{CC7}	—	70	—	60	—	50	—	45	mA	$t_{PC} = \text{Min}$	1, 3
Battery Back Up Operating Current (Standby with CBR Refresh)	I_{CC10}	—	500	—	500	—	500	—	500	μA	Standby: CMOS Interface CBR Refresh: $t_{RC} = 62.5 \mu\text{s}$ $t_{RAS} \leq 1 \mu\text{s}$ Address and $D_{in} = \text{Stable}$ $D_{out} = \text{High-Z}$	5
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2 \text{ mA}$	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL} .

3. Address can be changed once or less while CAS = V_{IH} .

4. Clock voltages (RAS and CAS) must be applied simultaneously with or prior to applying supply voltage.

5. $V_{CC} - 0.2V \leq V_{IH} \leq 6.5V$, $0V \leq V_{IL} \leq 0.2V$.



HM5116400L Series

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	C_O	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $CAS = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) 1, 2, 3, 19, 20

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
\overline{RAS} Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
\overline{CAS} Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	15	10000	18	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	10	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	15	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	45	20	52	20	60	20	75	ns	4
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	15	55	ns	5
\overline{RAS} Hold Time	t_{RSH}	15	—	18	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	5	—	5	—	5	—	5	—	ns	
\overline{OE} to D_{in} Delay Time	t_{OED}	15	—	18	—	20	—	25	—	ns	6
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	ns	7
\overline{CAS} Delay Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	ns	7
Transition Time (Rise and Fall)	t_T	3	30	3	30	3	30	3	30	ns	8

Read Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	ns	9, 10, 21
Access Time from \overline{CAS}	t_{CAC}	—	15	—	18	—	20	—	25	ns	10, 11, 21
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	10, 12, 21
Access Time from \overline{OE}	t_{OEA}	—	15	—	18	—	20	—	25	ns	10, 21
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	ns	13
Read Command Hold Time to \overline{RAS}	t_{RRH}	5	—	5	—	5	—	5	—	ns	13
Column Address to \overline{RAS} Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Column Address to \overline{CAS} Lead Time	t_{CAL}	30	—	35	—	40	—	45	—	ns	
\overline{CAS} to Output in Low-Z	t_{CLZ}	0	—	0	—	0	—	0	—	ns	
Output Data Hold Time	t_{OH}	3	—	3	—	3	—	3	—	ns	
Output Data Hold Time from \overline{OE}	t_{OH0}	3	—	3	—	3	—	3	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	15	0	18	—	20	—	25	ns	14
Output Buffer Turn-off to \overline{OE}	t_{OEZ}	—	15	—	18	—	20	—	25	ns	14
\overline{CAS} to D_{in} Delay Time	t_{CDD}	15	—	18	—	20	—	25	—	ns	6



Write Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	15
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	15	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	15	—	15	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	15	—	18	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	18	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	16
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	15	—	ns	16

Read-Modify-Write Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	150	—	176	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	80	—	93	—	105	—	135	—	ns	15
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	35	—	41	—	45	—	60	—	ns	15
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	50	—	58	—	65	—	80	—	ns	15
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	18	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CBR Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CBR Refresh Cycle)	t _{CHR}	20	—	20	—	20	—	20	—	ns	
$\overline{\text{WE}}$ Setup Time (CBR Refresh Cycle)	t _{WRP}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ Hold Time (CBR Refresh Cycle)	t _{WRH}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	0	—	0	—	0	—	0	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASP}	—	100000	—	100000	—	100000	—	100000	ns	17
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	35	—	40	—	45	—	50	ns	18, 21
$\overline{\text{WE}}$ Delay Time from $\overline{\text{CAS}}$ Precharge	t _{CPW}	55	—	63	—	70	—	85	—	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{CPRH}	35	—	40	—	45	—	50	—	ns	

Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	80	—	91	—	100	—	110	—	ns	



Test Mode Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t_{WTS}	10	—	10	—	10	—	10	—	ns	
Test Mode \overline{WE} Hold Time	t_{WTH}	10	—	10	—	10	—	10	—	ns	

Counter Test Cycle

Parameter	Symbol	HM5116400-6		HM5116400-7		HM5116400-8		HM5116400-10		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Precharge Time in Counter Test Cycle	t_{CPT}	TBD	—	TBD	—	TBD	—	TBD	—	ns	

Refresh ($T_J = 85^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)


Parameter	Symbol	Max	Unit	Note
Refresh Period	t_{REF}	256	ms	4096 Cycles

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} only refresh or CAS before \overline{RAS} refresh). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles are required.
 - Only row address is indispensable on address A10 and A11.
 - Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 - Either t_{ODD} or T_{CDD} must be satisfied.
 - Either t_{DZO} or T_{DZC} must be satisfied.
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 - Assumes that $t_{RCD} < t_{RCD}$ (max) and $t_{RAD} < t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
 - Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).
 - Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 - t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
 - t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 - t_{RASP} defines \overline{RAS} pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CPA} .
 - In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 - Test mode operation specified in this data sheet is 16 bits test function controlled by compression addresses — CA0 and CA1. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of four test bits on each I/O accord with each other, the state of the output data on the I/O is high level. When the state of four test bits on the I/O do not accord with each other, the state of the output data on the I/O is low level. Data input and output pins are I/O-1 to I/O-4. If any refresh cycle is occurred, the test mode is reset.
 - In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} and t_{CPA} is delayed by 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.



■ TIMING WAVEFORMS


• Read Cycle



0103-4




• Early Write Cycle



0103-5




• Delayed Write Cycle



0103-6




• Read-Modify-Write Cycle




0103-7




• **RAS Only Refresh Cycle**



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle



0103-10


• Fast Page Mode Read Cycle




0109-11



• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle




0103-13



• Fast Page Mode Read-Modify-Write Cycle




• Test Mode Cycle



0103-15

• Test Mode Set Cycle




0103-16




• Test Mode Reset Cycle


CAS Before RAS Refresh Counter Cycle



• RAS Only Refresh Cycle




• CAS Before RAS Refresh Counter Check Cycle (Read)



0103-19



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Counter Check Cycle (Write)



0103-20





Section 3
High Speed BiCMOS
Dynamic RAM

3



HM571000 Series



1,048,576-Word x 1-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM571000 is a super high speed dynamic RAM organized 1,048,576-word x 1-bit. HM571000 have realized higher density, higher performance and various functions by employing 1.3 μm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM571000 offers 8 bits static column mode as a high speed access mode.

FEATURES

- Single
 - 5V ($\pm 10\%$) for HM571000JP/ZP-40/45
 - 5V ($\pm 5\%$) for HM571000JP/ZP-35R
- High Speed
 - Access Time 35 ns/40 ns/45 ns (max)
- 512 Refresh Cycles (4 ms)
- 2 Variations of Refresh
 - CE Refresh
 - Automatic Refresh
- 8 Bits Static Column Mode



ORDERING INFORMATION



Part No.	Access Time	Package
HM571000JP-35R	35 ns	300 mil 28-pin
HM571000JP-40	40 ns	Plastic SOJ
HM571000JP-45	45 ns	(CP-28DN)
HM571000ZP-35*1	35 ns	400 mil 28-pin
HM571000ZP-40*1	40 ns	Plastic ZIP
HM571000ZP-45*1	45 ns	(ZP-28)

Note: *1. ZIP type products are preliminary.

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input for CE Refresh
A ₉ -A ₁₆	Address Input
A ₁₇ -A ₁₉	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
D _{in}	Data-in
D _{out}	Data-out
$\overline{\text{RF}}$	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground

PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	-35R -40/-45	V _{CC}	5.0	4.75	V	1
				4.50		
Input High Voltage	V _{IH}	2.4	—	6.5	V	1, 3
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The V_{IH} level of \overline{OE} shall be lower than V_{CC} + 0.5V.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{SS} = 0V)
 (V_{CC} = 5V ± 10% for HM571000JP-40/45)
 (V_{CC} = 5V ± 5% for HM571000JP-35R)

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I _{CCA}	See Figure 2						mA		1
Refresh Current	I _{CCR}	See Figure 2						mA		1
Standby Current	I _{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V < V _{in} < 7V	2
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V < V _{out} < 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -4 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 8 mA	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. The V_{IN} level of \overline{OE} that is I_{LI} test condition of \overline{OE} must be lower than V_{CC} + 0.5V.






Figure 2. I_{CC}A, I_{CC}R vs T_{cycle}

- **Capacitance** (T_A = 25°C)
 (V_{CC} = 5V ± 10% for HM571000JP/40/45)
 (V_{CC} = 5V ± 5% for HM571000JP/35R)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	C _{in1}	—	5	pF	1
	Clocks (\overline{CE} , \overline{OE})	C _{in2}	—	5	pF	1
	Clock (\overline{WE} , \overline{RF})	C _{in3}	—	7	pF	1
Output Capacitance	(Data-out)	C _O	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. \overline{OE} , \overline{CE} = V_{IH} to disable D_{out}.

- **AC CHARACTERISTICS** † (T_A = 0 to +70°C, V_{SS} = 0V)
 (V_{CC} = 5V ± 10% for HM571000JP/40/45)
 (V_{CC} = 5V ± 5% for HM571000JP/35R)

Test Conditions

Input Pulse Levels: V_{IH} = 3.0V, V_{IL} = 0V
 Transition Time: t_T = 3 ns
 Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 3.)
 Output Timing Reference Levels: High = 2.4V, Low = 0.4V
 Output Load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t _{CC}	75	—	85	—	90	—	ns	
$\overline{\text{CE}}$ Pulse Width	t _{CE}	35	5000	40	5000	45	5000	ns	
$\overline{\text{CE}}$ Precharge Time	t _{CP}	34	—	39	—	39	—	ns	
Address Setup Time	t _{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t _{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t _T	1	10	1	10	1	10	ns	
Refresh Period	t _{REF}	—	4	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{CE}}$	t _{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t _{AA}	—	25	—	30	—	30	ns	
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	25	—	25	ns	
Setup Time on Read	t _{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t _{RH}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Setup Time	t _{OES}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Enable to Output in Low-Z	t _{LZ}	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ Disable to Output in High-Z	t _{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t _{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from $\overline{\text{CE}}$	t _{COH}	0	—	0	—	0	—	ns	
$\overline{\text{CE}}$ to $\overline{\text{OE}}$ Precharge Time	t _{COP}	10	—	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t _{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t _{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t _{ES}	5	—	5	—	5	—	ns	
$\overline{\text{WE}}$ Pulse Width	t _{WP}	25	—	30	—	35	—	ns	
Write Hold Time from $\overline{\text{CE}}$	t _{WH}	35	—	40	—	45	—	ns	
$\overline{\text{WE}}$ Enable to Output in High-Z	t _{WZ}	—	15	—	20	—	20	ns	



Read-Modify-Write Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{WE}}$ Delay Time from $\overline{\text{CE}}$	t_{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{RF}}$ Setup Time	t_{FS}	5	—	5	—	5	—	ns	
$\overline{\text{RF}}$ Hold Time	t_{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t_{MH}	15	—	20	—	20	—	ns	
Setup Time on $\overline{\text{CE}}$ Refresh	t_{CRS}	15	—	20	—	20	—	ns	


Static Column Mode Cycle

Parameter	Symbol	HM571000-35R		HM571000-40		HM571000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t_{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to $\overline{\text{WE}}$	t_{WS}	0	—	0	—	0	—	ns	
Address Hold Time from $\overline{\text{WE}}$	t_{WR}	0	—	0	—	0	—	ns	


- Notes:
1. If $t_{\text{OES}} > t_{\text{OES}}(\text{min})$ and $\overline{\text{OE}}$ is held at low level, D_{out} will be valid until the next negative transition of $\overline{\text{CE}}$.
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{\text{COP}} < t_{\text{COP}}(\text{min})$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of $\overline{\text{OE}}$ occurs before that of $\overline{\text{CE}}$, t_{LZ} is controlled by $\overline{\text{CE}}$.
 5. t_{WP} and t_{DW} are specified by the positive transition of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ whichever occurs earlier.
 6. When $\overline{\text{WE}}$ goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of $\overline{\text{WE}}$ occurs before that of $\overline{\text{CE}}$, D_{out} is controlled by $\overline{\text{CE}}$. t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{\text{ES}} > t_{\text{ES}}(\text{min})$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight $\overline{\text{CE}}$ refresh cycles.
 12. In static column mode cycle, there must not be any invalid address inputs for static column mode (A_{17} – A_{19}) which are less than t_{AA} .

■ TIMING WAVEFORMS

• Read/Read Cycle




• Read/Early Write Cycle



0080-8




• Read/Delayed Write Cycle




0080-9



• Read/Read Cycle ($\overline{OE} = V_{IL}$)




• Read/Early Write Cycle ($\overline{OE} = V_{IL}$)



0080-11




• Read/Delayed Write Cycle ($\overline{OE} = V_{IL}$)



0080-12




• Read-Modify-Write Cycle




0080-13




• Automatic Refresh Cycle



• \overline{CE} Refresh




• Static Column Mode Read Cycle




0080-16




• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)



• Static Column Mode Write Cycle *8 (1st Cycle = Early Write Cycle)



• Static Column Mode Write Cycle *8 (1st Cycle = Delayed Write Cycle)



HM574256 Series


262,144-Word x 4-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM574256 is a super high speed dynamic RAM organized 262,144-word x 4-bit. HM574256 has realized higher density, higher performance and various functions by employing 1.3 μm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574256 offers 2-bit static column mode as a high speed access mode.

FEATURES

- Single
 - 5V ($\pm 10\%$) for HM574256JP/ZP-40/45
 - 5V ($\pm 5\%$) for HM574256JP/ZP-35R
- High Speed
 - Access Time35 ns/40 ns/45 ns (max)
- 512 Refresh Cycles(4 ms)
- 2 Variations of Refresh
 - $\overline{\text{CE}}$ Refresh
 - Automatic Refresh
- 2 Bits Static Column Mode



ORDERING INFORMATION



Part No.	Access Time	Package	Note
HM574256JP-35R	35 ns	300 mil 28-pin Plastic SOJ (CP-28DN)	
HM574256JP-40	40 ns		
HM574256JP-45	45 ns		
HM574256ZP-35R	35 ns	400 mil 28-pin Plastic ZIP (ZP-28)	1
HM574256ZP-40	40 ns		1
HM574256ZP-45	45 ns		1

Note: 1. ZIP type products are preliminary.

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input for $\overline{\text{CE}}$ Refresh
A ₉ -A ₁₆	Address Input
A ₁₇	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
I/O ₀ -I/O ₄	Data-in/Data-out
$\overline{\text{RF}}$	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground

PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.75	5.0	5.25	V	1
		4.50		5.50		
Input High Voltage	V _{IH}	2.4	—	6.5	V	1, 3
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the -2V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

3. The V_{IH} level of \overline{OE} shall be lower than V_{CC} + 0.5V.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{SS} = 0V)
 (V_{CC} = 5V ± 10% for HM574256JP-40/45)
 (V_{CC} = 5V ± 10% for HM574256JP-35R)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I _{CCA}	See Figure 2						mA		1
Refresh Current	I _{CCR}	See Figure 2						mA		1
Standby Current	I _{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V < V _{in} < 7V	2
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	



- **DC Electrical Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{V}$)
 ($V_{CC} = 5\text{V} \pm 10\%$ for HM574256JP-40/45)
 ($V_{CC} = 5\text{V} \pm 10\%$ for HM574256JP-35R) (continued)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -4\text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 8\text{ mA}$	

- Notes: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. The V_{in} level of OE that is I_{LJ} test condition of OE must be lower than $V_{CC} + 0.5\text{V}$.




Figure 2. I_{CCA} , I_{CCR} vs T_{cycle}

- **Capacitance** ($T_A = 25^\circ\text{C}$)
 ($V_{CC} = 5\text{V} \pm 5\%$ for HM574256JP-40/45)
 ($V_{CC} = 5\text{V} \pm 5\%$ for HM574256JP-35R)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	C_{in1}	—	5	pF	1
	Clock (\overline{CE} , \overline{OE})	C_{in2}	—	5	pF	1
	Clock (\overline{WE} , \overline{RF})	C_{in3}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2	

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. \overline{OE} , $\overline{CE} = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{V}$)¹
 ($V_{CC} = 5\text{V} \pm 10\%$ for HM574256JP-40/45)
 ($V_{CC} = 5\text{V} \pm 10\%$ for HM574256JP-35R)

Test Conditions

- Input pulse levels: $V_{IH} = 3.0\text{V}$, $V_{IL} = 0\text{V}$
- Transition time: $t_T = 3\text{ ns}$
- Input timing reference levels: High = 2.4V, Low = 0.8V (See Figure 3.)
- Output timing reference levels: High = 2.4V, Low = 0.4V
- Output load: See Figure 4.




Figure 3. Input Pulse




Figure 4. Output Load



Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t_{CC}	75	—	85	—	90	—	ns	
CE Pulse Width	t_{CE}	35	5000	40	5000	45	5000	ns	
CE Precharge Time	t_{CP}	34	—	39	—	39	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t_{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	1	10	1	10	1	10	ns	
Refresh Period	t_{REF}	—	4	—	4	—	4	ms	

Read Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from \overline{CE}	t_{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t_{AA}	—	25	—	30	—	30	ns	
Access Time from \overline{OE}	t_{OAC}	—	20	—	25	—	25	ns	
Setup Time On Read	t_{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t_{RH}	5	—	5	—	5	—	ns	
\overline{OE} Setup Time	t_{OES}	5	—	5	—	5	—	ns	
\overline{OE} Enable to Output in Low-Z	t_{LZ}	0	—	0	—	0	—	ns	
\overline{OE} Disable to Output in High-Z	t_{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t_{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from \overline{CE}	t_{COH}	0	—	0	—	0	—	ns	
\overline{CE} to \overline{OE} Precharge Time	t_{COP}	10	—	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t_{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t_{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t_{ES}	5	—	5	—	5	—	ns	
\overline{WE} Pulse Width	t_{WP}	25	—	30	—	35	—	ns	
Write Hold Time from \overline{CE}	t_{WH}	35	—	40	—	45	—	ns	
\overline{WE} Enable to Output in High-Z	t_{WZ}	—	15	—	20	—	20	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	15	—	20	—	20	—	ns	
\overline{OE} Hold Time from \overline{WE}	t_{OEH}	15	—	20	—	20	—	ns	
\overline{CE} Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{WE}}$ Delay Time from $\overline{\text{CE}}$	t_{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
RF Setup Time	t_{FS}	5	—	5	—	5	—	ns	
RF Hold Time	t_{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t_{MH}	15	—	20	—	20	—	ns	
Setup Time on $\overline{\text{CE}}$ Refresh	t_{CRS}	15	—	20	—	20	—	ns	

Static Column Mode Cycle


Parameter	Symbol	HM574256-35R		HM574256-40		HM574256-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t_{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to $\overline{\text{WE}}$	t_{WS}	0	—	0	—	0	—	ns	
Address Hold Time from $\overline{\text{WE}}$	t_{WR}	0	—	0	—	0	—	ns	

- Notes:
1. If $t_{\text{OES}} > t_{\text{OES}}(\text{min})$ and $\overline{\text{OE}}$ is held at low level, D_{out} will be valid until the next negative transition of $\overline{\text{CE}}$.
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{\text{COP}} < t_{\text{COP}}(\text{min})$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of $\overline{\text{OE}}$ occurs before that of $\overline{\text{CE}}$, t_{LZ} is controlled by $\overline{\text{CE}}$.
 5. t_{WP} and t_{DW} are specified by the positive transition of $\overline{\text{CE}}$ or $\overline{\text{WE}}$ whichever occurs earlier.
 6. When $\overline{\text{WE}}$ goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of $\overline{\text{WE}}$ occurs before that of $\overline{\text{CE}}$, D_{out} is controlled by $\overline{\text{CE}}$. t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{\text{ES}} > t_{\text{ES}}(\text{min})$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight $\overline{\text{CE}}$ refresh cycles.
 12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write), $\overline{\text{OE}}$ must go to high level to disable the output buffer prior to applying data to the device.
 13. In static column mode cycle, there must not be any invalid address inputs for static column mode (A17) which are less than t_{AA} .



■ TIMING WAVEFORMS


• Read/Read Cycle




0082-7



• Read/Early Write Cycle




• Read/Delayed Write Cycle



0082-9




• Read/Read Cycle ($\overline{OE} = V_{IL}$)




0082-10




• Read-Modify-Write Cycle




• Automatic Refresh Cycle




• \overline{CE} Refresh



• Static Column Mode Read Cycle




• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)



0082-15




• Static Column Mode Write Cycle⁸ (1st Cycle = Early Write Cycle)



0082-16

• Static Column Mode Write Cycle⁸ (1st Cycle = Delayed Write Cycle)



0082-17



HM574100 Series

Preliminary

4,194,304-Word x 1-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM574100 is a super high speed dynamic RAM organized 4,194,304-word x 1-bit. HM574100 has realized higher density, higher performance and various functions by employing 0.8 μm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574100 offers 8 bit static column mode as a high speed access mode.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time35 ns/40 ns/45 ns (max)
- 2,048 Refresh Cycles(16 ms)
- 2 Variations of Refresh
 - $\overline{\text{CE}}$ Refresh
 - Automatic Refresh
- 8 Bits Static Column Mode

ORDERING INFORMATION


Part No.	Access Time	Package
HM574100JP-35	35 ns	300 mil 32-pin
HM574100JP-40	40 ns	Plastic SOJ
HM574100JP-45	45 ns	(CP-32D)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input for $\overline{\text{CE}}$ Refresh
A ₁₁ -A ₁₈	Address Input
A ₁₉ -A ₂₁	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
D _{in}	Data-in
D _{out}	Data-out
RF	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1, 2

Notes: 1. All voltage referenced to V_{SS}.

2. The device will withstand undershoots to the -2.0V level with a maximum pulse width of 20 ns at the -1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I _{CCA}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Refresh Current	I _{CCR}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Standby Current	I _{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V < V _{in} < 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V < V _{out} < 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 4 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 8 mA	

Note: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 10%)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	C _{in1}	—	5	pF	1
	Clock	C _{in2}	—	5	pF	1
Output Capacitance	(Data-out)	C _O	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{OE}, \overline{CE} = V_{IH}$ to disable D_{out}.



• **AC CHARACTERISTICS**¹ ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

• **Test Conditions**

Input Pulse Levels: $V_{IH} = 3.0\text{V}$, $V_{IL} = 0\text{V}$

Transition Time: $t_T = 3\text{ns}$

Input Timing Reference Levels: High = 2.4V , Low = 0.8V (See Figure 2.)

Output Timing Reference Levels: High = 2.4V , Low = 0.4V

Output Load: See Figure 3.




Figure 2. Input Pulse




Figure 3. Output Load

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t_{CC}	70	—	80	—	90	—	ns	
$\overline{\text{CE}}$ Pulse Width	t_{CE}	35	5000	40	5000	45	5000	ns	
$\overline{\text{CE}}$ Precharge Time	t_{CP}	29	—	34	—	39	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t_{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	1	10	1	10	1	10	ns	
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{CE}}$	t_{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t_{AA}	—	25	—	30	—	30	ns	
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	25	—	25	ns	
Setup Time on Read	t_{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t_{RH}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Setup Time	t_{OES}	5	—	5	—	5	—	ns	
$\overline{\text{OE}}$ Enable to Output in Low-Z	t_{LZ}	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ Disable to Output in High-Z	t_{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t_{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from $\overline{\text{CE}}$	t_{COH}	0	—	0	—	0	—	ns	
$\overline{\text{CE}}$ to $\overline{\text{OE}}$ Precharge Time	t_{COP}	10	—	10	—	10	—	ns	



Write Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t_{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t_{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t_{ES}	5	—	5	—	5	—	ns	
\overline{WE} Pulse Width	t_{WP}	25	—	30	—	35	—	ns	
Write Hold Time from \overline{CE}	t_{WH}	35	—	40	—	45	—	ns	
\overline{WE} Enable to Output in High-Z	t_{WZ}	—	15	—	20	—	20	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{WE} Delay Time from \overline{CE}	t_{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{RF} Setup Time	t_{FS}	5	—	5	—	5	—	ns	
\overline{RF} Hold Time	t_{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t_{MH}	15	—	20	—	20	—	ns	
Setup Time on \overline{CE} Refresh	t_{CRS}	15	—	20	—	20	—	ns	


Static Column Mode Cycle

Parameter	Symbol	HM574100-35		HM574100-40		HM574100-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t_{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to \overline{WE}	t_{WS}	0	—	0	—	0	—	ns	
Address Hold Time from \overline{WE}	t_{WR}	0	—	0	—	0	—	ns	


- Notes:
1. If $t_{OES} > t_{OES}(\text{min})$ and \overline{OE} is held at low level, D_{out} will be valid until the next negative transition of \overline{CE} .
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{COP} < t_{COP}(\text{min})$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of \overline{OE} occurs before that of \overline{CE} , t_{LZ} is controlled by \overline{CE} .
 5. t_{WP} and t_{DW} are specified by the positive transition of \overline{CE} or \overline{WE} whichever occurs earlier.
 6. When \overline{WE} goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of \overline{WE} occurs before that of \overline{CE} , D_{out} is controlled by \overline{CE} . t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{ES} > t_{ES}(\text{min})$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight \overline{CE} refresh cycles.
 12. In static column mode cycle, there must not be any invalid address inputs for static column mode ($A_{19}-A_{21}$) are less than t_{AA} .

■ TIMING WAVEFORMS

• Read/Read Cycle




• Read/Early Write Cycle




0079-6



• Read/Delayed Write Cycle




• Read/Read Cycle ($\overline{OE} = V_{IL}$)



0079-8




• Read/Early Write Cycle ($\overline{OE} = V_{IL}$)



0079-9




• Read/Delayed Write Cycle ($\overline{OE} = V_{IL}$)




0079-10




• Read-Modify-Write Cycle




• Automatic Refresh Cycle




• \overline{CE} Refresh Cycle




• Static Column Mode Read Cycle



• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)



• Static Column Mode Write Cycle*8 (1st Cycle = Early Write Cycle)



0079-16

HM574400 Series

Preliminary

1,048,576-Word x 4-Bit High Speed Dynamic Random Access Memory

DESCRIPTION

The Hitachi HM574400 is a super high speed dynamic RAM organized 1,048,576-word x 4-bit. HM574400 has realized higher density, higher performance and various functions by employing 0.89 μm Bi-CMOS technology and some new Bi-CMOS circuit design technologies. The HM574400 offers 2-bit static column mode as a high speed access mode.

FEATURES


- Single 5V ($\pm 10\%$)
- High Speed
 - Access Time 35 ns/40 ns/45 ns (max)
- 2048 Refresh Cycles (16 ms)
- 2 Variations of Refresh
 - CE Refresh
 - Automatic Refresh
- 2 Bits Static Column Mode

ORDERING INFORMATION


Part No.	Access Time	Package
HM574400JP-35	35 ns	300 mil 32-pin
HM574400JP-40	40 ns	Plastic SOJ
HM574400JP-45	45 ns	(CP-32D)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input for $\overline{\text{CE}}$ Refresh
A ₁₁ -A ₁₈	Address Input
A ₁₉	Address Input for Static Column Mode
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Read/Write Enable
I/O ₁ -I/O ₄	Data-in/Data-out
RF	Refresh Control
V _{CC}	Power (+ 5V)
V _{SS}	Ground



PIN OUT



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{OS}	50	mA
Power Dissipation	P _T	0.8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1, 2

- Notes: 1. All voltage referenced to V_{SS}.
 2. The device will withstand undershoots to the - 2.0V level with a maximum pulse width of 20 ns at the - 1.5V level. (See Figure 1.)




Figure 1. Undershoot of Input Voltage

● DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Normal Operating Current	I _{CCA}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Refresh Current	I _{CCR}	TBD	TBD	TBD	TBD	TBD	TBD	mA		1
Standby Current	I _{CCS}	—	5	—	5	—	5	mA		
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V < V _{in} < 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V < V _{out} < 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 4 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 8 mA	

- Note: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note	
Input Capacitance	Address, Data-in	C_{in1}	—	5	pF	1
	Clock	C_{in2}	—	5	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2	

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. \overline{OE} , $\overline{CE} = V_{IH}$ to disable D_{out} .

• **AC Characteristics**¹ ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Test Conditions

Input Pulse Levels: $V_{IH} = 3.0V$, $V_{IL} = 0V$

Transition Time: $t_T = 3\text{ ns}$

Input Timing Reference Levels: High = 2.4V, Low = 0.8V (See Figure 2.)

Output Timing Reference Levels: High = 2.4V, Low = 0.4V

Output Load: See Figure 3.




Figure 2. Input Pulse




Figure 3. Output Load

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM574400-35		HM574400-40		HM574000-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t_{CC}	70	—	80	—	90	—	ns	
\overline{CE} Pulse Width	t_{CE}	35	5000	40	5000	45	5000	ns	
\overline{CE} Precharge Time	t_{CP}	29	—	34	—	39	—	ns	
Address Setup Time	t_{AS}	0	—	0	—	0	—	ns	
Address Hold Time	t_{AH}	5	—	5	—	5	—	ns	
Transition Time (Rise and Fall)	t_T	1	10	1	10	1	10	ns	
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from \overline{CE}	t _{ACS}	—	35	—	40	—	45	ns	
Address Access Time	t _{AA}	—	25	—	30	—	30	ns	
Access Time from \overline{OE}	t _{OAC}	—	20	—	25	—	25	ns	
Setup Time on Read	t _{RS}	0	—	0	—	0	—	ns	
Hold Time on Read	t _{RH}	5	—	5	—	5	—	ns	
\overline{OE} Setup Time	t _{OES}	5	—	5	—	5	—	ns	
\overline{OE} Enable to Output in Low-Z	t _{LZ}	0	—	0	—	0	—	ns	
\overline{OE} Disable to Output in High-Z	t _{HZ}	—	15	—	20	—	20	ns	
Output Hold Time from Address	t _{AOH}	3	—	3	—	3	—	ns	
Output Hold Time from \overline{CE}	t _{COH}	0	—	0	—	0	—	ns	
\overline{CE} to \overline{OE} Precharge Time	t _{COP}	10	—	10	—	10	—	ns	

Write Cycle

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data Setup Time	t _{DW}	20	—	25	—	30	—	ns	
Data Hold Time	t _{DH}	5	—	5	—	5	—	ns	
Setup Time on Early Write	t _{ES}	5	—	5	—	5	—	ns	
\overline{WE} Pulse Width	t _{WP}	25	—	30	—	35	—	ns	
Write Hold Time from \overline{CE}	t _{WH}	35	—	40	—	45	—	ns	
\overline{WE} Enable to Output in High-Z	t _{WZ}	—	15	—	20	—	20	ns	
\overline{OE} to D _m Delay Time	t _{ODD}	15	—	20	—	20	—	ns	
\overline{OE} Hold Time from \overline{WE}	t _{OEH}	15	—	20	—	20	—	ns	
\overline{CE} Setup Time from D _{in}	t _{DZC}	0	—	0	—	0	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{WE} Delay Time from \overline{CE}	t _{CWD}	35	—	40	—	45	—	ns	

Refresh Cycle

Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{RF} Setup Time	t _{FS}	5	—	5	—	5	—	ns	
\overline{RF} Hold Time	t _{FH}	15	—	15	—	15	—	ns	
Mode Selection Setup Time	t _{MS}	0	—	0	—	0	—	ns	
Mode Selection Hold Time	t _{MH}	15	—	20	—	20	—	ns	
Setup Time on \overline{CE} Refresh	t _{CRS}	15	—	20	—	20	—	ns	

Static Column Mode


Parameter	Symbol	HM574400-35		HM574400-40		HM574400-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Static Column Address Setup Time	t _{ASZ}	20	—	25	—	25	—	ns	
Address Setup Time to \overline{WE}	t _{WS}	0	—	0	—	0	—	ns	
Address Hold Time from \overline{WE}	t _{WR}	0	—	0	—	0	—	ns	




- Notes:
1. If $t_{OES} > t_{OES}(\min)$ and \overline{OE} is held at low level, D_{out} will be valid until the next negative transition of \overline{CE} .
 2. Both t_{WH} and t_{WP} must be satisfied for a delayed write cycle.
 3. If $t_{COP} < t_{COP}(\min)$, D_{out} cannot be guaranteed to be in high impedance.
 4. If the negative transition of \overline{OE} occurs before that of \overline{CE} , t_{LZ} is controlled by \overline{CE} .
 5. t_{WP} and t_{PW} are specified by the positive transition of \overline{CE} or \overline{WE} whichever occurs earlier.
 6. When \overline{WE} goes low, D_{out} becomes high impedance and is held in this condition to the next cycle. If the negative transition of \overline{WE} occurs before that of \overline{CE} , D_{out} is controlled by \overline{CE} . t_{WZ} defines the time at which the output achieves the open circuit condition.
 7. If $t_{ES} > t_{ES}(\min)$, the cycle is early write and D_{out} is in high impedance.
 8. In static column mode cycles, read operation cannot be performed after write operation.
 9. Both t_{AH} and t_{WR} must be satisfied for a write cycle.
 10. t_{HZ} defines the time at which the output achieves the open circuit condition.
 11. An initial pause of 100 μs is required after power-up, then execute at least eight \overline{CE} refresh cycles.
 12. During I/O pins are in the output state, Data-in shall not be applied to I/O pins. So, in all write cycles (early write, delayed write and read-modify-write), \overline{OE} must go to high level to disable the output buffer prior to applying data to the device.
 13. In static column mode cycle, there must not be any invalid address inputs for static column mode (A19) which are less than t_{AA} .

■ TIMING WAVEFORMS


• Read/Read Cycle




• Read/Read Cycle ($\overline{OE} = V_{IL}$)




• Read-Modify-Write Cycle




• Automatic Refresh Cycle




• \overline{CE} Refresh Cycle




• Static Column Mode Read Cycle



• Static Column Mode Read Cycle ($\overline{OE} = V_{IL}$)




• Static Column Mode Write Cycle*8 (1st Cycle = Early Write Cycle)



0081-14

• Static Column Mode Write Cycle*8 (1st Cycle = Delayed Write Cycle)





Section 4

MOS Dynamic RAM Modules

4



HB56A18 Series

1,048,576-Word x 8-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56A18 is a 1M x 8 dynamic RAM module, mounted eight 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A18 is 30-pin single in-line package having Lead types (HB56A18A, HB56A18AT), socket type (HB56A18B). Therefore, the HB56A18 makes high density mounting possible without surface mount technology. The HB56A18 provides common data inputs and outputs. Its module board has decoupling capacitors beneath each SOJ.


FEATURES

- 30-pin Single In-line Package
 - Lead Pitch 2.54mm
- Single 5V (±10%) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 3.96 mW/3.52 mW/3.08 mW/2.64 mW/2.20 mW (max)
 - Standby Mode 88 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle (8 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Access Time	Package		
	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type
60 ns	HB56A18A-6H	HB56A18AT-6H	HB56A18B-6H
70 ns	HB56A18A-7H	HB56A18AT-7H	HB56A18B-7H
80 ns	HB56A18A-8A	HB56A18AT-8A	HB56A18B-8A
100 ns	HB56A18A-10A	HB56A18AT-10A	HB56A18B-10A
120 ns	HB56A18A-12A	HB56A18AT-12A	HB56A18B-12A

PIN OUT



PIN DESCRIPTION


Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	$\overline{\text{CAS}}$	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	$\overline{\text{WE}}$
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	$\overline{\text{RAS}}$
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	V _{CC}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	Non-Connection




■ BLOCK DIAGRAM




■ PHYSICAL OUTLINE

Unit: $\frac{\text{mm}}{\text{inch}}$


• HB56A18A Series



• HB56A18AT Series



• HB56A18B Series



Note: 1. The plating of the contact finger is solder coat.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V_{SS}	Input	V_{in}	- 1.0 to + 7.0	V
	Output	V_{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I_{out}	50	mA	
Power Dissipation	P_T	8	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS
• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	- 1.0	—	0.8	V	1

 Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56A18A/AT/B										Unit	Test Conditions	Note
		-6H		-7H		-8A		-10A		-12A				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	720	—	640	—	560	—	480	—	400	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	16	—	16	—	16	—	16	—	16	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	8	—	8	—	8	—	8	—	8	mA	CMOS Interface \overline{RAS} , $\overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	720	—	640	—	480	—	400	—	360	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	40	—	40	—	40	—	40	—	40	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	720	—	640	—	480	—	400	—	320	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	720	—	640	—	400	—	400	—	320	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	$I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

 Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.


• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	55	pF	1
Input Capacitance (Clock)	C_{I2}	—	70	pF	1
Input/Output Capacitance (DQ ₀ –DQ ₇)	$C_{I/O}$	—	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out}.

• **AC Characteristics**

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56A18 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \geq t_{WCS}(\text{min})$).



HB56C18 Series

1,048,576-Word x 8-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56C18 is a 1M x 8 static column mode dynamic RAM module, mounted eight 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C18 is 30-pin single in-line package having Lead types (HB56C18A, HB56C18AT), socket type (HB56C18B). Therefore, the HB56C18 makes high density mounting possible without surface mount technology. The HB56C18 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.


FEATURES

- 30-pin Single In-line Package
Lead Pitch2.54mm
- Single 5V (±10%) Supply
- High Speed
Access Time80 ns/100 ns/120 ns (max)
- Low Power Dissipation
Active Mode3080 mW/2640 mW/2200 mW (max)
Standby Mode88 mW (max)
- Static Column Mode Capability
- 512 Refresh Cycle(8 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Access Time	Package		
	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Socket Type
80 ns	HB56C18A-8A	HB56C18AT-8A	HB56C18B-8A
100 ns	HB56C18A-10A	HB56C18AT-10A	HB56C18B-10A
120 ns	HB56C18A-12A	HB56C18AT-12A	HB56C18B-12A

PIN OUT



PIN DESCRIPTION


Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	V _{CC}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
RAS	Row Address Strobe
CAS	Chip Select
WE	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	Non-Connection



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	8.0	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56C18A/AT/B						Unit	Test Conditions	Note
		-8A		-10A		-12A				
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	560	—	480	—	400	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	16	—	16	—	16	mA	TTL Interface RAS, CAS = V_{IH} , $D_{out} = \text{High-Z}$	
		—	8	—	8	—	8	mA	CMOS Interface RAS, CAS $\geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	I_{CC3}	—	480	—	400	—	360	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	40	—	40	—	40	mA	RAS = V_{IH} , CS = V_{IL} , $D_{out} = \text{Enable}$	1
CAS Before RAS Refresh Current	I_{CC6}	—	480	—	400	—	320	mA	$t_{RC} = \text{Min}$	
Static Column Mode Current	I_{CC9}	—	480	—	400	—	320	mA	Static Column Mode $t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	$I_{out} = - 5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while RAS = V_{IL} .

3. Address can be changed once or less while CS = V_{IH} .



HB56C18 Series

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	55	pF	1
Input Capacitance (Clock)	C_{I2}	—	70	pF	1, 2
Input/Output Capacitance (DQ ₀ –DQ ₇)	$C_{I/O}$	—	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CS} = V_{IH}$ to disable D_{out} .

• AC Characteristics

Please show at HM511002H series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56C18 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \geq t_{WCS}(\text{min})$).



HB56G18 Series

1,048,576-Word x 8-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56G18 is a 1M x 8 dynamic RAM module, mounted two 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56G18 is 30-pin single in-line package (socket type).

Therefore, the HB56G18 makes high density mounting possible without surface mount technology. The HB56G18 provides common data inputs and outputs. Its module board has decoupling capacitors beside each SOJ.


FEATURES

- 30-pin Single In-line Package
 - Lead Pitch2.54mm
- Single 5V ($\pm 10\%$) Supply
- High Speed
 - Access Time70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode1100 mW/990 mW/880 mW (max)
 - Standby Mode22 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles(16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56G18B-7A	70 ns	30-pin SIP Socket Type	Solder
HB56G18B-8A	80 ns		
HB56G18B-10A	100 ns		
HB56G18GB-7A	70 ns	30-pin SIP Socket Type	Gold
HB56G18GB-8A	80 ns		
HB56G18GB-10A	100 ns		

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection



■ Block Diagram




0104-2



■ PHYSICAL OUTLINE
 • HB56G188/GB Series

Unit: $\frac{\text{mm}}{\text{inch}}$



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	-1.0 to +7.0	V
	(Output)	V _{out}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	2.0	W	
Operating Temperature	T _{opr}	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS
• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)

Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	200	—	180	—	160	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	4	—	4	—	4	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	2	—	2	—	2	mA	CMOS Interface, R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	200	—	180	—	160	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	10	—	10	—	10	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	200	—	180	—	160	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	200	—	180	—	160	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed once or less while C_{AS} = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	30	pF	1
Input Capacitance (Clock)	C_{I2}	—	34	pF	1
Input/Output Capacitance (DQ_{0-7})	$C_{I/O}$	—	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write, and Refresh Cycles (Common Parameters)

Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	190	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	35	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	20	0	20	0	25	ns	6



Write Cycle

Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56G18B/GB-7A		HB56G18B/GB-8A		HB56G18B/GB-10A		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	40	—	45	—	50	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	ns	

- Notes:
1. AC measurements assume t_T = 5 ns.
 2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
 5. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 10. Early write cycle only (t_{WCS} ≥ t_{WCS} (min))
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 15. t_{REF} is determined by 1,024 refresh cycles.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




0104-8




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle



0104-9



• Fast Page Mode Early Write Cycle



HB56A48 Series

4,194,304-Word x 8-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56A48 is a 4M x 8 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514100AS, HM514100JP) sealed in SOJ package. An outline of the HB56A48 is 30-pin single in-line package. Therefore, the HB56A48 makes high density mounting possible without surface mount technology. The HB56A48 provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ.


FEATURES

- 30-pin Single In-line Package
 - Lead Pitch2.54mm
- Single 5V (±10%) Supply
- High Speed
 - Access Time60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode4840 mW/4400 mW/
3960 mW/3520 mW (max)
 - Standby Mode.....88 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle(16 ms)
- 3 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection

PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	A ₁₀
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	NC
12	A ₅	27	RAS
13	DQ ₃	28	NC
14	A ₆	29	NC
15	A ₇	30	V _{CC}


ORDERING INFORMATION

Access Time	Package					
	30-pin ¹ SIP Socket Type	30-pin ¹ SIP Socket Type	30-pin SIP Lead Type	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Low Profile Lead Type
	0.945 Inch Height	0.805 Inch Height	0.989 Inch Height	0.810 Inch Height	0.591 Inch Height	0.500 Inch Height
60 ns	—	HB56A48BR/GBR-6A	—	HB56A48AR-6A	—	HB56A48ATR-6A
70 ns	—	HB56A48BR/GBR-7A	—	HB56A48AR-7A	—	HB56A48ATR-7A
80 ns	HB56A48B/GB-8	HB56A48BR/GBR-8A	HB56A48A-8	HB56A48AR-8A	HB56A48AT-8	HB56A48ATR-8A
100 ns	HB56A48B/GB-10	HB56A48BR/GBR-10A	HB56A48A-10	HB56A48AR-10A	HB56A48AT-10	HB56A48ATR-10A

Note: 1. Following the specification of the contact pad.
 HB56A48B-XX, HB56A48BR-XX: solder
 HB56A48GB-XX, HB56A48GBR-XX: gold




■ BLOCK DIAGRAM




■ PHYSICAL OUTLINE

Unit: mm (inch)


• HB56A48AR Series



• HB56A48ATR Series




• HB56A48BR/GBR Series



■ PHYSICAL OUTLINE (continued)


Unit: mm (inch)

• HB56A48A Series




0084-6

• HB56A48AT Series



0084-7

• HB56A48B/GB Series



0084-8

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	8	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• **Recommended DC Operating Conditions** (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• **DC Electrical Characteristics** (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR								Unit	Test Condition	Note
		-6A		-7A		-8/-8A		-10/-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	880	—	800	—	720	—	640	mA	t _{RC} = min	1, 2
Standby Current	I _{CC2}	—	16	—	16	—	16	—	16	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	8	—	8	—	8	—	8	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	880	—	800	—	720	—	640	mA	t _{RC} = min	2
Standby Current	I _{CC5}	—	40	—	40	—	40	—	40	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	880	—	800	—	720	—	640	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	—	880	—	800	—	720	—	640	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{IN} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	HB56A48				Unit	Note
		BR/GBR/AR/ATR		A/AT/B/GB			
		Typ	Max	Typ	Max		
Input Capacitance (Address)	C_{I1}	—	55	—	65	pF	1
Input Capacitance (Clock)	C_{I2}	—	68	—	81	pF	1
Input/Output Capacitance (DQ_{0-7})	$C_{I/O}$	—	17	—	30	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12, 15}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	60	—	70	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	50	20	50	20	60	25	75	20	60	25	75	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	35	15	35	15	40	20	55	15	40	20	55	ns	9
RAS Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	—	16	—	16	ms	17

Read Cycle

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3, 16
Access Time from CAS	t_{CAC}	—	15	—	20	—	20	—	25	—	25	—	25	ns	3, 4, 14
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5, 14, 16
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RRH}	0	—	0	—	0	—	0	—	10	—	10	—	ns	



Read Cycle (continued)

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t _{OFF}	0	15	0	20	0	20	0	25	0	20	0	25	ns	6

Write Cycle

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	15	—	20	—	20	—	25	—	25	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	25	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	35	—	40	—	45	—	50	—	50	—	50	ns	14, 16
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	50	—	50	—	ns	



Test Mode Cycle


Parameter	Symbol	HB56A48B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t_{WS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t_{WH}	10	—	10	—	10	—	10	—	20	—	20	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} -only refresh).
 13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits . . . RA10, CA10 and CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 16. In a test mode read cycle, the value of t_{RAC} , t_{AA} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 17. t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORM


• Read Cycle




0094-9




• Early Write Cycle




• **RAS Only Refresh Cycle**




• **CAS Before RAS Refresh Cycle**



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




0094-14




• Fast Page Mode Early Write Cycle



• TEST MODE CYCLE




• Test Mode Set Cycle




• Test Mode Reset Cycle

CAS Before $\overline{\text{RAS}}$ Refresh Cycle



0094-18

$\overline{\text{RAS}}$ Only Refresh Cycle



0094-19



HB56A19 Series

1,048,576-Word x 9-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56A19 is a 1M x 9 dynamic RAM module, mounted nine 1-Mbit DRAM (HM511000JP) sealed in SOJ package. An outline of the HB56A19 is 30-pin single in-line package having Lead types (HB56A19A, HB56A19AT), Socket type (HB56A19B). Therefore, the HB56A19 makes high density mounting possible without surface mount technology. The HB56A19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.


FEATURES

- 30-pin Single In-line Package
 - Lead Pitch 2.54mm
- Single 5V (± 10%) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 4455 mW/3960 mW/3465 mW/2970 mW/2475 mW (max)
 - Standby Mode 99 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle (8 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Access Time	Package		
	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type
60 ns	HB56A19A-6H	HB56A19AT-6H	HB56A19B-6H
70 ns	HB56A19A-7H	HB56A19AT-7H	HB56A19B-7H
80 ns	HB56A19A-8A	HB56A19AT-8A	HB56A19B-8A
100 ns	HB56A19A-10A	HB56A19AT-10A	HB56A19B-10A
120 ns	HB56A19A-12A	HB56A19AT-12A	HB56A19B-12A

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ ₃	28	PCAS
14	A ₆	29	PD
15	A ₇	30	V _{CC}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	Non-Connection



■ BLOCK DIAGRAM




0122-2




HB56A19 Series

■ PHYSICAL OUTLINE


• HB56A19A Series



• HB56A19AT Series



• HB56A19B Series



Note: The plating of the contact finger is solder coat.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	Input	V _{in}	-1.0 to +7.0	V
	Output	V _{out}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	9	W	
Operating Temperature	T _{opr}	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HB56A19A/AT/B										Unit	Test Conditions	Note
		-6H		-7H		-8A		-10A		-12A				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	810	—	720	—	630	—	540	—	450	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	18	—	18	—	18	—	18	—	18	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	9	—	9	—	9	—	9	—	9	mA	CMOS Interface, R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	810	—	720	—	540	—	450	—	405	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	45	—	45	—	45	—	45	—	45	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	810	—	720	—	540	—	360	—	320	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	810	—	720	—	450	—	450	—	360	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	-10	10	-	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	60	pF	1
Input Capacitance (Clock)	C_{I2}	—	75	pF	1
Input/Output Capacitance (DQ ₀ –DQ ₇)	$C_{I/O}$	—	17	pF	1, 2
Input Capacitance (PD)	C_{I3}	—	10	pF	1, 2
Output Capacitance (PQ)	C_O	—	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• **AC Characteristics**

Please show at HM511000H series or HM511000A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56A19 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \geq t_{WCS}(\text{min})$).

HB56A19L Series

1,048,576-Word x 9-Bit High Density Dynamic RAM Module


DESCRIPTION

The HB56A19 is a 1M x 9 dynamic RAM module, mounted nine 1 Mbit DRAM (HM511000ALJP) sealed in SOJ package. An outline of the HB56A19 is 30-pin single in-line package having lead types (HB56A19A, HB56A19AT), socket type (HB56A19B, HB56A19GB). Therefore, the HB56A19 makes high density mounting possible without surface mount technology. The HB56A19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

FEATURES

- 30-pin Single In-line Package
Lead Pitch 2.54 mm
- Single 5V (± 10%) Supply
- High Speed
Access Time 60 ns/70 ns/80 ns/
100 ns/120 ns (max)
- Low Power Dissipation
Active Mode 4455 mW/3960 mW/3465 mW/
2970 mW/2475 mW (max)
Standby Mode 15.3 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle/64 ms (Distribution Refresh)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible

PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ ₃	28	PCAS
14	A ₆	29	PD
15	A ₇	30	V _{CC}

ORDERING INFORMATION

Access Time	Package			
	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP ¹ Socket Type	30-pin SIP ¹ Socket Type
60 ns	HB56A19A-6L	HB56A19AT-6L	HB56A19B-6L	HB56A19GB-6L
70 ns	HB56A19A-7L	HB56A19AT-7L	HB56A19B-7L	HB56A19GB-7L
80 ns	HB56A19A-8L	HB56A19AT-8L	HB56A19B-8L	HB56A19GB-8L
100 ns	HB56A19A-10L	HB56A19AT-10L	HB56A19B-10L	HB56A19GB-10L
120 ns	HB56A19A-12L	HB56A19AT-12L	HB56A19B-12L	HB56A19GB-12L


Note: 1. Following the specification of the contact pad.
HB56A19B-XXL : solder
HB56A19GB-XXL : gold

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ ₀ -DQ ₁₇	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection



■ BLOCK DIAGRAM



0153-2


0153-3




HB56A19L Series

■ PHYSICAL OUTLINE


• HB56A19A Series



• HB56A19AT Series



• HB56A19B/GB Series



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	9	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HB56A19/AT/B/GB										Unit	Test Conditions	Note
		-6L		-7L		-8L		-10L		-12L				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	810	—	720	—	630	—	540	—	450	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	18	—	18	—	18	—	18	—	18	mA	TTL Interface RAS, CAS = V _{IH} , D _{out} = High-Z	
		—	2.7	—	2.7	—	2.7	—	2.7	—	2.7	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V, D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	810	—	720	—	540	—	450	—	405	mA	t _{RC} = Min	2
Battery Back Up Current	I _{CC4}	—	2.7	—	2.7	—	2.7	—	2.7	—	2.7	mA	t _{RC} = 125 μs CAS Before RAS Refresh	4
Standby Current	I _{CC5}	—	45	—	45	—	45	—	45	—	45	mA	RAS = V _{IH} , CAS = V _{IL} , D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	720	—	630	—	540	—	450	—	360	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	720	—	630	—	450	—	450	—	360	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while RAS = V_{IL}.

3. Address can be changed ≤ 1 time while CAS = V_{IH}.

4. t_{RAS} = t_{RAS} (min) to 1 μs.

Input voltage: All pins: V_{IH} ≥ V_{CC} - 0.2V or V_{IL} ≤ 0.2V.



HB56A19L Series

- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	60	pF	1
Input Capacitance (Clock)	C_{I2}	—	75	pF	1
Input/Output Capacitance (DQ ₀₋₇)	$C_{I/O}$	—	17	pF	1, 2
Input Capacitance (PD)	C_{I3}	—	10	pF	1
Output Capacitance (PQ)	C_O	—	12	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

- **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write, and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56A19/AT/B/GB										Unit	Note
		-6L		-7L		-8L		-10L		-12L			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	220	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	70	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	64	—	64	—	64	—	64	—	64	ms	15

Read Cycle

Parameter	Symbol	HB56A19A/AT/B/GB										Unit	Note
		-6L		-7L		-8L		-10L		-12L			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	—	20	—	20	—	20	—	25	—	30	ns	6



Write Cycle

Parameter	Symbol	HB56A19A/AT/B/GB										Unit	Note
		-6L		-7L		-8L		-10L		-12L			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	20	—	25	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56A19A/AT/B/GB										Unit	Note
		-6L		-7L		-8L		-10L		-12L			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56A19A/AT/B/GB										Unit	Note
		-6L		-7L		-8L		-10L		-12L			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	15	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	40	—	45	—	50	—	50	—	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	

- Notes:
1. AC measurements assume t_T = 5 ns.
 2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max).
 5. Assumes that t_{RCD} ≤ t_{RCD} (max), ≥ t_{RAD} (max).
 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 10. Early write cycle only (t_{WCS} ≥ t_{WCS} (min)).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 15. t_{REF} is determined by 512 refresh cycles.




■ TIMING WAVEFORMS

• Read Cycle



• Early Write Cycle



HB56C19 Series

1,048,576-Word x 9-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56C19 is a 1M x 9 static column mode dynamic RAM module, mounted nine 1-Mbit DRAM (HM511002JP) sealed in SOJ package. An outline of the HB56C19 is 30-pin single in-line package having Lead types (HB56C19A, HB56C19AT), socket type (HB56C19B). Therefore, the HB56C19 makes high density mounting possible without surface mount technology. The HB56C19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.


FEATURES

- 30-pin Single In-line Package
 - Lead Pitch2.54mm
- Single 5V (± 10%) Supply
- High Speed
 - Access Time80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode3465 mW/2970 mW/2475 mW (max)
 - Standby Mode99 mW (max)
- Static Column Mode Capability
- 512 Refresh Cycle(8 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Access Time	Package		
	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIMM Socket Type
80 ns	HB56C19A-8A	HB56C19AT-8A	HB56C19B-8A
100 ns	HB56C19A-10A	HB56C19AT-10A	HB56C19B-10A
120 ns	HB56C19A-12A	HB56C19AT-12A	HB56C19B-12A

PIN OUT



PIN DESCRIPTION


Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	\overline{CS}	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	\overline{WE}
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	\overline{RAS}
13	DQ ₃	28	\overline{PCS}
14	A ₆	29	PD
15	A ₇	30	V _{CC}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
\overline{RAS}	Row Address Strobe
\overline{CS}	Chip Select
\overline{PCS}	Parity Chip Select
\overline{WE}	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	Non-Connection



■ BLOCK DIAGRAM




0123-2




■ PHYSICAL OUTLINE

Unit: $\frac{\text{mm}}{\text{(inch)}}$


• HB56C19A Series



• HB56C19AT Series



• HB56C19B Series



Note: 1. The plating of the contact finger is solder coat.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	9.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HB56C19A/AT/B						Unit	Test Conditions	Note
		-8A		-10A		-12A				
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	630	—	540	—	450	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	18	—	18	—	18	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	9	—	9	—	9	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	540	—	450	—	405	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	45	—	45	—	45	mA	R _{AS} = V _{IH} , C _S = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	540	—	450	—	360	mA	t _{RC} = Min	
Static Column Mode Current	I _{CC9}	—	540	—	450	—	360	mA	Static Column Mode t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed once or less while C_S = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	60	pF	1
Input Capacitance (Clock)	C_{I2}	—	75	pF	1, 2
Input/Output Capacitance (DQ ₀ –DQ ₇)	$C_{I/O}$	—	17	pF	1, 2
Input Capacitance (PD)	C_{I3}	—	10	pF	1
Output Capacitance (PQ)	C_O	—	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CS} = V_{IH}$ to disable D_{out} .

• **AC Characteristics**

Please show at HM511002A series about AC Characteristics. But don't use by Delayed Write Cycle, because the HB56C19 provides common data inputs and outputs. Please use by Early Write Cycle. ($t_{WCS} \geq t_{WCS}(\text{min})$).



HB56G19 Series

1,048,576-Word x 9-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56G19 is a 1M x 9 dynamic RAM module, mounted two 4 Mbit DRAM (HM514400AS) sealed in SOJ package and 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56G19 is 30-pin single in-line package having lead types (HB56G19A), socket type (HB56G19B/GB). Therefore, the HB56G19 makes high density mounting possible without surface mount technology. The HB56G19 provides common data inputs and outputs and also provides separate I/O on parity bit for parity check. Its module board has decoupling capacitors beneath each SOJ.

FEATURES

- 30-pin Single In-line Package
 - Lead Pitch 2.54mm
- Single 5V ($\pm 10\%$) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 1705 mW/1540 mW/
1375 mW/1210 mW (max)
 - Standby Mode 33 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
 - \overline{RAS} Only Refresh
 - \overline{CAS} Before \overline{RAS} Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package
HB56G19A-6A	60 ns	30-pin SIP Low Profile Lead Type
HB56G19A-7A	70 ns	
HB56G19A-8A	80 ns	
HB56G19A-10A	100 ns	
HB56G19B/GB-6A	60 ns	30-pin SIP Socket Type
HB56G19B/GB-7A	70 ns	
HB56G19B/GB-8A	80 ns	
HB56G19B/GB-10A	100 ns	

Note: Following the specification of the contact pads.

HB56G19B-XX :solder
HB56G19GB-XX :gold

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	V_{CC}	16	DQ ₄
2	\overline{CAS}	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	NC
5	A ₁	20	DQ ₅
6	DQ ₁	21	\overline{WE}
7	A ₂	22	V_{SS}
8	A ₃	23	DQ ₆
9	V_{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	\overline{RAS}
13	DQ ₃	28	\overline{PCAS}
14	A ₆	29	PD
15	A ₇	30	V_{CC}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
\overline{RAS}	Row Address Strobe
\overline{CAS} , \overline{PCAS}	Column Address Strobe
\overline{WE}	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V_{CC}	Power Supply (+ 5V)
V_{SS}	Ground
NC	No Connection



■ BLOCK DIAGRAM




0154-2



■ PHYSICAL OUTLINE


Unit: $\frac{\text{mm}}{\text{inch}}$

• HB56G19A Series



0154-3


• HB56G19B/GB Series



0154-4

Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56G19B-XX	Solder
HB56G19GB-XX	Gold



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	-1.0 to +7.0	V
	(Output)	V _{out}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{opr}	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)

Parameter	Symbol	HB56G19A/B/GB								Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	310	—	280	—	250	—	220	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	6	—	6	—	6	—	6	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	3	—	3	—	3	—	3	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	310	—	280	—	240	—	210	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	15	—	15	—	15	—	15	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	300	—	270	—	240	—	210	mA	t _{RC} = Min	
Fast Page Mode Current	I _{CC7}	—	300	—	270	—	230	—	210	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed ≤ 1 time while C_{AS} = V_{IH}.



HB56G19 Series

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	30	pF	1
Input Capacitance (Clock)	C_{I2}	—	36	pF	1
Input/Output Capacitance (DQ_{0-7})	$C_{I/O}$	—	17	pF	1, 2
Input Capacitance (PD)	C_{I3}	—	10	pF	1
Output Capacitance (PQ)	C_O	—	12	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• AC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 12} Read, Write, and Refresh Cycles (Common Parameters)

Parameter	Symbol	HB56G19A/B/GB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	15



Read Cycle

Parameter	Symbol	HB56G19A/B/GB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	20	0	20	0	25	ns	6

Write Cycle

Parameter	Symbol	HB56G19A/B/GB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	20	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	20	—	ns	11



Refresh Cycle

Parameter	Symbol	HB56G19A/B/GB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	15	—	15	—	20	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56G19A/B/GB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	45	—	50	—	55	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASC}	60	100000	70	100000	80	100000	100	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	40	—	45	—	50	—	50	ns	14
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t_{RHCP}	40	—	45	—	50	—	50	—	ns	

Notes: 1. AC measurements assume $t_T = 5$ ns.

- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
- $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
- Early write cycle only ($t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$).
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.
- An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh).
- t_{RASC} is determined by $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
- Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
- t_{REF} is determined by 1,024 refresh cycles.

■ TIMING WAVEFORMS

• Read Cycle




▨ : Don't care


0154-5




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Fast Page Mode Read Cycle



0154-9



HB56A49 Series

4,194,304-Word x 9-Bit High Density Dynamic RAM Module

■ DESCRIPTION

The HB56A49 is a 4M x 9 dynamic RAM module, mounted 9 pieces of 4 Mbit DRAM (HM514100AS, HM514100JP) sealed in an SOJ package. An outline of the HB56A49 is the 30-pin single in-line package. Therefore, the HB56A49 makes high density mounting possible without surface mount technology. The HB56A49 provides common data inputs and outputs, and also provides separate I/O parity bit for parity check. Decoupling capacitors are mounted beneath each SOJ.


■ FEATURES

- 30-pin Single In-line Package
Lead Pitch 2.54mm
- Single 5V ($\pm 10\%$) Supply
- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
Active Mode 5445 mW/4059 mW/4455 mW/
3960 mW (max)
Standby Mode 99 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 3 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- Hidden Refresh

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Input
A ₀ -A ₉	Refresh Address Input
RAS	Row Address Strobe
CAS, PCAS	Column Address Strobe
WE	Read/Write Enable
DQ ₀ -DQ ₇	Data-in/Data-out
PD	Parity Data-in
PQ	Parity Data-out
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection

■ PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{CC}	16	DQ ₄
2	CAS	17	A ₈
3	DQ ₀	18	A ₉
4	A ₀	19	A ₁₀
5	A ₁	20	DQ ₅
6	DQ ₁	21	WE
7	A ₂	22	V _{SS}
8	A ₃	23	DQ ₆
9	V _{SS}	24	NC
10	DQ ₂	25	DQ ₇
11	A ₄	26	PQ
12	A ₅	27	RAS
13	DQ ₃	28	PCAS
14	A ₆	29	PD
15	A ₇	30	V _{CC}


■ ORDERING INFORMATION

Access Time	Package					
	30-pin 1 SIP Socket Type	30-pin 1 SIP Socket Type	30-pin SIP Lead Type	30-pin SIP Lead Type	30-pin SIP Low Profile Lead Type	30-pin SIP Low Profile Lead Type
	0.945 Inch Height	0.805 Inch Height	0.989 Inch Height	0.810 Inch Height	0.591 Inch Height	0.500 Inch Height
60 ns	—	HB56A49BR/GBR-6A	—	HB56A49AR-6A	—	HB56A49ATR-6A
70 ns	—	HB56A49BR/GBR-7A	—	HB56A49AR-7A	—	HB56A49ATR-7A
80 ns	HB56A49B/GB-8	HB56A49BR/GBR-8A	HB56A49A-8	HB56A49AR-8A	HB56A49AT-8	HB56A49ATR-8A
100 ns	HB56A49B/GB-10	HB56A49BR/GBR-10A	HB56A49A-10	HB56A49AR-10A	HB56A49AT-10	HB56A49ATR-10A

Note: 1. Following the specification of the contact pad.
 HB56A49B-XX, HB56A49BR-XX: solder
 HB56A49GB-XX, HB56A49GBR-XX: gold



■ BLOCK DIAGRAM




0096-2



■ PHYSICAL OUTLINE


Unit: $\frac{\text{mm}}{\text{inch}}$

• HB56A49AR Series




0096-3

• HB56A49ATR Series



0096-4

• HB56A49BR/GBR Series




0096-5




• HB56A49A Series

Unit: mm
inch




0096-6

• HB56A49AT Series



0096-7


• HB56A49B/GB Series



0096-8

Note: Following the specification of the contact pad.

Part No.	Contact Pad
HB56A49B-XX	Solder
HB56A49GB-XX	Gold



Detail A

0096-9



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	9	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 0.5	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR								Unit	Test Condition	Note
		-6A		-7A		-8/-8A		-10/-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	990	—	900	—	810	—	720	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	18	—	18	—	18	—	18	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	9	—	9	—	9	—	9	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	990	—	900	—	810	—	720	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	45	—	45	—	45	—	45	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	990	—	900	—	810	—	720	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	990	—	900	—	810	—	720	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{IN} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL}.
 3. Address can be changed once or less while CAS = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	HB56A49				Unit	Note
		BR/GBR/AR/ATR		A/AT/B/GB			
		Typ	Max	Typ	Max		
Input Capacitance (Address)	C_{I1}	—	60	—	70	pF	1
Input Capacitance (Clock)	C_{I2}	—	75	—	88	pF	1
Input Capacitance (PCAS)	C_{I3}	—	12	—	20	pF	1
Input/Output Capacitance (DQ ₀₋₇)	$C_{I/O}$	—	17	-	30	pF	1, 2
Input Capacitance (PD)	C_{I4}	—	10	—	20	pF	1
Output Capacitance (PQ)	C_O	—	12	—	20	pF	1, 2

Notes: 1. Capacitance measured with Bonnton Meter or effective capacitance measuring method.

2. CAS = V_{IH} to disable D_{out}.

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)1, 12, 15

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	60	—	70	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	50	20	50	20	60	25	75	20	60	25	75	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	35	15	35	15	40	20	55	15	40	20	55	ns	9
RAS Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	—	16	—	16	ms	17

Read Cycle

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3, 16
Access Time from CAS	t_{CAC}	—	15	—	20	—	20	—	25	—	25	—	25	ns	3, 4, 14
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5, 14, 16
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	



Read Cycle (continued)

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RRH}	0	—	0	—	0	—	0	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t _{OFF}	0	15	0	20	0	20	0	25	0	20	0	25	ns	6

Write Cycle

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	15	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	15	—	20	—	20	—	25	—	25	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	25	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	10	—	ns	



Fast Page Mode Cycle

Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	40	—	45	—	50	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t_{CP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t_{ACP}	—	35	—	40	—	45	—	50	—	50	—	50	ns	14, 16
RAS Hold Time from CAS Precharge	t_{RHCP}	35	—	40	—	45	—	50	—	50	—	50	—	ns	

Test Mode Cycle


Parameter	Symbol	HB56A49B/GB/BR/GBR/A/AR/AT/ATR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t_{WS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t_{WH}	10	—	10	—	10	—	10	—	20	—	20	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$, $t_{RAD} \leq t_{RAD}(\text{max})$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$, $t_{RAD} \geq t_{RAD}(\text{max})$.
 - $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 - Early write cycle only ($t_{WCS} \geq t_{WCS}(\text{min})$).
 - These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as RAS only refresh).
 - t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{CAP} .
 - Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits . . . RA10, CA10 and CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. Data output pin is D_{out} and data input pin is D_{in} . In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 - In a test mode read cycle, the value of t_{RAC} , t_{AA} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 - t_{REF} is determined by 1,024 refresh cycles.




■ TIMING WAVEFORM

• Read Cycle




• Early Write Cycle




0096-11




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Hidden Refresh Cycle




• Fast Page Mode Read Cycle




0086-15




• Fast Page Mode Early Write Cycle



• TEST MODE CYCLE



• Test Mode Set Cycle



HB56D25632 Series

262,144-Word x 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D25632B is a 256k x 32 dynamic RAM module, mounted 8 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package. An outline of the HB56D25632B is 72-pin single in-line package. Therefore, the HB56D25632B makes high density mounting possible without surface mount technology. The HB56D25632B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.


FEATURES

- 72-pin Single In-line Package
 - Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 3.78W/3.36W/2.772W/2.31W/1.974W (max)
 - Standby Mode 84 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle/8 ms
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HB56D25632B-6A	60 ns	72-pin SIP Socket Type
HB56D25632B-7A	70 ns	
HB56D25632B-8A	80 ns	
HB56D25632B-10A	100 ns	
HB56D25632B-12A	120 ns	

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ11
2	DQ0	20	DQ4	38	NC	56	DQ27
3	DQ16	21	DQ20	39	V _{SS}	57	DQ12
4	DQ1	22	DQ5	40	CAS ₀	58	DQ28
5	DQ17	23	DQ21	41	CAS ₂	59	V _{CC}
6	DQ2	24	DQ6	42	CAS ₃	60	DQ29
7	DQ18	25	DQ22	43	CAS ₁	61	DQ13
8	DQ3	26	DQ7	44	RAS ₀	62	DQ30
9	DQ19	27	DQ23	45	NC	63	DQ14
10	V _{CC}	28	A7	46	NC	64	DQ31
11	NC	29	NC	47	\overline{WE}	65	DQ15
12	A0	30	V _{CC}	48	NC	66	NC
13	A1	31	A8	49	DQ8	67	V _{SS}
14	A2	32	NC	50	DQ24	68	NC
15	A3	33	NC	51	DQ9	69	T.B.D.
16	A4	34	RAS ₂	52	DQ25	70	T.B.D.
17	A5	35	NC	53	DQ10	71	NC
18	A6	36	NC	54	DQ26	72	V _{SS}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₂	Row Address Strobe
\overline{WE}	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
NC	No Connection




■ BLOCK DIAGRAM



■ PHYSICAL OUTLINE

Unit: mm
inch



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	-1.0 to +7.0	V
	(Output)	V _{out}	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{opr}	0 to +70	°C	
Storage Temperature	T _{stg}	-55 to +125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1

Note 1. All voltage referenced to V_{SS}.



• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±5%, V_{SS} = 0V)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	720	—	640	—	528	—	440	—	376	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	16	—	16	—	16	—	16	—	16	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	8	—	8	—	8	—	8	—	8	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	720	—	640	—	528	—	440	—	376	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	40	—	40	—	40	—	40	—	40	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	720	—	640	—	528	—	440	—	376	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	720	—	640	—	440	—	440	—	376	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.

• Capacitance (T_A = 25°C, V_{CC} = 5V ±5%)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C _{I1}	—	68	pF	1
Input Capacitance (WE)	C _{I2}	—	76	pF	1
Input Capacitance (R _{AS})	C _{I3}	—	43	pF	1
Input Capacitance (C _{AS})	C _{I4}	—	29	pF	1
Output Capacitance (DQ0-DQ31)	C _{I/O}	—	17	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. C_{AS} = V_{IH} to disable D_{out}.

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±5%, V_{SS} = 0V)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	125	—	140	—	160	—	190	—	220	—	ns	
R _{AS} Precharge Time	t _{RP}	55	—	60	—	70	—	80	—	90	—	ns	
R _{AS} Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
C _{AS} Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	12	—	15	—	15	—	ns	



Read, Write and Refresh Cycle (Common Parameters) (continued)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	t _{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	8	—	8	—	8	—	8	—	8	ns	15

Read Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from CAS	t _{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t _{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t _{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t _{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6

Write Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	20	—	25	—	ns	11

Refresh Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	ns	




Fast Page Mode Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t_{CP}	10	—	10	—	10	—	15	—	20	—	ns	
Fast Page Mode RAS Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	t_{ACP}	—	40	—	45	—	50	—	50	—	60	ns	13
RAS Hold Time from CAS Precharge	t_{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} only refresh).
 13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is determined by 512 refresh cycles.

■ TIMING WAVEFORM


• Read Cycle



0095-6




■ Early Write Cycle



0095-7




• RAS Only Refresh Cycle



0095-8

• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



0095-9



HB56D51232 Series

524,288-Word x 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D51232SB is a 512k x 32 dynamic RAM module, mounted 16 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package. An outline of the HB56D51232SB is 72-pin single in-line package. Therefore, the HB56D51232SB makes high density mounting possible without surface mount technology. The HB56D51232SB provides common data inputs and outputs.

Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.


FEATURES

- 72-pin Single In-line Package
 - Lead Pitch1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
 - Access Time60 ns/70 ns/80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode3.95W/3.57W/2.982W/2.52W/2.184W (max)
 - Standby Mode168 mW (max)
- Fast Page Capability
- 512 Refresh Cycles/8 ms
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HB56D51232SB-6A	60 ns	72-pin SIP Socket Type
HB56D51232SB-7A	70 ns	
HB56D51232SB-8A	80 ns	
HB56D51232SB-10A	100 ns	
HB56D51232SB-12A	120 ns	

PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₁	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	NC
14	A ₂	32	NC	50	DQ ₂₄	68	V _{SS}
15	A ₃	33	RAS ₃	51	DQ ₉	69	PD1
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD2
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₃	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
NC	No Connection

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D51232SB				
		60 ns	70 ns	80 ns	100 ns	120 ns
69	PD1	NC	V _{SS}	NC	V _{SS}	NC
70	PD2	NC	NC	V _{SS}	V _{SS}	NC



■ BLOCK DIAGRAM



0097-2


0097-3

0097-4



■ PACKAGE OUTLINE

Unit: mm/inch



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	(Input)	-1.0 to +7.0	V
	(Output)	-1.0 to +7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	16	W
Operating Temperature	T _{opr}	0 to +70	°C
Storage Temperature	T _{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.



• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Test Condition	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	760	—	680	—	568	—	480	—	416	mA	t _{RC} = min	1, 2
Standby Current	I _{CC2}	—	32	—	32	—	32	—	32	—	32	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	16	—	16	—	16	—	16	—	16	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	760	—	680	—	568	—	480	—	416	mA	t _{RC} = min	2
Standby Current	I _{CC5}	—	80	—	80	—	80	—	80	—	80	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	760	—	680	—	568	—	480	—	416	mA	t _{RC} = min	
Page Mode Current	I _{CC7}	—	760	—	680	—	480	—	480	—	416	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{IN} ≤ 7V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	-10	10	-10	10	μA	0V ≤ V _{OUT} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.

• Capacitance (T_A = 25°C, V_{CC} = 5V ± 5%)

Parameter	Symbol	Typ	Max	Unit	Unit
Input Capacitance (Address)	C _{I1}	—	121	pF	1
Input Capacitance (WE)	C _{I2}	—	137	pF	1
Input Capacitance (R _{AS})	C _{I3}	—	48	pF	1
Input Capacitance (C _{AS})	C _{I4}	—	48	pF	1
Output Capacitance (DQ ₀ -DQ ₃₁)	C _{I/O}	—	17	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. C_{AS} = V_{IH} to disable D_{out}.

• AC Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	125	—	140	—	160	—	190	—	220	—	ns	
R _{AS} Precharge Time	t _{RP}	55	—	60	—	70	—	80	—	90	—	ns	
R _{AS} Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
C _{AS} Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	12	—	15	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	20	—	25	—	ns	



Read, Write and Refresh Cycle (Common Parameters) (continued)

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_{T}	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	—	8	ns	15

• Read Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	55	—	ns	
Output Buffer Turn-Off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	30	ns	6

• Write Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	20	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	15	—	15	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	20	—	20	—	25	—	ns	11

• Refresh Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	15	—	15	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	10	—	10	—	10	—	ns	




• Fast Page Mode Cycle

Parameter	Symbol	-6A		-7A		-8A		-10A		-12A		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	45	—	50	—	55	—	55	—	65	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t_{CP}	10	—	10	—	10	—	15	—	10	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t_{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from \overline{CAS} Precharge	t_{ACP}	—	40	—	45	—	50	—	50	—	60	ns	13
\overline{RAS} Hold Time from \overline{CAS} Precharge	t_{RHCP}	40	—	45	—	50	—	50	—	60	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 11. These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} only refresh).
 13. t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is determined by 512 refresh cycles.




• Early Write Cycle




0097-7




• $\overline{\text{RAS}}$ Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



HB56D132 Series

1,048,576-Word x 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D132BR/SBR is a 1M x 32 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package. An outline of the HB56D132BR/SBR is 72-pin single in-line package. Therefore, the HB56D132BR/SBR makes high density mounting possible without surface mount technology. The HB56D132BR/SBR provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.


FEATURES

- 72-pin Single In-line Package
 - Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 4.62W/4.40W/3.96W/3.52W (max)
 - Standby Mode 88 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D132BR-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D132BR-7A	70 ns		
HB56D132BR-8A	80 ns		
HB56D132BR-10A	100 ns		
HB56D132BR-8	80 ns		
HB56D132BR-10	100 ns		
HB56D132SBR-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D132SBR-7A	70 ns		
HB56D132SBR-8A	80 ns		
HB56D132SBR-10A	100 ns		
HB56D132SBR-8	80 ns		
HB56D132SBR-10	100 ns		

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	NC	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	V _{SS}
14	A ₂	32	A ₉	50	DQ ₂₄	68	V _{SS}
15	A ₃	33	NC	51	DQ ₉	69	NC
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	NC
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₂	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection



■ BLOCK DIAGRAM



* D0 - D7 : HM514400JP/AJ




0155-2




■ PHYSICAL OUTLINE

Unit: mm
inch




0155-3

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D132BR-XX	Gold
HB56D132SBR-XX	Solder

0155-4



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{Opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	HB56D132BR/SBR												Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	880	—	800	—	720	—	640	—	720	—	640	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	16	—	16	—	16	—	16	—	16	—	16	mA	TTL Interface R _{AS} , CAS = V _{IH} D _{out} = High-Z	
		—	8	—	8	—	8	—	8	—	8	—	8	mA	CMOS Interface R _{AS} , CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	880	—	800	—	720	—	640	—	720	—	640	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	40	—	40	—	40	—	40	—	40	—	40	mA	R _{AS} = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	880	—	800	—	720	—	640	—	720	—	640	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	880	—	800	—	720	—	640	—	720	—	640	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed once or less while CAS = V_{IH}.



HB56D132 Series

• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	68	pF	1
Input Capacitance ($\overline{\text{WE}}$)	C_{I2}	—	76	pF	1
Input Capacitance ($\overline{\text{RAS}}$)	C_{I3}	—	43	pF	1
Input Capacitance ($\overline{\text{CAS}}$)	C_{I4}	—	29	pF	1
Output Capacitance ($\text{DQ}_0\text{--DQ}_{31}$)	$C_{I/O}$	—	17	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\text{CAS} = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D132BR/SBR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	12	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	22	55	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	17	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	25	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	5	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D132BR/SBR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	20	—	20	—	25	—	25	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	0	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	15	0	20	0	20	0	25	0	20	0	25	ns	6



Write Cycle

Parameter	Symbol	HB56D132BR/SBR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DD}	15	—	15	—	15	—	20	—	15	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D132BR/SBR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D132BR/SBR												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	35	—	40	—	45	—	50	—	50	—	50	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	50	—	50	—	ns	

- Notes:
1. AC measurements assume t_T = 5 ns.
 2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max).
 5. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≥ t_{RAD} (max).
 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 10. Early write cycle only (t_{WCS} ≥ t_{WCS} (min)).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 15. t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORMS


• Read Cycle



0155-5




• Early Write Cycle



0155-6




• $\overline{\text{RAS}}$ Only Refresh Cycle



0155-7


• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



0155-8



• Fast Page Mode Early Write Cycle



0185-10



HB56D232B Series

2,097,152-Word x 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D232B is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4Mbit DRAM (HM514400JP) sealed in SOJ package. An outline of the HB56D232B is 72-pin single in-line package. Therefore, the HB56D232B makes high density mounting possible without surface mount technology. The HB56D232B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the one side of its module board.

FEATURES

- 72-pin Single In-line Package
 - Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
 - Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode 3.99W/3.57W/3.15W (max)
 - Standby Mode 168 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package
HB56D232B-8	80 ns	72-pin SIP Socket Type
HB56D232B-10	100 ns	
HB56D232B-12	120 ns	

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D132BR		
		80 ns	100 ns	120 ns
67	PD ₁	V _{SS}	V _{SS}	V _{SS}
68	PD ₂	V _{SS}	V _{SS}	V _{SS}
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₁	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD ₂
15	A ₃	33	RAS ₃	51	DQ ₉	69	PD ₃
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD ₄
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₃	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection




■ BLOCK DIAGRAM



0132-2



■ PHYSICAL OUTLINE



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V_{SS}	(Input)	V_{in}	- 1.0 to + 7.0	V
	(Output)	V_{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I_{out}	50	mA	
Power Dissipation	P_T	8	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	760	—	680	—	600	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	32	—	32	—	32	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	16	—	16	—	16	mA	CMOS Interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	760	—	680	—	600	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	80	—	80	—	80	mA	$\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	760	—	680	—	600	mA	$t_{RC} = \text{Min}$	
Page Mode Current	I_{CC7}	—	760	—	680	—	600	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} (max) is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	121	pF	1
Input Capacitance (\overline{WE})	C_{I2}	—	137	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS})	C_{I3}	—	48	pF	1
Output Capacitance (DQ ₀ –DQ ₃₁)	$C_{I/O}$	—	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out}.

• **AC Characteristics** ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write, and Refresh Cycles (Common Parameters)

Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	180	—	210	—	ns	
\overline{RAS} Precharge Time	t_{RP}	60	—	70	—	80	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	17	40	20	55	20	65	ns	9
\overline{RAS} Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	5	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	80	—	100	—	120	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6



Write Cycle

Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	20	—	25	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{CAS} Setup Time (\overline{CAS} Before \overline{RAS} Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	ns	
\overline{CAS} Hold Time (\overline{CAS} Before \overline{RAS} Refresh Cycle)	t_{CHR}	20	—	20	—	25	—	ns	
\overline{RAS} Precharge to \overline{CAS} Hold Time	t_{RPC}	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D232B-8		HB56D232B-10		HB56D232B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t_{PC}	55	—	55	—	65	—	ns	
Fast Page Mode \overline{CAS} Precharge Time	t_{CP}	10	—	10	—	15	—	ns	
Fast Page Mode \overline{RAS} Pulse Width	t_{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from \overline{CAS} Precharge	t_{ACP}	—	50	—	50	—	60	ns	14
\overline{RAS} Hold Time from \overline{CAS} Precharge	t_{RHCP}	50	—	50	—	50	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 - These parameters are referenced to \overline{CAS} leading edge in an early write cycle.
 - An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing \overline{RAS} clock such as \overline{RAS} only refresh).
 - t_{RASC} is determined by \overline{RAS} pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - t_{REF} is determined by 1,024 refresh cycles.




■ TIMING WAVEFORMS

• Read Cycle



0132-6


• Early Write Cycle




0192-7




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle



0132-10

• Fast Page Mode Early Write Cycle



0132-11



HB56D232BS/SBS Series

2,097,152-Word x 32-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D232BS/SBS is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400AJ) sealed in SOJ package. An outline of the HB56D232BS/SBS is the 72-pin single in-line package. Therefore, the HB56D232BS/SBS makes high density mounting possible without surface mount technology. The HB56D232BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

FEATURES

- 72-pin Single In-line Package
 - Lead Pitch1.27mm
- Single 5V (±5%) Supply
- High Speed
 - Access Time60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode4.83W/4.41/3.99W/3.57W (max)
 - Standby Mode168 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle(16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D232BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D232BS-7A	70 ns		
HB56D232BS-8A	80 ns		
HB56D232BS-10A	100 ns		
HB56D232SBS-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D232SBS-7A	70 ns		
HB56D232SBS-8A	80 ns		
HB56D232SBS-10A	100 ns		

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₂	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	CAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₁	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD2
15	A ₃	33	NC	51	DQ ₉	69	PD3
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD4
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D232BS/SBS			
		-6A	-7A	-8A	-10A
67	PD1	NC	NC	NC	NC
68	PD2	NC	NC	NC	NC
69	PD3	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}



■ BLOCK DIAGRAM




0156-2




■ PHYSICAL OUTLINE

Unit: $\frac{\text{mm}}{\text{inch}}$




0156-3

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D232BS-XX	Gold
HB56D232SBS-XX	Solder

0156-4



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±5%, V_{SS} = 0V)

Parameter	Symbol	HB56D232BS/SBS								Unit	Test Condition	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	32	—	32	—	32	—	32	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	16	—	16	—	16	—	16	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	80	—	80	—	80	—	80	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	920	—	840	—	760	—	680	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed ≤ 1 time while C_{AS} = V_{IH}.



HB56D232BS/SBS Series
• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	121	pF	1
Input Capacitance ($\overline{\text{WE}}$)	C_{I2}	—	137	pF	1
Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$)	C_{I3}	—	48	pF	1
Output Capacitance (DQ_0 – DQ_{31})	$C_{I/O}$	—	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

 2. $\text{CAS} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$)^{1, 12}
Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	15



Read Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t_{RAC}	—	60	—	70	—	80	—	100	ns	2, 3
Access Time from CAS	t_{CAC}	—	15	—	20	—	20	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to CAS	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to RAS	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Column Address to RAS Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	15	0	20	0	20	0	25	ns	6

Write Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	10	—	10	—	10	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	15	—	15	—	15	—	20	—	ns	11



Refresh Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}		35	—	40	—	45	—	50	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	

- Notes:
1. AC measurements assume t_T = 5 ns.
 2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that t_{RCD} ≥ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max).
 5. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≥ t_{RAD} (max).
 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 10. Early write cycle only (t_{WCS} ≥ t_{WCS} (min)).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
 15. t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORMS


• Read Cycle



0156-5




• Early Write Cycle




0156-6



• Fast Page Mode Read Cycle



• Fast Page Mode Early Write Cycle



HB56D25636 Series

262,144-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D25636B is a 256k x 36 dynamic RAM module, mounted 8 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package and 4 pieces of 256k-bit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D25636B is 72-pin single in-line package. Therefore, the HB56D25636B makes high density mounting possible without surface mount technology. The HB56D25636B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC.


FEATURES

- 72-pin Single In-line Package
Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
Access Time 85 ns/100 ns/120 ns (max)
- Low Power Dissipation
Active Mode 4.24 mW/3.57 mW/3.02 mW (max)
Standby Mode 126 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle (8 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HB56D25636B-85	85 ns	72-pin SIP Socket Type
HB56D25636B-10	100 ns	
HB56D25636B-12	120 ns	


PIN OUT



Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	37	DQ ₁₇
2	DQ ₀	38	DQ ₃₅
3	DQ ₁₈	39	V _{SS}
4	DQ ₁	40	$\overline{\text{CAS}}_0$
5	DQ ₁₉	41	$\overline{\text{CAS}}_2$
6	DQ ₂	42	$\overline{\text{CAS}}_3$
7	DQ ₂₀	43	$\overline{\text{CAS}}_1$
8	DQ ₃	44	$\overline{\text{RAS}}_0$
9	DQ ₂₁	45	NC
10	V _{CC}	46	NC
11	NC	47	$\overline{\text{WE}}$
12	A ₀	48	NC
13	A ₁	49	DQ ₉
14	A ₂	50	DQ ₂₇
15	A ₃	51	DQ ₁₀
16	A ₄	52	DQ ₂₈
17	A ₅	53	DQ ₁₁
18	A ₆	54	DQ ₂₉
19	NC	55	DQ ₁₂
20	DQ ₄	56	DQ ₃₀
21	DQ ₂₂	57	DQ ₁₃
22	DQ ₅	58	DQ ₃₁
23	DQ ₂₃	59	V _{CC}
24	DQ ₆	60	DQ ₃₂
25	DQ ₂₄	61	DQ ₁₄
26	DQ ₇	62	DQ ₃₃
27	DQ ₂₅	63	DQ ₁₅
28	A ₇	64	DQ ₃₄
29	NC	65	DQ ₁₆
30	V _{CC}	66	NC
31	A ₈	67	PD ₁
32	NC	68	PD ₂
33	NC	69	PD ₃
34	$\overline{\text{RAS}}_2$	70	PD ₄
35	DQ ₂₆	71	NC
36	DQ ₈	72	V _{SS}



■ BLOCK DIAGRAM



*D0-D7 : HM514256JP


M0-M3 : HM51256CP

A0-A8 → D0-D7, M0-M3
 WE → D0-D7, M0-M3
 Vcc → D0-D7, M0-M3
 Vss → C0-C11 → D0-D7, M0-M3

0128-2



■ PHYSICAL OUTLINE



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
CAS ₀ , CAS ₃	Column Address Strobe
RAS ₀ , RAS ₂	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection

■ PRESENCE DETECT PIN ARRANGEMENT

Pin No.	Pin Name	HB56D25636B		
		85 ns	100 ns	120 ns
67	PD ₁	V _{SS}	V _{SS}	V _{SS}
68	PD ₂	NC	NC	NC
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{IN}	- 1.0 to + 7.0	V
	(Output)	V _{OUT}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	12	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HB56D25636B						Unit	Test Conditions	Note
		-85		-10		-12				
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	808	—	680	—	576	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	24	—	24	—	24	mA	TTL Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	12	—	12	—	12	mA	CMOS Interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$, $D_{out} = \text{High-Z}$	
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	808	—	680	—	576	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	64	—	64	—	64	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, $D_{out} = \text{Enable}$	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	—	768	—	660	—	556	mA	$t_{RC} = \text{Min}$	
Page Mode Current	I_{CC7}	—	764	—	680	—	576	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{in} \leq 7\text{V}$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{V} \leq V_{out} \leq 7\text{V}$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5\text{mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2\text{mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{CAS}} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	88	pF	1
Input Capacitance ($\overline{\text{WE}}$)	C_{I2}	—	104	pF	1
Input Capacitance ($\overline{\text{RAS}}$)	C_{I3}	—	57	pF	1
Input Capacitance ($\overline{\text{CAS}}$)	C_{I4}	—	36	pF	1
Output Capacitance (DQ_0 - DQ_7 , DQ_9 - DQ_{16} , DQ_{18} - DQ_{25} , DQ_{27} - DQ_{34})	$C_{I/O1}$	—	17	pF	1, 2
Output Capacitance (DQ_8 , DQ_{17} , DQ_{26} , DQ_{35})	$C_{I/O2}$	—	22	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	160	—	190	—	220	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
Column Address Hold Time to $\overline{\text{RAS}}$	t_{AR}	60	—	75	—	90	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	45	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	85	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	ns	15

Read Cycle

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	85	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6

Refresh Cycle

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t_{CHR}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	15	—	15	—	15	—	ns	



Write Cycle

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	20	—	25	—	30	—	ns	
Write Command Hold Time to $\overline{\text{RAS}}$	tWCR	65	—	80	—	95	—	ns	
Write Command Pulse Width	tWP	15	—	20	—	25	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	20	—	20	—	25	—	ns	11
Data-in Hold Time to $\overline{\text{RAS}}$	tDHR	60	—	75	—	90	—	ns	


Fast Page Mode Cycle

Parameter	Symbol	HB56D25636B-85		HB56D25636B-10		HB56D25636B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	tCP	10	—	15	—	20	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	tRASC	80	100000	100	100000	120	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	tACP	—	50	—	50	—	60	ns	14
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	tRHCP	50	—	50	—	60	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 - Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$, $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
 - Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$, $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
 - $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 - Early write cycle only ($t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$).
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh).
 - t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - t_{REF} defines is 512 refresh cycles.

■ TIMING WAVEFORMS


• Read Cycle




0128-4




• Early Write Cycle




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle



0128-8



• Fast Page Mode Early Write Cycle



HB56D51236 Series

524,288-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D51236B is a 512k x 36 dynamic RAM module, mounted 16 pieces of 1 Mbit DRAM (HM514256JP) sealed in SOJ package and 8 pieces of 256k-bit DRAM (HM51256CP) sealed in PLCC package. An outline of the HB56D51236B is 72-pin single in-line package. Therefore, the HB56D51236B makes high density mounting possible without surface mount technology. The HB56D51236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ and PLCC but only on the one side of its module board.


FEATURES

- 72-pin Single In-line Package
 - Lead Pitch1.27mm
- Single 5V (±5%) Supply
- High Speed
 - Access Time85 ns/100 ns/120 ns (max)
- Low Power Dissipation
 - Active Mode4.58W/3.91W/3.36W (max)
 - Standby Mode252 mW (max)
- Fast Page Mode Capability
- 512 Refresh Cycle(8 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

ORDERING INFORMATION



Part No.	Access Time	Package
HB56D51236B-85	85 ns	72-pin SIP Socket Type
HB56D51236B-10	100 ns	
HB56D51236B-12	120 ns	

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	37	DQ ₁₇
2	DQ ₀	38	DQ ₃₅
3	DQ ₁₈	39	V _{SS}
4	DQ ₁	40	$\overline{\text{CAS}}_0$
5	DQ ₁₉	41	$\overline{\text{CAS}}_2$
6	DQ ₂	42	$\overline{\text{CAS}}_3$
7	DQ ₂₀	43	$\overline{\text{CAS}}_1$
8	DQ ₃	44	$\overline{\text{RAS}}_0$
9	DQ ₂₁	45	$\overline{\text{RAS}}_1$
10	V _{CC}	46	NC
11	NC	47	$\overline{\text{WE}}$
12	A ₀	48	NC
13	A ₁	49	DQ ₉
14	A ₂	50	DQ ₂₇
15	A ₃	51	DQ ₁₀
16	A ₄	52	DQ ₂₈
17	A ₅	53	DQ ₁₁
18	A ₆	54	DQ ₂₉
19	NC	55	DQ ₁₂
20	DQ ₄	56	DQ ₃₀
21	DQ ₂₂	57	DQ ₁₃
22	DQ ₅	58	DQ ₃₁
23	DQ ₂₃	59	V _{CC}
24	DQ ₆	60	DQ ₃₂
25	DQ ₂₄	61	DQ ₁₄
26	DQ ₇	62	DQ ₃₃
27	DQ ₂₅	63	DQ ₁₅
28	A ₇	64	DQ ₃₄
29	NC	65	DQ ₁₆
30	V _{CC}	66	NC
31	A ₈	67	PD ₁
32	NC	68	PD ₂
33	$\overline{\text{RAS}}_3$	69	PD ₃
34	$\overline{\text{RAS}}_2$	70	PD ₄
35	DQ ₂₆	71	NC
36	DQ ₈	72	V _{SS}

■ PHYSICAL OUTLINE




0129-3

Detail A



0129-4

Detail B



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
$\overline{\text{CAS0}}-\overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{RAS0}}-\overline{\text{RAS3}}$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection

■ PRESENCE DETECT PIN OUT

Pin No.	Pin Name	HB56D51236B		
		85 ns	100 ns	120 ns
67	PD ₁	NC	NC	NC
68	PD ₂	V _{SS}	V _{SS}	V _{SS}
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	12	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	872	—	744	—	640	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	48	—	48	—	48	mA	TTL Interface $\overline{\text{RAS}}, \text{CAS} = V_{IH}$, $D_{out} = \text{High-Z}$	
		—	24	—	24	—	24	mA	CMOS Interface $\overline{\text{RAS}},$ $\text{CAS} \geq V_{CC} - 0.2V$, $D_{out} = \text{High-Z}$	
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	872	—	744	—	640	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	128	—	128	—	128	mA	$\overline{\text{RAS}} = V_{IH}$, $\text{CAS} = V_{IL}$, $D_{out} = \text{Enable}$	1
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC6}	—	832	—	724	—	620	mA	$t_{RC} = \text{Min}$	
Page Mode Current	I_{CC7}	—	828	—	744	—	640	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA	$0V \leq V_{out} \leq 7V$, $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -5$ mA	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 4.2$ mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, $I_{CC}(\text{max})$ is specified at the output open condition.

2. Address can be changed less than three times while $\overline{\text{RAS}} = V_{IL}$.

3. Address can be changed once or less while $\text{CAS} = V_{IH}$.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	161	pF	1
Input Capacitance ($\overline{\text{WE}}$)	C_{I2}	—	193	pF	1
Input Capacitance ($\overline{\text{RAS}}, \text{CAS}$)	C_{I3}	—	62	pF	1
Output Capacitance ($DQ_{0-7}, DQ_{9-16}, DQ_{18-25}, DQ_{27-34}$)	$C_{I/O1}$	—	29	pF	1, 2
Output Capacitance ($DQ_8, 17, 26, 35$)	$C_{I/O2}$	—	39	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	160	—	190	—	220	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
Column Address Hold Time to $\overline{\text{RAS}}$	t_{AR}	60	—	75	—	90	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	45	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	85	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	8	—	8	—	8	ns	15

Read Cycle

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	85	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6

Write Cycle

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t_{WCH}	20	—	25	—	30	—	ns	
Write Command Hold Time to $\overline{\text{RAS}}$	t_{WCR}	65	—	80	—	95	—	ns	
Write Command Pulse Width	t_{WCP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t_{DH}	20	—	20	—	25	—	ns	11
Data-in Hold Time to $\overline{\text{RAS}}$	t_{DHR}	60	—	75	—	90	—	ns	



Refresh Cycle

Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to CAS Hold Time	t _{RPC}	15	—	15	—	15	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D51236B-85		HB56D51236B-10		HB56D51236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	15	—	20	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	50	—	50	—	60	ns	14
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	50	—	50	—	60	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\text{min})$).
 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.
 12. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh).
 13. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is defined as 512 refresh cycles.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




0129-7




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Fast Page Mode Early Write Cycle



HB56D136B Series

1,048,576-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D136B is a 1M x 36 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP) sealed in SOJ package and 4 pieces of 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D136B is 72-pin single in-line package. Therefore, the HB56D136B makes high density mounting possible without surface mount technology. The HB56D136B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

FEATURES

- 72-pin Single In-line Package
Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
Access Time 80 ns/100 ns/120 ns (max)
- Low Power Dissipation
Active Mode 5.25W/4.62W/3.99W (max)
Standby Mode 126 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package
HB56D136B-8	80 ns	72-pin SIP Socket Type
HB56D136B-10	100 ns	
HB56D136B-12	120 ns	

PRESENCE DETECT PIN OUT

Pin No.	Pin Name	HB56D136B		
		80 ns	100 ns	120 ns
67	PD ₁	V _{SS}	V _{SS}	V _{SS}
68	PD ₂	V _{SS}	V _{SS}	V _{SS}
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ ₁	22	DQ ₅	40	$\overline{\text{CAS}}_0$	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	$\overline{\text{CAS}}_2$	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	$\overline{\text{CAS}}_3$	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	$\overline{\text{CAS}}_1$	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	$\overline{\text{RAS}}_0$	62	DQ ₃₃
9	DQ ₂₁	27	DQ ₂₅	45	NC	63	DQ ₁₅
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ ₁₆
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₇	68	PD ₂
15	A ₃	33	NC	51	DQ ₁₀	69	PD ₃
16	A ₄	34	$\overline{\text{RAS}}_2$	52	DQ ₂₈	70	PD ₄
17	A ₅	35	DQ ₂₆	53	DQ ₁₁	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
$\overline{\text{RAS}}_0$, $\overline{\text{RAS}}_2$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection



■ BLOCK DIAGRAM



■ PHYSICAL OUTLINE



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	12	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	1000	—	880	—	760	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	24	—	24	—	24	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	12	—	12	—	12	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	960	—	840	—	740	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	60	—	60	—	60	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	960	—	840	—	720	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	920	—	840	—	720	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed once or less while C_{AS} = V_{IH}.



HB56D136B Series
• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	88	pF	1
Input Capacitance ($\overline{\text{WE}}$)	C_{I2}	—	104	pF	1
Input Capacitance ($\overline{\text{RAS}}$)	C_{I3}	—	57	pF	1
Input Capacitance ($\overline{\text{CAS}}$)	C_{I4}	—	36	pF	1
Output Capacitance (DQ ₀₋₇ , DQ ₉₋₁₆ , DQ ₁₈₋₂₅ , DQ ₂₇₋₃₄)	$C_{I/O1}$	—	17	pF	1, 2
Output Capacitance (DQ ₈ , 17, 26, 35)	$C_{I/O2}$	—	22	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\text{CAS} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}
Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	160	—	190	—	220	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	17	45	20	55	20	65	ns	9
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	—	120	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6



Write Cycle

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	20	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	20	—	20	—	25	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	15	—	15	—	15	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D136B-8		HB56D136B-10		HB56D136B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	20	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from CAS Precharge	t _{ACP}	—	50	—	50	—	60	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	50	—	50	—	60	—	ns	

Notes: 1. AC measurements assume t_T = 5 ns.

- Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- Assumes that t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max).
- t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- Early write cycle only (t_{WCS} ≥ t_{WCS} (min)).
- These parameters are referenced to CAS leading edge in an early write cycle.
- An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
- t_{RASC} defines RAS pulse width in fast page mode cycles.
- Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP}.
- t_{REF} is 1,024 refresh cycles.


■ TIMING WAVEFORMS

• Read Cycle



0133-6


• Early Write Cycle




0133-7



• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



HB56D136B/S Series

1,048,576-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D136B/SB/BR/SBR/BS/SBS is a 1M x 36 dynamic RAM module, mounted 8 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package and 4 pieces of 1 Mbit DRAM (HM511000JP) sealed in SOJ package (HB56D136B/SB/BR/SBR) or 4 pieces of 1 Mbit DRAM (HM511000ATS) sealed in TSOP package (HB56D136SB/SBS). An outline of the HB56D136B/SB/BR/SBR/BS/SBS is 72-pin single in-line package. Therefore, the HB56D136B/SB/BR/SBR/BS/SBS makes high density mounting possible without surface mount technology. The HB56D136B/SB/BR/SBR/BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ or beside each TSOP but only on the one side of its module board.

FEATURES

- 72-pin Single In-line Package
Lead Pitch 1.27 mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
Active Mode 6.51W/5.88W/5.25W/4.62W (max)
Standby Mode 126 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D136B/BR/BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D136B/BR/BS-7A	70 ns		
HB56D136B/BR/BS-8A	80 ns		
HB56D136B/BR/BS-10A	100 ns		
HB56D136B/BR-8	80 ns		
HB56D136B/BR-10	100 ns		
HB56D136SB/SBR/SBS-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D136SB/SBR/SBS-7A	70 ns		
HB56D136SB/SBR/SBS-8A	80 ns		
HB56D136SB/SBR/SBS-10A	100 ns		
HB56D136SB/SBR-8	80 ns		
HB56D136SB/SBR-10	100 ns		

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D136B/SB/BR/SBR/BS/SBS					
		-6A	-7A	-8A	-10A	-8	-10
67	PD ₁	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
68	PD ₂	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}
69	PD ₃	NC	V _{SS}	NC	V _{SS}	NC	V _{SS}
70	PD ₄	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	CAS ₁	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₃
9	DQ ₁₉	27	DQ ₂₅	45	NC	63	DQ ₁₅
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	WE	65	DQ ₁₆
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₇	68	PD ₂
15	A ₃	33	NC	51	DQ ₁₀	69	PD ₃
16	A ₄	34	RAS ₂	52	DQ ₂₈	70	PD ₄
17	A ₅	35	DQ ₂₆	53	DQ ₁₁	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₃	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	No Connection



■ BLOCK DIAGRAM



*D0-D7: HM51400JP/AJ
M0-M3: HM511000JP/ATS

A0-A9 → D0~D7, M0~M3
 WE → D0~D7, M0~M3
 Vcc → D0~D7, M0~M3
 Vss → D0~D7, M0~M3


0157-2



■ PHYSICAL OUTLINE


Unit: mm
inch

• HB56D136B/SB




0157-3

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136B-XX	Gold
HB56D136SB-XX	Solder


0157-4



■ PHYSICAL OUTLINE

• HB56D136BR/SBR


Unit: $\frac{\text{mm}}{\text{inch}}$



Detail A

60ns	70ns	80ns	100ns

Detail B



Note: Following the specification of the contact pads.


Part No.	Contact Pad
HB56D136BR-XX	Gold
HB56D136SBR-XX	Solder

0157-6

■ PHYSICAL OUTLINE


Unit: mm
inch

● HB56D136BS/SBS




0157-7

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D136BS-XX	Gold
HB56D136SBS-XX	Solder

0157-8



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	1240	—	1120	—	1000	—	880	—	1000	—	880	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	24	—	24	—	24	—	24	—	24	—	24	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	12	—	12	—	12	—	12	—	12	—	12	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	1240	—	1120	—	960	—	840	—	960	—	840	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	60	—	60	—	60	—	60	—	60	—	60	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	1200	—	1080	—	960	—	840	—	960	—	840	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	1200	—	1080	—	920	—	840	—	920	—	840	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while R_{AS} = V_{IL}.
 3. Address can be changed ≤ 1 time while C_{AS} = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	88	pF	1
Input Capacitance (\overline{WE})	C_{I2}	—	104	pF	1
Input Capacitance (\overline{RAS})	C_{I3}	—	57	pF	1
Input Capacitance (\overline{CAS})	C_{I4}	—	36	pF	1
Output Capacitance (DQ_0 – DQ_7 , 9–16, 18–25, 27–34)	$C_{I/O1}$	—	17	pF	1, 2
Output Capacitance (DQ_8 , 17, 26, 35)	$C_{I/O2}$	—	22	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• **AC Electrical Characteristics** ($T_A = 0$ to 70°C , $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 2}
Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	160	—	190	—	ns	
\overline{RAS} Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	70	—	80	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	12	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	20	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	22	55	25	75	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	17	40	20	55	ns	9
\overline{RAS} Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	25	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	—	20	—	20	—	25	—	25	—	25	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	20	—	25	ns	6



Write Cycle

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	20	—	20	—	20	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	15	—	20	—	15	—	20	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	20	—	20	—	20	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	15	—	15	—	20	—	20	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D136B/SB/BR/SBR/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	45	—	50	—	55	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	tCP	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	tRASC	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	tACP	—	40	—	45	—	50	—	50	—	50	—	50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	—	45	—	50	—	50	—	50	—	50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORMS


• Read Cycle



0157-9




• Early Write Cycle




0157-10




• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Fast Page Mode Read Cycle



0157-13



• Fast Page Mode Early Write Cycle



0157-14



HB56D236B Series

2,097,152-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D236B is a 2M x 36 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400JP) sealed in SOJ package and 8 pieces of 1 Mbit DRAM (HM511000AJP) sealed in SOJ package. An outline of the HB56D236B is 72-pin single in-line package. Therefore, the HB56D236B makes high density mounting possible without surface mount technology. The HB56D236B provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ but only on the side of its module board.

FEATURES

- 72-pin Single In-line Package
Lead Pitch1.27mm
- Single 5V (±5%) Supply
- High Speed
Access Time80 ns/100 ns/120 ns (max)
- Low Power Dissipation
Active Mode5.57 mW/4.94 mW/4.31 mW (max)
Standby Mode252 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle(16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package
HB56D236B-8	80 ns	72-pin SIP Socket Type
HB56D236B-10	100 ns	
HB56D236B-12	120 ns	

PRESENCE DETECT PIN OUT

Pin No.	Pin Name	HB56D236B		
		80 ns	100 ns	120 ns
67	PD ₁	NC	NC	NC
68	PD ₂	NC	NC	NC
69	PD ₃	NC	V _{SS}	NC
70	PD ₄	V _{SS}	V _{SS}	NC

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ ₁	22	DQ ₅	40	$\overline{\text{CAS}}_0$	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	$\overline{\text{CAS}}_2$	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	$\overline{\text{CAS}}_3$	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	$\overline{\text{CAS}}_1$	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	$\overline{\text{RAS}}_0$	62	DQ ₃₃
9	DQ ₂₁	27	DQ ₂₅	45	$\overline{\text{RAS}}_1$	63	DQ ₁₅
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ ₁₆
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD ₁
14	A ₂	32	A ₉	50	DQ ₂₇	68	PD ₂
15	A ₃	33	$\overline{\text{RAS}}_3$	51	DQ ₁₀	69	PD ₃
16	A ₄	34	$\overline{\text{RAS}}_2$	52	DQ ₂₈	70	PD ₄
17	A ₅	35	DQ ₂₆	53	DQ ₁₁	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	Non-Connection





■ BLOCK DIAGRAM




■ PHYSICAL OUTLINES

Unit: mm
inch




0134-3

Detail A



0134-4

Detail B



0134-5

Note: The plating of the contact finger is gold.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	12	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltages referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	1060	—	940	—	820	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	48	—	48	—	48	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} , D _{out} = High-Z	
		—	24	—	24	—	24	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V, D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	1020	—	900	—	800	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	120	—	120	—	120	mA	R _{AS} = V _{IH} , C _{AS} = V _{IL} , D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	1020	—	900	—	780	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	980	—	900	—	780	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed once or less C_{AS} = V_{IH}.



HB56D236B Series

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	161	pF	1
Input Capacitance (\overline{WE})	C_{I2}	—	193	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS})	C_{I3}	—	62	pF	1
Output Capacitance (DQ_{0-7} , DQ_{9-16} , DQ_{18-25} , DQ_{27-34})	$C_{I/O1}$	—	29	pF	1, 2
Output ($DQ_{8, 17, 26, 35}$)	$C_{I/O2}$	—	39	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $CAS = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	160	—	190	—	220	—	ns	
\overline{RAS} Precharge Time	t_{RP}	70	—	80	—	90	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	80	10000	100	10000	120	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	12	—	15	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	22	55	25	75	25	90	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	17	45	20	55	20	65	ns	9
\overline{RAS} Hold Time	t_{RSH}	25	—	25	—	30	—	ns	
\overline{CAS} Hold Time	t_{CSH}	80	—	100	—	120	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	80	—	100	—	120	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	—	25	—	25	—	30	ns	3, 4
Access Time from Address	t_{AA}	—	40	—	45	—	55	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	40	—	45	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	20	0	25	0	30	ns	6



Write Cycle

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	20	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	20	—	20	—	25	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	15	—	15	—	15	—	ns	


Fast Page Mode Cycle

Parameter	Symbol	HB56D236B-8		HB56D236B-10		HB56D236B-12		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	20	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	80	100000	100	100000	120	100000	ns	13
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	50	—	50	—	60	ns	14
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	50	—	50	—	60	—	ns	


- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 - $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 - Early write cycle only ($t_{WCS} \geq t_{WCS}(\text{min})$).
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.
 - An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh).
 - t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - t_{REF} defines is 1,024 refresh cycles.

■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle



• $\overline{\text{RAS}}$ Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



HB56D236B/SB Series

2,097,152-Word x 36-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56D236B/SB/BS/SBS is a 2M x 36 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400JP/AJ) sealed in SOJ package and 8 pieces of 1 Mbit DRAM (HM511000JP) sealed in SOJ package (HB56D236B/SB or 8 pieces of 1 Mbit DRAM (HM511000ATS) sealed in TSOP package (HB56D236SB/SBS). An outline of the HB56D236B/SB/BS/SBS is 72-pin single in-line package. Therefore, the HB56D236B/SB/BS/SBS makes high density mounting possible without surface mount technology. The HB56D236B/SB/BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ or beside each TSOP but only on the one side of its module board.

FEATURES

- 72-pin Single In-line Package
Lead Pitch1.27 mm
- Single 5V (±5%) Supply
- High Speed
Access Time60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
Active Mode .6.825W/6.195W/5.565W/4.935W (max)
Standby Mode252 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle(16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D236B/BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D236B/BS-7A	70 ns		
HB56D236B/BS-8A	80 ns		
HB56D236B/BS-10A	100 ns		
HB56D236B-8	80 ns		
HB56D236B-10	100 ns		
HB56D236SB/SBS-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D236SB/SBS-7A	70 ns		
HB56D236SB/SBS-8A	80 ns		
HB56D236SB/SBS-10A	100 ns		
HB56D236SB-8	80 ns		
HB56D236SB-10	100 ns		

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56D236B/SB/BS/SBS					
		-6A	-7A	-8A	-10A	-8	-10
67	PD1	NC	NC	NC	NC	NC	NC
68	PD2	NC	NC	NC	NC	NC	NC
69	PD3	NC	V _{SS}	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	DQ ₁₇	55	DQ ₁₂
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₃₀
3	DQ ₁₈	21	DQ ₂₂	39	V _{SS}	57	DQ ₁₃
4	DQ ₁	22	DQ ₅	40	$\overline{\text{CAS}}_0$	58	DQ ₃₁
5	DQ ₁₉	23	DQ ₂₃	41	$\overline{\text{CAS}}_2$	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	$\overline{\text{CAS}}_3$	60	DQ ₃₂
7	DQ ₂₀	25	DQ ₂₄	43	$\overline{\text{CAS}}_1$	61	DQ ₁₄
8	DQ ₃	26	DQ ₇	44	$\overline{\text{RAS}}_0$	62	DQ ₃₃
9	DQ ₂₁	27	DQ ₂₅	45	$\overline{\text{RAS}}_1$	63	DQ ₁₅
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₄
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ ₁₆
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₉	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₇	68	PD2
15	A ₃	33	$\overline{\text{RAS}}_3$	51	DQ ₁₀	69	PD3
16	A ₄	34	$\overline{\text{RAS}}_2$	52	DQ ₂₈	70	PD4
17	A ₅	35	DQ ₂₆	53	DQ ₁₁	71	NC
18	A ₆	36	DQ ₈	54	DQ ₂₉	72	V _{SS}

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₅	Data-in/Data-out
$\overline{\text{CAS}}_0$ - $\overline{\text{CAS}}_3$	Column Address Strobe
$\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$	Row Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD ₁ -PD ₄	Presence Detect Pin
NC	No Connection



■ BLOCK DIAGRAM



*D0-D15: HM514400JP/AJ
 M0-M7: HM511000JP/ATS


0158-2



■ PHYSICAL OUTLINE


Unit: $\frac{\text{mm}}{\text{inch}}$

● HB56D236B/SB




0158-3

Detail A



Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D236B-XX	Gold
HB56D236SB-XX	Solder


0158-4



■ PHYSICAL OUTLINE (continued)

Unit: $\frac{\text{mm}}{\text{inch}}$

• HB56D236BS/SBS



0158-5

0158-6

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Voltage on Any Pin Relative to V _{SS}	(Input)	V _{in}	- 1.0 to + 7.0	V
	(Output)	V _{out}	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V	
Short Circuit Output Current	I _{out}	50	mA	
Power Dissipation	P _T	8	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{SS}	0	0	0	V	
	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 5%, V_{SS} = 0V)

Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A		-8		-10				
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	1300	—	1180	—	1060	—	940	—	1060	—	940	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	48	—	48	—	48	—	48	—	48	—	48	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High-Z	
		—	24	—	24	—	24	—	24	—	24	—	24	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
R _{AS} Only Refresh Current	I _{CC3}	—	1300	—	1180	—	1020	—	900	—	1020	—	900	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	120	—	120	—	120	—	120	—	120	—	120	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
C _{AS} Before R _{AS} Refresh Current	I _{CC6}	—	1260	—	1140	—	1020	—	900	—	1020	—	900	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	1260	—	1140	—	980	—	900	—	980	—	900	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed ≤ 1 time while C_{AS} = V_{IH}.



HB56D236B/SB Series

• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	161	pF	1
Input Capacitance (\overline{WE})	C_{I2}	—	193	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS})	C_{I3}	—	62	pF	1
Output Capacitance ($DQ_{0-7, 9-16, 18-25, 27-34}$)	$C_{I/O1}$	—	29	pF	1, 2
Output Capacitance ($DQ_8, 17, 26, 35$)	$C_{I/O2}$	—	39	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $CAS = V_{IH}$ to disable D_{out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	120	—	130	—	160	—	190	—	160	—	190	—	ns	
\overline{RAS} Precharge Time	t_{RP}	50	—	50	—	70	—	80	—	70	—	80	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	25	10000	25	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	12	—	15	—	12	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	20	—	20	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	40	20	50	22	55	25	75	22	55	25	75	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	17	40	20	55	17	40	20	55	ns	9
\overline{RAS} Hold Time	t_{RSH}	20	—	20	—	25	—	25	—	25	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	—	16	—	16	ms	15

Read Cycle

Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	—	80	—	100	ns	2, 3
Access Time from \overline{CAS}	t_{CAC}	—	20	—	20	—	25	—	25	—	25	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	—	20	—	20	—	20	—	25	—	20	—	25	ns	6



Write Cycle

Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	20	—	20	—	20	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	15	—	20	—	15	—	20	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDD	15	—	15	—	20	—	20	—	20	—	20	—	ns	11

Refresh Cycle

Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	—	10	—	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	15	—	15	—	20	—	20	—	20	—	20	—	ns	
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle


Parameter	Symbol	HB56D236B/SB/BS/SBS												Unit	Note
		-6A		-7A		-8A		-10A		-8		-10			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	45	—	50	—	55	—	55	—	55	—	55	—	ns	
Fast Page Mode CAS Precharge Time	tCP	10	—	10	—	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	tRASC	—	100000	—	100000	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	tACP	—	40	—	45	—	50	—	50	—	50	—	50	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	—	45	—	50	—	50	—	50	—	50	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - Early write cycle only ($t_{WCS} \geq t_{WCS}(\min)$).
 - These parameters are referenced to CAS leading edge in an early write cycle.
 - An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 - t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - t_{REF} is determined by 1,024 refresh cycles.



■ TIMING WAVEFORMS


• Read Cycle



0158-7




• Early Write Cycle




0158-8




• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle



0158-11



• Fast Page Mode Early Write Cycle



0158-12



HB56A140 Series

1,048,576-Word x 40-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56A140B/SB is a 1M x 40 dynamic RAM module, mounted 10 pieces of 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56A140B/SB is a 72-pin single in-line package. Therefore, the HB56A140B/SB makes high density mounting possible without surface mount technology. The HB56A140B/SB provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ.

FEATURES

- 72-pin Single In-line Package
Lead Pitch1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
Access Time60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
Operation5775 mW/5250 mW/4725 mW/
4200 mW (max)
Standby105 mW
- Fast Page Mode Capability
- 1,024 Refresh Cycles(16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56A140B-6A	60 ns	72-pin SIP Socket Type	Gold
HB56A140B-7A	70 ns		
HB56A140B-8A	80 ns		
HB56A140B-10A	100 ns		
HB56A140SB-6A	60 ns	72-pin SIP Socket Type	Solder
HB56A140SB-7A	70 ns		
HB56A140SB-8A	80 ns		
HB56A140SB-10A	100 ns		

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₉	Data-in/Data-out
CAS	Column Address Strobe
RAS	Row Address Strobe
WE	Read/Write Enable
OE	Output Enable
V _{DD}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

PIN OUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	OE	37	DQ ₃₃	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	NC	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS	59	V _{DD}
6	DQ ₂	24	DQ ₆	42	NC	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	NC	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	NC	63	DQ ₁₄
10	V _{DD}	28	A ₇	46	DQ ₃₇	64	DQ ₃₁
11	NC	29	DQ ₃₆	47	WE	65	DQ ₁₅
12	A ₀	30	V _{DD}	48	GND	66	DQ ₃₈
13	A ₁	31	A ₈	49	DQ ₈	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD2
15	A ₃	33	NC	51	DQ ₉	69	PD3
16	A ₄	34	NC	52	DQ ₂₅	70	PD4
17	A ₅	35	DQ ₃₄	53	DQ ₁₀	71	DQ ₃₉
18	A ₆	36	DS ₃₆	54	DQ ₂₆	72	V _{SS}

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56A140B/SB			
		-6A	-7A	-8A	-10A
67	PD1	V _{SS}	V _{SS}	V _{SS}	V _{SS}
68	PD2	V _{SS}	V _{SS}	V _{SS}	V _{SS}
69	PD3	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}




■ BLOCK DIAGRAM



■ PACKAGE OUTLINE

Unit: $\frac{\text{mm}}{\text{inch}}$



0098-3

Detail A

60ns	70ns	80ns	100ns

0098-4

Note: Following the specification of the contact pad.

Part No.	Contact Pad
HB56A140B-XXA	Gold
HB56A140SB-XXA	Solder

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	10	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V _{IH}	2.4	—	5.5	V	1
Input Low Voltage	V _{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS}.

● DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±5%, V_{SS} = 0V)

Parameter	Symbol	HB56A140B/SB								Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	1100	—	1000	—	900	—	800	mA	t _{RC} = min	1, 2
Standby Current	I _{CC2}	—	20	—	20	—	20	—	20	mA	TTL Interface R _{AS} , C _{AS} = V _{IH} D _{out} = High Z	
		—	10	—	10	—	10	—	10	mA	CMOS Interface R _{AS} , C _{AS} ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	1100	—	1000	—	900	—	800	mA	t _{RC} = min	2
Standby Current	I _{CC5}	—	50	—	50	—	50	—	50	mA	R _{AS} = V _{IH} C _{AS} = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	1100	—	1000	—	900	—	800	mA	t _{RC} = min	
Fast Page Mode Current	I _{CC7}	—	1100	—	1000	—	900	—	800	mA	t _{PC} = min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{IN} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{OUT} ≤ 7V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	I _{out} = 4.2 mA	

Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.

2. Address can be changed less than three times while R_{AS} = V_{IL}.

3. Address can be changed ≤ 1 time while C_{AS} = V_{IH}.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address A_0 – A_9)	C_{I1}	—	90	pF	1
Input Capacitance (\overline{WE} , \overline{OE})	C_{I2}	—	90	pF	1
Input Capacitance (\overline{RAS} , \overline{CAS})	C_{I3}	—	90	pF	1
Input/Output Capacitance (DQ_0 to DQ_{39})	$C_{I/O1}$	—	20	pF	1

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable D_{Out} .

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$)^{1, 14, 15, 16}

Read, Write and Refresh Cycle (Common Parameters)

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	110	—	130	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	40	—	50	—	60	—	70	—	ns	
RAS Pulse Width	t_{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	15	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	45	20	50	20	60	25	75	ns	8
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	30	15	35	15	40	20	55	ns	9
\overline{RAS} Hold Time	t_{RSH}	15	—	20	—	20	—	25	—	ns	
\overline{CAS} Hold Time	t_{CSH}	60	—	70	—	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
\overline{OE} to D_{in} Delay Time	t_{ODD}	15	—	20	—	20	—	25	—	ns	
\overline{OE} Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	0	—	ns	
\overline{CAS} Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	3	50	ns	
Refresh Period	t_{REF}	—	16	—	16	—	16	—	16	ms	

Read Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	60	—	70	—	80	—	100	ns	2, 3, 17
Access Time from \overline{CAS}	t_{CAC}	—	15	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	3, 4, 13, 16
Access Time from \overline{OE}	t_{OAC}	—	15	—	20	—	20	—	25	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{CAS}	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to \overline{RAS}	t_{RRH}	0	—	0	—	0	—	0	—	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	30	—	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t_{OFF1}	0	15	0	20	0	20	0	20	ns	6
Output Buffer Turn-off Time to \overline{OE}	t_{OFF2}	0	15	0	20	0	20	0	20	ns	6
\overline{CAS} to D_{in} Delay Time	t_{CDD}	15	—	20	—	20	—	25	—	ns	



Write Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	10	—	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	15	—	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	15	—	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	150	—	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	80	—	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	35	—	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	50	—	60	—	65	—	80	—	ns	10
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	20	—	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	35	—	40	—	45	—	50	ns	13, 17
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	
Fast Page mode Read-Modify-Write Cycle Time	t _{PCM}	80	—	95	—	100	—	110	—	ns	


Test Mode Cycle

Parameter	Symbol	HB56A140B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t_{WS}	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t_{WH}	10	—	10	—	10	—	10	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$ and $t_{AWD} \geq t_{AWD}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to \overline{CAS} leading in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 - t_{RASC} defines \overline{RAS} pulse width in fast page mode cycle.
 - Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 - An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycles are required.
 - In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 - Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits ... CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 - In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

■ TIMING WAVEFORMS


• Read Cycle




0098-5



• Early Write Cycle




• Delayed Write Cycles




0098-7




• Read-Modify-Write Cycle




• **RAS Only Refresh Cycle**




• **CAS Before RAS Refresh Cycle**




• Fast Page Mode Early Write Cycle



• Fast Page Mode Delayed Write Cycle




• Fast Page Mode Read-Modify-Write Cycle




0098-14




• TEST MODE CYCLE




• (1) Test Mode Set Cycle



• (2) Test Mode Reset Cycle
CAS Before RAS Refresh Cycle



RAS Only Refresh Cycle



HB56A240 Series

2,097,152-Word x 40-Bit High Density Dynamic RAM Module

DESCRIPTION

The HB56A240B/SB is a 2M x 40 dynamic RAM module, mounted 20 pieces of 4 Mbit DRAM (HM514400AS) sealed in SOJ package. An outline of the HB56A240B/SB is a 72-pin single in-line package. Therefore, the HB56A240B/SB makes high density mounting possible without surface mount technology. The HB56A240B/SB provides common data inputs and outputs. Its module board has decoupling capacitors beneath the each SOJ but only on the one side of its module board.

FEATURES

- 72-pin Single In-line Package
Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
Operation 6038 mW/5513 mW/4988 mW/
4463 mW (max)
Standby 210 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycles (16 ms)
- 2 Variations of Refresh
RAS Only Refresh
CAS Before RAS Refresh
- TTL Compatible


ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56A240B-6A	60 ns	72-pin SIP Socket Type	Gold
HB56A240B-7A	70 ns		
HB56A240B-8A	80 ns		
HB56A240B-10A	100 ns		
HB56A240SB-6A	60 ns	72-pin SIP Socket Type	Solder
HB56A240SB-7A	70 ns		
HB56A240SB-8A	80 ns		
HB56A240SB-10A	100 ns		

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
DQ ₀ -DQ ₃₉	Data-in/Data-out
CAS ₀ , CAS ₁	Column Address Strobe
RAS ₀ , RAS ₁	Row Address Strobe
WE	Read/Write Enable
OE	Output Enable
V _{DD}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

PINOUT




Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	OE	37	DQ ₃₃	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	DQ ₃₅	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	NC	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₀	59	V _{DD}
6	DQ ₂	24	DQ ₆	42	CAS ₁	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	NC	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₁	63	DQ ₁₄
10	V _{DD}	28	A ₇	46	DQ ₃₇	64	DQ ₃₁
11	NC	29	DQ ₃₆	47	WE	65	DQ ₁₅
12	A ₀	30	V _{DD}	48	GND	66	DQ ₃₈
13	A ₁	31	A ₈	49	DQ ₈	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD2
15	A ₃	33	NC	51	DQ ₉	69	PD3
16	A ₄	34	NC	52	DQ ₂₅	70	PD4
17	A ₅	35	DQ ₃₄	53	DQ ₁₀	71	DQ ₃₉
18	A ₆	36	DS ₃₆	54	DQ ₂₆	72	V _{SS}

PRESENCE DETECT PINOUT

Pin No.	Pin Name	HB56A240B/SB			
		-6A	-7A	-8A	-10A
67	PD1	NC	NC	NC	NC
68	PD2	NC	NC	NC	NC
69	PD3	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}



■ BLOCK DIAGRAM




0099-2

* D0 to D9: HM514400AS




■ PHYSICAL OUTLINE

Unit: $\frac{\text{mm}}{\text{inch}}$



0099-4

Detail A



0099-5

Note: Following the specification of the contact pad.

Part No.	Contact Pad
HB56A240B-XXA	Gold
HB56A240SB-XXA	Solder



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	10	W
Operating Temperature	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS
• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	- 1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56A240B/SB								Unit	Test Conditions	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I_{CC1}	—	1150	—	1050	—	950	—	850	mA	$t_{RC} = \text{Min}$	1, 2
Standby Current	I_{CC2}	—	40	—	40	—	40	—	40	mA	TTL Interface $\overline{RAS}, \overline{CAS} = V_{IH}$ $D_{out} = \text{High-Z}$	
		—	20	—	20	—	20	—	20	mA	CMOS Interface $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2V$ $D_{out} = \text{High-Z}$	
\overline{RAS} Only Refresh Current	I_{CC3}	—	1150	—	1050	—	950	—	850	mA	$t_{RC} = \text{Min}$	2
Standby Current	I_{CC5}	—	100	—	100	—	100	—	100	mA	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$ $D_{out} = \text{Enable}$	1
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC6}	—	1150	—	1050	—	950	—	850	mA	$t_{RC} = \text{Min}$	
Fast Page Mode Current	I_{CC7}	—	1150	—	1050	—	950	—	850	mA	$t_{PC} = \text{Min}$	1, 3
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{in} \leq 7V$	
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	$0V \leq V_{out} \leq 7V$ $D_{out} = \text{Disable}$	
Output High Voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	$I_{out} = -5 \text{ mA}$	
Output Low Voltage	V_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \text{ mA}$	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address A ₀ –A ₉)	C _{I1}	—	140	pF	1
Input Capacitance (WE, OE)	C _{I2}	—	160	pF	1
Input Capacitance (RAS, CAS)	C _{I4}	—	90	pF	1
Input/Output Capacitance (DQ ₀ to DQ ₃₉)	C _{I/O1}	—	25	pF	1

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out}.

• **AC Characteristics** ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 14, 15, 16}

Read, Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	110	—	130	—	150	—	180	—	ns	
RAS Precharge Time	t _{RP}	40	—	50	—	60	—	70	—	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	100000	ns	
CAS Pulse Width	t _{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t _{RSH}	15	—	20	—	20	—	25	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	ns	
OE to D _{in} Delay Time	t _{ODD}	15	—	20	—	20	—	25	—	ns	
OE Delay Time from D _{in}	t _{DZO}	0	—	0	—	0	—	0	—	ns	
CAS Setup Time from D _{in}	t _{DZC}	0	—	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	
Refresh Period	t _{REF}	—	16	—	16	—	16	—	16	ms	

• **Read Cycle**

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	60	—	70	—	80	—	100	ns	2, 3, 17
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	15	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t _{AA}	—	30	—	35	—	40	—	45	ns	3, 4, 13, 16
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	15	—	20	—	20	—	25	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	0	—	ns	
Column Address to RAS Lead Time	t _{RAL}	30	—	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	15	0	20	0	20	0	20	ns	6
Output Buffer Turn-off Time to $\overline{\text{OE}}$	t _{OFF2}	0	15	0	20	0	20	0	20	ns	6
$\overline{\text{CAS}}$ to D _{in} Delay Time	t _{CDD}	15	—	20	—	20	—	25	—	ns	



• Write Cycle

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	t _{WCH}	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WCP}	10	—	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WRWL}	15	—	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{WCWL}	15	—	20	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	t _{DH}	15	—	15	—	15	—	20	—	ns	11

• Read-Modify-Write Cycle

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	t _{RWC}	150	—	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	80	—	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	35	—	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	50	—	60	—	65	—	80	—	ns	10
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	15	—	20	—	20	—	25	—	ns	

• Refresh Cycle

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

• Fast Page Mode Cycle

Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{PRASC}	—	100000	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	35	—	40	—	45	—	50	ns	13, 17
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t _{HRHCP}	35	—	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t _{PCM}	80	—	95	—	100	—	110	—	ns	

• Test Mode Cycle


Parameter	Symbol	HB56A240B/SB								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Test Mode \overline{WE} Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
Test Mode \overline{WE} Hold Time	t _{WH}	10	—	10	—	10	—	10	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of condition is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referenced to \overline{CAS} leading in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycle.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pulse of 100 μs is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} only refresh cycle or \overline{CAS} before \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} before \overline{RAS} refresh cycle is required.
 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 8-bit test function controlled by control address bits . . . CA0. This test mode operation can be performed by \overline{WE} and \overline{CAS} before \overline{RAS} (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of eight test bits accord each other, the condition of the output data is low level. Data output pin is I/O₃ and data input pin is I/O₂. In order to end this test mode operation, perform a \overline{RAS} only refresh cycle or a \overline{CAS} before \overline{RAS} refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.




■ TIMING WAVEFORMS


• Read Cycle




• Early Write Cycle




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Fast Page Mode Early Write Cycle




• Fast Page Mode Delayed Write Cycle



0089-14




• Fast Page Mode Read-Modify-Write Cycle




0099-15


• TEST MODE CYCLE




• (1) Test Mode Set Cycle



• (2) Test Mode Refresh Cycle
CAS Before RAS Refresh Cycle



RAS Only Refresh Cycle



Section 5

Video RAM

5



HM63021 Series

2048-Word x 8-Bit Line Memory



DESCRIPTION

HM63021 is a 2048-word x 8-bit static Serial Access Memory (SAM) with separate data inputs and outputs. Since it has an internal address counter, no external address signal is required and internal addresses are scanned serially. Using five different address scan modes, it is applicable to FIFO memories, double-speed conversions, 1H delay lines and 1H/2H delay lines for digital TV signals. Its minimum cycle times are 28 ns and 34 ns each corresponding to 8 fsc of PAL TV signals and NTSC TV signals. All inputs and outputs are TTL-compatible. This device is packaged in a 300 mil dual-in-line plastic package.

FEATURES

- Five Modes for Various Applications
- Corresponds to Digital TV System with 4 fsc Sampling (PAL, NTSC)
- Decoder Signal Output Pin; Fewer External Circuits
- Asynchronous Read/Write Operation;
 - Separate Address Counter for Read/Write
 - No Address Input Required
- High Speed; Cycle Time28 ns/34 ns/45 ns (min)
- Completely Static Memory; No Refresh Required
- 8-bit SAM with Separate I/O
- Low Power250 mW typ. Active
- Single 5V Supply
- TTL Compatible

PIN OUT



ORDERING INFORMATION

Part No.	Access Time	Package
HM63021P-28	28 ns	300 mil 28-pin Plastic DIP
HM63021P-34	34 ns	(DP-28N)
HM63021P-45	45 ns	



■ PIN DESCRIPTION

Pin No.	Pin Name	Function
1	MODE1	Mode Input 1 (All Modes)
1	$\overline{\text{RCLK}}/\text{CLK}$	Read Clock Input (TBCE, DSC, TBC) Clock Input (1H/2H, D)
3	$\overline{\text{RRES}}/\overline{\text{RES}}$	Read Reset Input (TBCE, DSC, TBC) Reset Input (1H/2H, D)
4–11	$\text{D}_{\text{in}0}\text{--}\text{D}_{\text{in}7}$	Data Input (All Modes)
12	$\overline{\text{WE}}$	Write Enable Input (All Modes)
13	High Z/ $\overline{\text{WDEC}}/\overline{\text{DEC1}}$	High Impedance (TBCE, DSC) Write Decode Pulse Output (TBC) Decode Pulse Output 1 (1H/2H, D)
14	V_{SS}	Ground (All Modes)
15	$\overline{\text{WCLK}}/\overline{\text{WT}}/\overline{\text{DEC4}}$	Write Clock Input (TBCE, DSC, TBC) Write Timing Input (1H/2H) Decode Pulse Output 4 (D)
16	$\overline{\text{WRES}}/\text{DS}/\overline{\text{DEC3}}$	Write Reset Input (TBCE, DSC, TBC) Delay Select Input (1H/2H) Decode Pulse Output 3 (D)
17–24	$\text{D}_{\text{out}0}\text{--}\text{D}_{\text{out}7}$	Data Outputs (All Modes)
25	$\overline{\text{OE}}$	Output Enable Input (All Modes)
26	MODE3/ $\overline{\text{RDEC}}/\overline{\text{DEC2}}$	Mode Input 3 (TBCE) Read Decode Pulse Output (TBC) Decode Pulse Output 2 (1H/2H, D)
27	MODE2	Mode Input 2 (All Modes)
28	V_{CC}	Power Supply (+5V) (All Modes)

■ MODE TABLE

Mode Signals			Mode	Application Example	Note
MODE1	MODE2	MODE3			
H	H	H	Time Base Compression/Expansion (TBCE)	Picture in Picture	
H	H	L	Double Speed Conversion (DSC)	Non Interface	
H	L	—	Time Base Correction (TBC)	Time Base Corrector	1
L	H	—	1H/2H Delay (1H/2H)	Vertical Filter	1
L	L	—	Delay Line (D)	Delay Line	1

Note: 1. Decoder Output Signal ($\overline{\text{RDEC}}$, $\overline{\text{DEC2}}$).


■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Notes
Voltage on Any Pin Relative to V_{SS}	V_{T}	–0.5 to +7.0	V	1
Power Dissipation	P_{T}	1.0	W	
Operating Temperature	T_{opr}	0 to +70	°C	
Storage Temperature	T_{stg}	–55 to +125	°C	
Storage Temperature Under Bias	T_{bias}	–10 to +85	°C	

Note: 1. –3.5V for pulse width \leq 10 ns.



■ BLOCK DIAGRAM



0106-2

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	
	V_{SS}	0	0	0	V	
Input Voltage	V_{IH}	2.4	—	6.0	V	
	V_{IL}	-0.5	—	0.8	V	1

Note: 1. - 3.0V for pulse width $\leq 10 \text{ ns}$.



HM63021 Series

• DC and Operating Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition	Note
Input Leakage Current	$ I_{LI} $	—	—	10	μA	$V_{CC} = 5.5\text{V}$ $V_{in} = V_{SS}$ to V_{CC}	
Output Leakage Current	$ I_{LO} $	—	—	10	μA	$\overline{OE} = V_{IH}$ $V_{out} = V_{SS}$ to V_{CC}	
Operating Power Supply Current	I_{CC}	—	50	90	mA	Min. Cycle, $I_{out} = 0$ mA	1
Output Voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 8$ mA, D_{out0} to D_{out7} DEC Output Pin	2
	V_{OH}	2.4	—	—	V	$I_{OH} = -4$ mA, D_{out0} to D_{out7} Pin	
		2.4	—	—	V	$I_{OH} = -1$ mA, \overline{DEC} Output Pin	

Notes: 1. Typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$ and for reference only.
2. $I_{OL} = 6$ mA for 45 ns version.

• Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0$ MHz)



Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Note
Input Capacitance	C_{in}	—	—	6	pF	$V_{in} = 0\text{V}$	
Output Capacitance	C_{out}	—	—	9	pF	$V_{out} = 0\text{V}$	2

Notes: 1. This parameter is sampled and not 100% tested.
2. 13, 15–24, 26 pin.

• AC Characteristics ($V_{CC} = 5\text{V} \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$, unless otherwise noted.)

AC Test Conditions

Input and Output Timing Reference Levels: 1.5V
Input Pulse Levels: V_{SS} to 3V
Input Rise and Fall Times: 5 ns



Read Cycle

Parameter	Symbol	HM63021-28		HM63021-34		HM63021-45		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	28	—	34	—	45	—	ns
Read Clock Width	t _{RWL}	10	—	10	—	15	—	ns
	t _{RWH}	10	—	10	—	15	—	ns
Access Time	t _{AC}	—	20	—	25	—	30	ns
Decode Output Access Time	(Fall) t _{DA1}	—	20	—	25	—	30	ns
	(Rise) t _{DA2}	—	40	—	50	—	60	ns
Output Hold Time	t _{OH}	5	—	5	—	5	—	ns
Decode Output Hold Time	(Fall) t _{DOH1}	5	—	5	—	5	—	ns
	(Rise) t _{DOH2}	5	—	5	—	5	—	ns
Output Enable Access Time	t _{OE}	—	20	—	25	—	30	ns
Output Disable to Output in High Z	t _{OHZ}	0	15	0	20	0	25	ns
Output Enable to Output in Low Z	t _{OLZ}	5	—	5	—	5	—	ns

Write Cycle

Parameter	Symbol	HM63021-28		HM63021-34		HM63021-45		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	28	—	34	—	45	—	ns
	t _{WC} (1H/2H Mode)	56	—	68	—	90	—	ns
Write Clock Width	t _{WWL}	10	—	10	—	15	—	ns
	t _{WWH}	10	—	10	—	15	—	ns
Input Data Setup Time	t _{DS}	5	—	5	—	7	—	ns
Input Data Hold Time	t _{DH}	5	—	5	—	7	—	ns
$\overline{\text{WE}}$ Setup Time	t _{WESL}	5	—	5	—	7	—	ns
	t _{WESH}	5	—	5	—	7	—	ns
$\overline{\text{WE}}$ Hold Time	t _{WEHL}	5	—	5	—	7	—	ns
	t _{WEHH}	5	—	5	—	7	—	ns
$\overline{\text{WT}}$ Setup Time	t _{WTSL}	5	—	5	—	7	—	ns
	t _{WTSH}	5	—	5	—	7	—	ns
$\overline{\text{WT}}$ Hold Time	t _{WTHL}	5	—	5	—	7	—	ns
	t _{WTHH}	5	—	5	—	7	—	ns

Reset Cycle

Parameter	Symbol	HM63021-28		HM63021-34		HM63021-45		Unit
		Min	Max	Min	Max	Min	Max	
Reset Setup Time	t _{RES}	8	—	9	—	10	—	ns
Reset Hold Time	t _{REH}	5	—	5	—	7	—	ns
Clock Setup Time Before Reset	t _{REPS}	8	—	9	—	10	—	ns
Clock Hold Time Before Reset	t _{REPH}	5	—	5	—	7	—	ns



Mode Description

• Time Base Compression/Expansion Mode

This mode turns HM63021 into a 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (\overline{RCLK} , \overline{WCLK}) and 2 resets (\overline{RRES} , \overline{WRES}), one each for read and write. The internal address counters increment by 1 address clock and are reset to address 0. A write-inhibit function of HM63021 stops writing automatically after the data has been written into all addresses 0 to 2047. The write-inhibit function is released by reset using \overline{WRES} , and the HM63021 restarts writing into address 0.

• Double-Speed Conversion Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 memory with asynchronous input/output. It is used for generating non-interlaced TV signals. When the original signal and the interpolated signal (1 field delay) of interlaced signals are input to the HM63021, multiplexed per dot, it outputs non-interlaced signals for each line. 8 fsc should be input to \overline{RCLK} and \overline{WCLK} . A standard H synchronizing signal and a non-interlace H synchronizing signal are input to \overline{WRES} and \overline{RRES} respectively. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.

• TBC Mode

This mode turns HM63021 into 2048-word x 8-bit FIFO memory with asynchronous input/output. The HM63021 provides 2 clocks (\overline{RCLK} , \overline{WCLK}) and 2 resets (\overline{RRES} , \overline{WRES}), one each for read and write. The internal address counters increment by 1 address at each clock and are reset to address 0. The internal address counters return to address 0 after they reach address 2047. The HM63021 outputs a write decode pulse from \overline{WDEC} , synchronizing it with address 2047 in the write address counter, and read a decode pulse from \overline{RDEC} , synchronizing

with address 2047 in the read address counter. Using these pulses, the memory area can be extended easily (multiple-HM63021s can be used with ease).

• 1H/2H Delay Mode

This mode turns HM63021 into a 1024-word x 8-bit x 2 delay line with synchronous input/output. Delay time is defined by the reset period of \overline{RES} . Since the HM63021 outputs a 901 decode pulse ($\overline{DEC1}$) and a 910 decode pulse ($\overline{DEC2}$), connecting $\overline{DEC2}$ to \overline{RES} , for example, outputs 1H- and 2H- delayed signals alternately at a 8- fsc cycle when the original signal is input at a 4- fsc cycle. A write-inhibit function is provided in this mode, making it applicable to PAL TV, where extra data (1135–1024 = 111 bits) is ignored.


• Delay Line Mode

This mode turns HM63021 into a 2048-word x 8-bit delay line with synchronous input/output. Delay time (3 to 2048 bits) is defined by the reset period of \overline{RES} . The delay is 2048 bits when \overline{RES} is fixed High. Signals delayed by 910 bits to 1135 bits for example, can be easily obtained without external circuits by just connecting selected decoded pulses on $\overline{DEC1}$ – $\overline{DEC4}$ to \overline{RES} .


Notes on Using HM63021

- Hitachi recommends that pin 13 (high impedance) should be fixed by pulling up or down with a resistor (of several k Ω) in TBC or DSC mode.
- Hitachi recommends that the mode signal input pins and DS pin should be fixed by pulling them up or down with a resistor (of several k Ω).
- Data integrity cannot be guaranteed when mode is changed during operation.
- When a read address coincides with a write address in TBCE, TBC or DSC mode, the data is written correctly but it is not always read correctly.

(1) Read after Write (3 bits delay)




(2) Write after Read (2048 bits delay)



- At power on, the output of the address counter is not defined. Therefore, operations before the system is reset cannot be guaranteed, and decode signal output is not defined until after the first reset cycle.
- The decode signal is latched by a decode output latch circuit at the previous address of the internal counter address and is output synchronized with the next address. For example, \overline{WDEC} in TBC mode is latched at write address 2046 and is output at write address 2047. If a write reset is performed on address 2047 at this time, the write address becomes 0 and \overline{WDEC} is output.

The same operation is performed in other modes.


- In the reset cycle, the input levels of \overline{WRES} , \overline{RRES} , \overline{RES} are raised to satisfy t_{REH} , and are fixed high until t_{REH} in the next pre-reset cycle is satisfied. The rise timings of the reset signals (\overline{RES} , \overline{WRES} , \overline{RRES}) are optional provided that the t_{REPS} specification is satisfied. The timings at which \overline{RES} , \overline{WRES} , and \overline{RRES} fall after preset are also optional, provided that the t_{REPH} and t_{RES} specifications are satisfied.




- Hitachi recommends that t_m (time between mode set and the first cycle (Pre-reset)) should be kept for 2 cycle

time (56 ns/68 ns/90 ns) or more while the power supply is on.

(1) TBCE, TBC, DSC and Delay Line Mode





Decode Signal

When internal address counter reaches the specified address as shown below, decode outputs become low.

Mode	Pin No.	Pin Name	Internal Address Counter	Timing of the Output Signal	Operation
TBC	13	\overline{WDEC}	Write 2047	After Write 2047	Completion of Writing on all bits is detected.
	26	\overline{RDEC}	Read 2047	Output of 2046	Completion of Reading from all bits is detected.
1H/2H	13	$\overline{DEC1}$	Read 900 (2H)	Output of 900 (1H)	By inputting this signal to pin # 3, 901/1802-bit delay output is obtained.
	26	$\overline{DEC2}$	Read 909 (2H)	Output of 909 (1H)	By inputting this signal to pin # 3, 910/1820-bit delay output is obtained.
Delay Line	13	$\overline{DEC1}$	Read 900	Output of 899	By inputting this signal to pin # 3, 901-bit delay output is obtained.
			Read 1810	Output of 1809	By inputting this signal to pin # 3 after the frequency of $\overline{DEC1}$ is divided into two, 1811-bit delay output is obtained.
	26	$\overline{DEC2}$	Read 909	Output of 908	By inputting this signal to pin # 3, 910-bit delay output is obtained.
			Read 1819	Output 1818	By inputting this signal to pin # 3 after the frequency of $\overline{DEC2}$ is divided into two, 1820-bit delay output is obtained.
	16	$\overline{DEC3}$	Read 1134	Output 1133	By inputting this signal to pin # 3, 1135-bit delay output is obtained.
	15	$\overline{DEC4}$	Read 1125	Output 1124	By inputting this signal to pin # 3, 1126-bit delay output is obtained.

Note: 1. When counter is reset by Reset Signal (\overline{RRES} , \overline{RES} , \overline{WRES}), address becomes 0.

Write-Inhibit Function


When internal address counter is as follows, writing is inhibited automatically for the next cycle. the write-inhibit function is cancelled by reset through \overline{WRES} or \overline{RES} .

Mode	Write-Inhibit Function (Internal Counter Address)
TBCE	Write-inhibit after address 2047
DSC	Write-inhibit after address 1023 x 2
TBC	No function
1H/2H	Write-inhibit after address 1023
D	No function

Note: When address counter is reset by \overline{WRES} or \overline{RES} , address becomes 0.




Read Reset Cycle (TBCE, TBC Modes)




- Notes:
- *1. The read address counter is reset at the first falling edge of RCLK after RRES falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of RCLK even if RRES is kept low. When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.
 - *2. Output is from the read address of the previous cycle.
 - *3. When RRES is fixed high, the data at the read address counter is reset after the data of address 2047 is output, and the same operation restarts.

Write Reset Cycle (TBCE, TBC Modes)




- Note: The write address counter is reset at the first falling edge of WCLK after WRES falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of WCLK even if WRES is kept low. When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.

Reset Cycle (DSC Modes)



- Notes:
- *1. The write address counter is reset at the first falling edge of \overline{WCLK} after \overline{WRES} falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of \overline{WCLK} even if \overline{WRES} is kept low. When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.
 - *2. The read address counter is reset at the first falling edge of \overline{RCLK} after \overline{RRES} falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of \overline{RCLK} even if \overline{RRES} is kept low. When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.
 - *3. When t_{REPH} , t_{RES} , t_{REH} (\overline{WRES} to \overline{WCLK}), or t_{REPS} , t_{REPH} , t_{REH} (\overline{PRES} to \overline{RCLK}) cannot meet the specifications, the output of video signal A is not guaranteed. (Reset Timing I).
 - *4. When t_{REPS} (\overline{WRES} to \overline{RCLK}), or t_{RES} , t_{REH} , t_{REPS} , t_{REPH} (\overline{PRES} to \overline{RCLK}) cannot meet the specifications, the interpolation signal B is not guaranteed. (Reset Timing II).


Reset Cycle (1H/2H Mode)



- Notes:
- *1. \overline{WT} is the input during half cycle of \overline{CLK} , meeting the specifications of t_{WTS} , t_{WTL} , t_{WTSB} , and t_{WTH} . Data is written when \overline{WT} is low. Reset is possible when \overline{WT} is high.
 - *2. Read address counter is reset at the first falling edge of \overline{CLK} after \overline{RES} falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of \overline{CLK} even if \overline{RES} is kept low. When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.
 - *3. When DS is fixed high, 1H output data is delayed by n bits and 2H output data is delayed by 2n bits where 2n is the reset cycle of \overline{RES} . When DS is fixed low, 1H output data is delayed by n - 5 bits and 2H output data is delayed by 2n - 5 bits.




Reset Cycle (D Mode)



0106-18

Note: *1. The read address counter is reset at the first falling edge of \overline{CLK} after \overline{RES} falls, meeting the specifications of t_{REPS} and t_{REPH} , and it is not reset at the next falling edge of \overline{CLK} even if \overline{RES} is kept low.
 When t_{RES} , t_{REH} , t_{REPS} , and t_{REPH} cannot meet the specifications, the reset operation is not guaranteed.


Write Enable (TBCE, DSC, TBC, D Modes)



0106-19

Notes: *1. When t_{WEHL} , t_{WESH} , t_{WEHH} , and t_{WESL} cannot meet the specifications, the write enable operation is not guaranteed.
 *2. In the delay line mode, \overline{CLK} takes the place of \overline{WCLK} .


Write Enable (1H/2H Mode)



0106-20

Note: *1. When t_{WTHL}, t_{WTHH}, t_{WESL}, and t_{WESH} cannot meet the specifications, the write enable operation is not guaranteed.


Decode Output (TBC, D Modes)



0106-21

Notes: *1. In TBC mode, \overline{WCLK} or \overline{RCLK} takes the place of CLK.
*2. \overline{DEC} is \overline{WDEC} or \overline{RDEC} in TBC, $\overline{DEC1}$, $\overline{DEC2}$, $\overline{DEC3}$ or $\overline{DEC4}$ in D mode.

Decode Output (1H/2H Mode)




0106-22

Note: *1. When t_{WTHL}, t_{WTHH}, t_{WTHL}, and t_{WTHH} cannot meet the specifications, the decode output operation is not guaranteed.



Output Enable (All Modes)



0106-23

Note: *1. Transition of t_{OHZ} and t_{WLZ} is measured ± 200 mV from steady state voltage with Output Load B. This parameter is sampled and not 100% tested.



HM53051 Series

262,144-Word x 4-Bit Frame Memory

DESCRIPTION

HM53051P is a 262,144-word x 4-bit frame memory, using the most advanced 1.3 μm CMOS processes. It performs serial access by an internal address generator.

It offers a high-speed cycle time of 45 ns or 60 ns (min). As input data and output data can be written or read in any cycle, synchronized with a system clock, and the delay between data read/write operations is freely settable. Y/C separation and frozen pictures can be realized easily in 4 fsc NTSC digital TV or VCR systems. Also, it enables random access in 32-word x 4-bit data block. With this function, picture in picture or a multiplexed picture can be displayed with ease.



FEATURES

- 262,144-Word x 4-Bit Serial Access Memory
- Organized with Dual Ports
 - Serial Input x 4-Bit
 - Serial Output x 4-Bit
- High Speed
 - Read/Write Cycle Time 45 ns/60 ns (min)
 - Access Time 35 ns/40 ns (max)
- Semi-Synchronous Read/Write Cycle
- Low Power
 - Active: 200 mW (typ)
- Random Access in 32-Word x 4-Bit Blocks
- External Refresh Control is Unnecessary


ORDERING INFORMATION

Part No.	Access Time	Package
HM53051P-45	45 ns	300 mil 18-pin Plastic DIP
HM53051P-60	60 ns	(DP-18B)

BLOCK DIAGRAM



PIN OUT



PIN DESCRIPTION

Pin Name	Function
D_{in}	Data Input
D_{out}	Data Output
\overline{OE}	Output Enable
\overline{TAS}	Transfer Address Strobe
\overline{CLK}	System Clock
\overline{CGW}	Clock Gate (Write)
\overline{CGR}	Clock Gate (Read)
SAD	Serial Address
\overline{SAS}	Serial Address Strobe
\overline{WE}	Read/Write Enable




■ FUNCTIONAL DESCRIPTION

• Serial Access Memory with I/O Separated

Read cycle and write cycle of HM53051 can be operated independently synchronized with a system clock. It realizes time compression or expansion for picture in picture in digital TV, for example.

• Write Cycle by \overline{CGW}

Write data are taken in at the falling edge of the system clock \overline{CLK} when \overline{CGW} is low. If \overline{CGW} is high, HM53051 does not enter write cycle (cycle time is defined by system clock cycle time). Time is compressed easily with \overline{CGW} .




0107-3

• Read Cycle by \overline{CGR}

Read data is output at the falling edge of the system clock \overline{CLK} when \overline{CGR} is low. If \overline{CGR} is high, HM53051 does

not enter read cycle (cycle time is defined by system clock time). Time is expanded is realized easily with \overline{CGR} .




0107-4

■ RANDOM ACCESS

The HM53051 is also capable of random access by serial address input, SAD. Random access by the unit of 32-word x 4-bit is performed, when \overline{TAS} is low after read address (AR0-AR12), write address (AW0-AW12) and mode setting

flags, \overline{RF} (Read Flag), \overline{WF} (Write Flag) and \overline{MF} (Mode Flag) are read into by SAD with synchronous SAS. In order to output data continuously, the address specified by SAD increments automatically.



0107-5

■ MODE PROGRAMMING

Operation mode in HM53051 is programmed by the combination of SAD 5-bit.

\overline{MF}	\overline{WF}	\overline{RF}	AW0	AR0	Mode
0	0	0	x	x	Write/Read Address Asynchronous Transfer
0	0	1	x	x	Write Address Asynchronous Transfer
0	1	0	x	x	Read Address Asynchronous Transfer
0	1	1	x	x	
1	0	0	x	x	Write/Read Address Synchronous Transfer
1	0	1	x	x	Write Address Synchronous Transfer
1	1	0	x	x	Read Address Synchronous Transfer
1	1	1	1	1	System Reset
1	1	1	0	0	Inhibit
1	1	1	0	1	
1	1	1	1	0	


Note: x means Don't Care.



■ READ/WRITE ADDRESS ASYNCHRONOUS TRANSFER MODE


• Read Address Asynchronous Transfer Mode

(1) Read address asynchronous transfer mode (1) ($\overline{\text{CGR}}$: Low)



Note: The data block at read address AR, specified by SAD, is output starting from the 32nd system clock after the falling of $\overline{\text{TAS}}$.


(2) Read address asynchronous transfer mode (2) ($\overline{\text{CGR}}$: High)



- Notes:
1. The data block at read address AR, specified by SAD, is output starting from the 32nd system clock after the falling of $\overline{\text{TAS}}$.
 2. If $\overline{\text{CGR}}$ is turned to low after 33rd clock from falling edge of $\overline{\text{TAS}}$, the data at read address AR(D2, D3, D4 ...) is output with synchronous CLK while $\overline{\text{CGR}}$ is low.


• Write Address Asynchronous Transfer Mode

(1) Write address asynchronous transfer mode (1) ($\overline{\text{GRW}}$: Low)



Note: The data block at write address AW, specified by SAD, is taken in starting from the 1st clock after the falling edge of $\overline{\text{TAS}}$.

(2) Write address asynchronous transfer mode (2) ($\overline{\text{CGW}}$: High)




Note: If $\overline{\text{CGW}}$ is turned to low after falling of $\overline{\text{TAS}}$, the data block at write address AW is taken in with synchronous CLK.




■ READ/WRITE ADDRESS SYNCHRONOUS TRANSFER MODE

• Read Address Synchronous Transfer Mode



Note: When \overline{TAS} turns to low, the data block at read address AR, specified by SAD, is output after the data block at the present read address ARN, and the next address ARN + 1 is put out.

• Write Address Synchronous Transfer Mode



Note: When \overline{TAS} turns to low, the data block being written is taken into write address AW.


■ SYSTEM RESET MODE

System reset mode is the same as read/write address asynchronous transfer mode except that read/write address are reset to 0.

• System Reset by SAD

Note: System reset mode starts when \overline{MF} , \overline{WF} , \overline{RF} , AW0, and AR0 are all high.

• System Reset by \overline{SAS} and \overline{TAS}



Note: System reset mode starts when both \overline{SAS} and \overline{TAS} are low at the falling edge of the \overline{CLK} .


• 1 Field Delay

Note: Field-delayed data is output, when \overline{CGR} and \overline{CGW} turn to high before the system reset at the beginning of every field, and turn to low simultaneously after the 33rd clock from the system reset.

■ NOTES ON USING HM53051


- Input/Output data of 32 words is not written or read in read/write address asynchronous transfer mode or during system reset. The data is written or read out in blocks of 32-word x 4-bit. Input data of less than 32 words is not written in write address asynchronous transfer mode or during system reset. When asynchronous read address transfer mode or system reset mode is activated, output from the current data block will continue. When output data from the current data block is finished, the next data block is not read out if it has less than 32 words.
- Input data is not read out immediately. The data (32 word x 4-bit) is written into the memory array in the next 32 cycles after it is taken in. The data can be read out only after writing to the memory array is completed. If read address transfer mode is programmed after the 33 word clock from on input data block, new data can be read out. If this mode is programmed before the 33 word clock, new data or old data is output.

(1) Read/write address asynchronous transfer mode



0107-13

(2) Read/write address synchronous transfer mode



0107-14




• Mode Programming


Do not reprogram read address transfer mode before a read operation of the previous read address transfer mode or system reset mode is completed. If it is reprogrammed during a read operation, address becomes invalid, and the device may malfunction.

Do not reprogram write address transfer mode or system reset mode before a write operation of the previous write address transfer mode or system reset mode is completed. If it is reprogrammed during a write operation, address becomes invalid, and the device may malfunction.


(1) Read address asynchronous transfer mode




(2) Read address synchronous transfer mode



(3) Write address asynchronous transfer mode



(4) Write address synchronous transfer mode



• Addresses must be set by read and write address asynchronous transfer or system reset 100 μ s after power on.

Before an address can be set, 32 $\overline{\text{CLK}}$ initialization cycles or more are required.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Power Dissipation	P_T	1.0	W
Operating Temperature	T_{opr}	0 to + 70	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	- 35 to + 125	$^{\circ}\text{C}$
Storage Temperature (under Bias)	T_{bias}	- 10 to + 85	$^{\circ}\text{C}$

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70 $^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	
	V_{SS}	0	0	0	V	
Input Voltage	V_{IH}	2.7	—	6.5	V	
	V_{IL}	- 0.5	—	0.8	V	1

Note: 1. - 3.0V for pulse width \leq 10 ns.

• DC and Operating Characteristics ($T_A = 0$ to +70 $^{\circ}\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
Operating Power Supply Current	I_{CC}	—	40	60	mA	Min. Cycle, $I_{out} = 0$ mA	
Input Leakage Current	I_{LI}	- 10	—	10	μA	$V_{CC} = 5.5V$ $V_{in} = V_{SS}$ to V_{CC}	
Output Leakage Current	I_{LO}	- 10	—	10	μA	$\overline{\text{OE}} = V_{IH}$ $V_{out} = V_{SS}$ to V_{CC}	
Output Voltage	V_{OL}	—	—	0.4	V	$I_{OL} = 4.2$ mA	
	V_{OH}	2.4	—	—	V	$I_{OH} = - 2$ mA	

• Capacitance ($T_A = 25^{\circ}\text{C}$, $f = 1.0$ MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions	Note
Input Capacitance	C_{in}	—	—	5	pF	$V_{in} = 0V$	
Output Capacitance	C_{out}	—	—	7	pF	$V_{out} = 0V$	

Note: This parameter is sampled and not 100% tested.



• AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)


AC Test Conditions

Input and Output Timing Reference Levels: 1.5V
 Input Pulse Levels: V_{SS} to 3V
 Input Rise and Fall Times: 5 ns
 Output Load: 2 TTL + 50 pF
 (Including scope and jig)

Parameter	Symbol	HM53051-45		HM53051-60		Unit
		Min	Max	Min	Max	
System Clock Cycle Time	t_{CC}	45	300	60	300	ns
\overline{CLK} Pulse Width	t_{CL}	15	—	15	—	ns
	t_{CH}	15	—	15	—	ns
Access Time from \overline{CLK}	t_{AC}	—	35	—	40	ns
Output Hold Time	t_{OH}	5	—	8	—	ns
Output Enable Access Time	t_{OEA}	—	25	—	30	ns
Output Enable to Output in Low Z	t_{OLZ}	5	—	5	—	ns
Output Disable to Output in High Z	t_{OHZ}	0	20	0	20	ns
\overline{CGR} Setup Time	t_{GRS}	15	—	15	—	ns
\overline{CGR} Hold Time	t_{GRH}	5	—	5	—	ns
\overline{CGW} Setup Time	t_{GWS}	15	—	15	—	ns
\overline{CGW} Hold Time	t_{GWH}	5	—	5	—	ns
Write Command Setup Time	t_{WCS}	15	—	15	—	ns
Write Command Hold Time	t_{WCH}	5	—	5	—	ns
Data Input Setup Time	t_{DS}	15	—	15	—	ns
Data Input Hold Time	t_{DH}	5	—	5	—	ns
\overline{SAS} Cycle Time	t_{SC}	45	—	60	—	ns
\overline{SAS} Pulse Width	t_{SL}	15	—	15	—	ns
	t_{SH}	15	—	15	—	ns
Serial Address Setup Time	t_{SAS}	15	—	15	—	ns
Serial Address Hold Time	t_{SAH}	5	—	5	—	ns
\overline{SAS} Setup Time during Mode Programming	t_{SSH}	15	—	15	—	ns
\overline{SAS} Hold Time during Mode Programming	t_{SHH}	5	—	5	—	ns
\overline{TAS} Setup Time	t_{TS}	15	—	15	—	ns
\overline{TAS} Hold Time	t_{TH}	5	—	5	—	ns
\overline{SAS} Setup Time during System Reset by $\overline{SAS}/\overline{TAS}$	t_{SSL}	15	—	15	—	ns
\overline{SAS} Hold Time during System Reset by $\overline{SAS}/\overline{TAS}$	t_{SHL}	5	—	5	—	ns

■ TIMING WAVEFORMS


• Read/Write Cycle



0107-19

- Notes:
1. Write cycle starts when \overline{CGW} is low and \overline{WE} is low. Data are not written when \overline{WE} is high. Time-compression mode is realized by controlling \overline{CGW} .
 2. Read cycle starts when \overline{CGR} is low. Time-expansion mode is realized by controlling \overline{CGR} .

• Read Cycle (\overline{OE} Control)




0107-20

- Notes:
1. t_{OHZ} is defined by the time at which the output achieves the open circuit condition.
 2. t_{OLZ} and t_{OHZ} are sampled and not 100% tested.




• Mode Selection



0107-21

Note: \overline{SAS} operates asynchronously with \overline{CLK} . When \overline{TAS} is low at the falling edge of the \overline{CLK} , the address transfer cycle starts. \overline{SAS} should be high during the address transfer cycle.

• \overline{SAS} , \overline{TAS} Reset Mode



0107-22

Note: The mode which was selected by SAD before \overline{SAS} and \overline{TAS} reset, if \overline{SAS} and \overline{TAS} are reset, should be changed because SAD is newly taken into by SAS. The mode should be reselected by SAD after \overline{SAS} and \overline{TAS} reset.

HM53461 Series

65,536-word x 4-bit Multiport CMOS Video RAM

DESCRIPTION

The HM53461 is a 262,144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved.


Utilizing the Hitachi 2 μm CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

FEATURES



- Multiport Organization
(RAM; 64k-word x 4-bit and SAM; 256 word x 4-bit)
- Double Layer Polysilicon/Polyicide n-Well CMOS Process
- Single 5V ($\pm 10\%$)
- Low Power
 - Active
 - RAM380 mW (max)
 - SAM220 mW (max)
 - Standby40 mW (max)
- Access Time
 - RAM100 ns/120 ns/150 ns
 - SAM40 ns/40 ns/60 ns
- Cycle Time Random Read or Write Cycle Time (RAM)190 ns/220 ns/260 ns
Serial Read or Write Cycle Time (SAM)40 ns/40 ns/60 ns
- TTL Compatible
- 256 Refresh Cycles4 ms
- Refresh Function
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- Data Transfer Operation (RAM \leftrightarrow SAM)
- Fast Serial Access Operation Asynchronized with RAM Port Except Data Transfer Cycle
- Real Time Read Transfer Capability
- Write Mask Mode Capability

ORDERING INFORMATION

Part No.	Access Time	Package
HM53461P-10	100 ns	400 mil 24-pin
HM53461P-12	120 ns	Plastic DIP
HM53461P-15	150 ns	(DP-24A)
HM53461ZP-10	100 ns	24-pin
HM53461ZP-12	120 ns	Plastic ZIP
HM53461ZP-15	150 ns	(ZP-24)




■ PIN OUT



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Inputs
I/O ₁ -I/O ₄	RAM Port Data Input/Output
SI/O ₁ -SI/O ₄	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/ŌE	Data Transfer/Output Enable
SOE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	V_T	- 1.0 to + 7.0	V
Power Supply Voltage Relative to V_{SS}	V_{CC}	- 0.5 to + 7.0	V
Operating Temperature, T_A (Ambient)	T_{opr}	0 to + 70	°C
Storage Temperature	T_{stg}	- 55 to + 125	°C
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	1.0	W

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	
Input High Voltage	V_{IH}	2.4	—	6.5	V	
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	2

- Notes: 1. All voltages referenced to V_{SS} .
2. - 3.0V for pulse width ≤ 10 ns.

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	SAM PORT		HM53461-10	HM53461-12	HM53461-15	Unit	RAM PORT	Note
		Standby	Active					Test Conditions	
Operating Current	I_{CC1}	—	×	70	60	50	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	
	I_{CC7}	×	—	110	100	80	mA		
Standby Current	I_{CC2}	—	×	7	7	7	mA	\overline{RAS} , $\overline{CAS} = V_{IH}$	
	I_{CC8}	×	—	40	40	30	mA		
\overline{RAS} Only Refresh Current	I_{CC3}	—	×	60	50	40	mA	$\overline{CAS} = V_{IH}$, \overline{RAS} Cycling $t_{RC} = \text{Min}$	
	I_{CC9}	×	—	100	90	70	mA		
Page Mode Current	I_{CC4}	—	×	50	40	35	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} Cycling $t_{PC} = \text{Min}$	
	I_{CC10}	×	—	90	80	65	mA		
CBR Refresh Current	I_{CC5}	—	×	60	50	40	mA	\overline{RAS} Cycling $t_{RC} = \text{Min}$	
	I_{CC11}	×	—	100	90	70	mA		
Data Transfer Current	I_{CC6}	—	×	75	65	55	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	
	I_{CC12}	×	—	115	105	85	mA		

Parameter	Symbol	Min	Max	Unit	Test Conditions	Note
Input Leakage	I_{LI}	- 10	10	μA		
Output Leakage	I_{LO}	- 10	10	μA		
Output High Voltage	V_{OH}	2.4	—	V	$I_{OH} = - 2$ mA	
Output Low Voltage	V_{OL}	—	0.4	V	$I_{OL} = 4.2$ mA	

■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	Typ	Max	Unit	Note
Address	C_{I1}	—	5	pF	
Clocks	C_{I2}	—	5	pF	
I/O, SI/O	$C_{I/O}$	—	7	pF	



■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)^{1, 10, 11}

Parameter	Symbol	HM53461-10		HM53461-12		HM53461-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	190	—	220	—	260	—	ns	
Read-Modify-Write Cycle Time	t _{RWC}	260	—	300	—	355	—	ns	
Page Mode Cycle Time	t _{PC}	70	—	85	—	105	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	50	—	60	—	75	ns	3, 4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t _{OFF1}	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	6
RAS Precharge Time	t _{RP}	80	—	90	—	100	—	ns	
RAS Pulse Width	t _{RAS}	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t _{CAS}	50	10000	60	10000	75	10000	ns	
RAS to CAS Delay Time	t _{RCD}	25	50	25	60	30	75	ns	7
RAS Hold Time	t _{RSH}	50	—	60	—	75	—	ns	
CAS Hold Time	t _{CSH}	100	—	120	—	150	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	15	—	15	—	20	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	20	—	20	—	25	—	ns	
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t _{WCH}	25	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	t _{RWL}	35	—	40	—	45	—	ns	
Write Command to CAS Lead Time	t _{CWL}	35	—	40	—	45	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t _{DH}	25	—	25	—	30	—	ns	8, 9
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t _{REF}	—	4	—	4	—	4	ms	
RAS Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	170	10000	200	10000	245	10000	ns	
CAS to $\overline{\text{WE}}$ Delay	t _{CWD}	85	—	100	—	125	—	ns	8
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
CAS Precharge Time	t _{CP}	10	—	15	—	20	—	ns	
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	30	—	35	—	40	ns	
Output Buffer Turn-off Delay referenced to $\overline{\text{OE}}$	t _{OFF2}	0	25	0	30	0	40	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	25	—	30	—	40	—	ns	
$\overline{\text{OE}}$ Hold Time referenced to $\overline{\text{WE}}$	t _{OEH}	10	—	15	—	20	—	ns	
Data-in to CAS Delay Time	t _{DZC}	0	—	0	—	0	—	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to RAS Delay Time	t _{ORD}	35	—	40	—	45	—	ns	
Serial Clock Cycle Time	t _{SCC}	40	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	40	—	40	—	60	ns	10
Access Time from $\overline{\text{SOE}}$	t _{SEA}	—	25	—	30	—	40	ns	10

■ ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 10, 11} (continued)


Parameter	Symbol	HM53461-10		HM53461-12		HM53461-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Data-out Hold Time after SC High	t_{SOH}	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{SOE}}$	t_{SEZ}	0	25	0	25	0	30	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	25	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time	t_{DTS}	0	—	0	—	0	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time (Read Transfer Cycle)	t_{RDH}	80	—	90	—	110	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time	t_{DTH}	15	—	15	—	20	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{CAS}}$ Hold Time	t_{CDH}	20	—	30	—	45	—	ns	
Last SC to $\overline{\text{DT}}$ Delay Time	t_{SDD}	5	—	5	—	10	—	ns	
First SC to $\overline{\text{DT}}$ Hold Time	t_{SDH}	25	—	25	—	30	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Delay Time	t_{DTR}	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	20	—	ms	
I/O to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	ns	
I/O to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	20	—	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t_{SRZ}	10	50	10	60	10	75	ns	
$\overline{\text{SC}}$ to $\overline{\text{RAS}}$ Setup Time	t_{SRS}	30	—	40	—	45	—	ns	
$\overline{\text{RAS}}$ to SC Delay Time	t_{SRD}	25	—	30	—	35	—	ns	
Serial Data Input Delay Time from $\overline{\text{RAS}}$	t_{SID}	50	—	60	—	75	—	ns	
Serial Data Input to $\overline{\text{DT}}$ Delay Time	t_{SZD}	0	—	0	—	0	—	ns	
$\overline{\text{SOE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{ES}	0	—	0	—	0	—	ns	
$\overline{\text{SOE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{EH}	15	—	15	—	20	—	ns	
Serial Write Enable Setup Time	t_{SWS}	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t_{SWH}	35	—	35	—	55	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t_{SWIH}	35	—	35	—	55	—	ns	
$\overline{\text{DT}}$ to Sout in Low-Z Delay Time	t_{DLZ}	5	—	10	—	10	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
 - $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 - t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or a read-modify-write cycle.
 - Measured with a load circuit equivalent to 2 TTL and 50 pF.
 - An initial pause of 100 μs is required after power-up. Then execute at least 8 initialization cycles.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



Note: *1. When $\overline{\text{WE}}$ is "H" level, all the data on the I/O can be written into the cell.
 When $\overline{\text{WE}}$ is "L" level, the data on the I/O are not written except for when I/O is "high" at the falling edge of $\overline{\text{RAS}}$.




• Page Mode Write Cycle (Delayed Write)




Note: *1. When \overline{WE} is "H" level, all the data on I/O₁-I/O₄ can be written into the memory cell.
 When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of \overline{RAS} .

• \overline{RAS} Only Refresh Cycle




• CAS Before RAS Refresh Cycle



0108-12


• Hidden Refresh Cycle



0108-13




• Pseudo Transfer Cycle



0108-16

Note: *1. \overline{CAS} and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

• Write Transfer Cycle




0108-17


Note: *1. \overline{CAS} and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.



• Serial Read Cycle



• Serial Write Cycle



HM53462 Series

65,536-Word x 4-Bit Multiport CMOS Video RAM (with Logic Operation Mode)

DESCRIPTION


The HM53462 is a 262,144-bit multiport memory equipped with a 64k-word x 4-bit Dynamic RAM port and a 256-word x 4-bit Serial Access Memory (SAM) port. The SAM port is connected to an internal 1,024-bit data register through a 256-word x 4-bit serial read or write access control. In the read transfer cycle, the memory cell data is transferred from a selected word line of the RAM port to the data register. The RAM port has a write mask capability in addition to the conventional operation mode. Write bit selection out of 4 data bit can be achieved. RAM port has another new function, logic operation capability. By this function logic operation between memory data and input data can be done in one cycle. Utilizing the Hitachi 2 μm CMOS process, fast serial access operation and low power dissipation are realized. All inputs and outputs, including clocks, are TTL compatible.

FEATURES



- Multiport Organization
(RAM; 64k-word x 4-bit and SAM; 256-word x 4-bit)
- Double Layer Polysilicon/Polycide N-Well CMOS Process
- Single 5V (± 10%)
- Low Power
 - Active RAM380 mW (max)
 - SAM220 mW (max)
 - Standby40 mW (max)
- Access Time
 - RAM100 ns/120 ns/150 ns
 - SAM40 ns/40 ns/60 ns
- Cycle Time
 - Random Read or Write Cycle Time (RAM)190 ns/220 ns/260 ns
 - Serial Read or Write Cycle Time (SAM)40 ns/40 ns/60 ns
- TTL Compatible
- 256 Refresh Cycles4 ms
- Refresh Function
 - $\overline{\text{RAS}}$ Only Refresh
 - $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
 - Hidden Refresh
- Bidirectional Data Transfer Operation (RAM ↔ SAM)
- Fast Serial Access Operation Asynchronized with RAM Port except Data Transfer Cycle
- Real Time Read Transfer Capability
- Write Mask Mode Capability
- Logic Operation Capability between D_{in} and D_{out}
- SAM Organization Can Be Changed to 1024 x 1

ORDERING INFORMATION

Part No.	Access Time	Package
HM53462P-10	100 ns	400 mil 24-pin
HM53462P-12	120 ns	Plastic DIP
HM53462P-15	150 ns	(DP-24A)
HM53462ZP-10	100 ns	24-pin
HM53462ZP-12	120 ns	Plastic DIP
HM53462ZP-15	150 ns	(ZP-24)




■ PIN OUT



■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₇	Address Input
I/O ₁ -I/O ₄	RAM Port Data Input/Output
SI/O ₁ -SI/O ₄	SAM Port Data Input/Output
RAS	Row Address Strobe
CAS	Column Address Strobe
SC	Serial Clock
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SOE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Power Supply Voltage Relative to V _{SS}	V _{CC}	- 0.5 to + 7.0	V
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W

■ INPUT/OUTPUT CAPACITANCE

Parameter	Symbol	Typ	Max	Unit	Note
Address	C _{T1}	—	5	pF	
Clocks	C _{T2}	—	5	pF	
I/O, SI/O	C _{I/O}	—	7	pF	

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Input High Voltage	V _{IH}	2.4	—	6.5	V	
Input Low Voltage	V _{IL}	-0.5	—	0.8	V	2

Notes: 1. All voltages referenced to V_{SS}.
 2. - 3.0V for pulse width ≤ 10 ns.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

RAM Port	Symbol	SAM Port		HM53462 -10	HM53462 -12	HM53462 -15	Unit	Note
		Standby	Active					
Operating Current \overline{RAS} , \overline{CAS} Cycling t _{RC} = min	I _{CC1}	—	X	70	60	50	mA	
	I _{CC7}	X	—	110	100	80	mA	
Standby Current \overline{RAS} , \overline{CAS} = V _{IH}	I _{CC2}	—	X	7	7	7	mA	
	I _{CC8}	X	—	40	40	30	mA	
RAS Only Refresh Current CAS = V _{IH} , \overline{RAS} Cycling t _{RC} = min	I _{CC3}	—	X	60	50	40	mA	
	I _{CC9}	X	—	100	90	70	mA	
Page Mode Current \overline{RAS} = V _{IL} , CAS Cycling t _{PC} = min	I _{CC4}	—	X	50	40	35	mA	
	I _{CC10}	X	—	90	80	65	mA	
CBR Refresh Current \overline{RAS} Cycling t _{RC} = min	I _{CC5}	—	X	60	50	40	mA	
	I _{CC11}	X	—	100	90	70	mA	
Data Transfer Current \overline{RAS} , \overline{CAS} Cycling t _{RC} = min	I _{CC6}	—	X	75	65	55	mA	
	I _{CC12}	X	—	115	105	85	mA	

Parameter	Symbol	Min	Max	Unit	Note
Input Leakage	I _{LI}	- 10	10	μA	
Output Leakage	I _{LO}	- 10	10	μA	
Output High Voltage I _{OH} = - 2 mA	V _{OH}	2.4	—	V	
Output Low Voltage I _{OL} = 4.2 mA	V _{OL}	—	0.4	V	



• Electrical Characteristics and Recommended AC Operating Conditions
 $(T_A = 0 \text{ to } +70^\circ\text{C}, V_{CC} = 5V \pm 10\%, V_{SS} = 0V)^{1, 10, 11}$

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	190	—	220	—	260	—	ns	
Read-Modify-Write Cycle Time	t _{RWC}	260	—	300	—	355	—	ns	
Page Mode Cycle Time	t _{PC}	70	—	85	—	105	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	50	—	60	—	75	ns	3, 4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t _{OFF1}	0	25	0	30	0	40	ns	5
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	ns	6
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	80	—	90	—	100	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	100	10000	120	10000	150	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	50	10000	60	10000	75	10000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	25	50	25	60	30	75	ns	7
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	50	—	60	—	75	—	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	100	—	120	—	150	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	15	—	15	—	20	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	20	—	20	—	25	—	ns	
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	8
Write Command Hold Time	t _{WCH}	25	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	35	—	40	—	45	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	35	—	40	—	45	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	9
Data-in Hold Time	t _{DH}	25	—	25	—	30	—	ns	8, 9
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	10	—	10	—	10	—	ns	
Refresh Period	t _{REF}	—	4	—	4	—	4	ms	
$\overline{\text{RAS}}$ Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	170	10000	200	10000	245	10000	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	t _{CWD}	85	—	100	—	125	—	ns	8
$\overline{\text{CAS}}$ Setup Time (CAS Before $\overline{\text{RAS}}$ Refresh)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	20	—	25	—	30	—	ns	
$\overline{\text{RAS}}$ Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	15	—	20	—	ns	
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	30	—	35	—	40	ns	
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t _{OFF2}	0	25	0	30	0	40	ns	
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	25	—	30	—	40	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEH}	10	—	15	—	20	—	ns	

HM53462 Series

• Electrical Characteristics and Recommended AC Operating Conditions (continued)

($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 10, 11}


Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Data-in to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	0	—	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ Delay Time	t_{ORD}	35	—	40	—	45	—	ns	
Serial Clock Cycle Time	t_{SCC}	40	—	40	—	60	—	ns	
Access Time from SC	t_{SCA}	—	40	—	40	—	60	ns	10
Access Time from $\overline{\text{SOE}}$	t_{SEA}	—	25	—	30	—	40	ns	10
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Data-out Hold Time after SC High	t_{SOH}	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{SOE}}$	t_{SEZ}	0	25	0	25	0	30	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	25	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time	t_{DTS}	0	—	0	—	0	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time (Read Transfer Cycle)	t_{RDH}	80	—	90	—	110	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time	t_{DTH}	15	—	15	—	20	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{CAS}}$ Hold Time	t_{CDH}	20	—	30	—	45	—	ns	
Last SC to $\overline{\text{DT}}$ Delay Time	t_{SDD}	5	—	5	—	10	—	ns	
First SC to $\overline{\text{DT}}$ Hold Time	t_{SDH}	25	—	25	—	30	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Delay Time	t_{DTR}	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	20	—	ns	
I/O to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	ns	
I/O to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	20	—	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t_{SRZ}	10	50	10	60	10	75	ns	
SC to $\overline{\text{RAS}}$ Setup Time	t_{SRS}	30	—	40	—	45	—	ns	
$\overline{\text{RAS}}$ to SC Delay Time	t_{SRD}	25	—	30	—	35	—	ns	
Serial Data Input Delay Time from $\overline{\text{RAS}}$	t_{SID}	50	—	60	—	75	—	ns	
Serial Data Input to $\overline{\text{DT}}$ Delay Time	t_{SZD}	0	—	0	—	0	—	ns	
$\overline{\text{SOE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{ES}	0	—	0	—	0	—	ns	
$\overline{\text{SOE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{EH}	15	—	15	—	20	—	ns	
Serial Write Enable Setup Time	t_{SWS}	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t_{SWH}	35	—	35	—	55	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t_{SWIH}	35	—	35	—	55	—	ns	
$\overline{\text{DT}}$ to Sout in Low-Z Delay Time	t_{DLZ}	5	—	10	—	10	—	ns	



- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
 5. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 6. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 7. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 8. t_{WC} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WC} \geq t_{WC}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a read-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 9. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycle and to $\overline{\text{WE}}$ leading edge in delayed write or read-modify-write cycles.
 10. Measured with a load circuit equivalent to 2 TTL and 100 pF.
 11. After power-up, pause for more than 100 μs and execute at least 8 initialization cycles. Then execute at least one logic reset cycle including write mask reset (on the falling edge of RAS, $\overline{\text{WE}} = \text{"Low"}$ and $\text{I/O}_1\text{-I/O} = \text{"High"}$), and execute one or more transport cycle for initiation of SAM port.

■ TIMING WAVEFORMS


• Read Cycle



0109-4




• Early Write Cycle



Notes: *1. When \overline{WE} is "H" level, then all data on the I/O can be written into the cell. When \overline{WE} is "L" level, the data on the I/O are not written except for when I/O is "H" level at the falling edge of RAS.


• Delayed Write Cycle




Note: *1. When \overline{WE} is "H" level, all the data on I/O₁-I/O₄ can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.




• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



• Hidden Refresh Cycle



• Read Transfer Cycle (1)*1, *2




Notes: *1. In the case that the previous data transfer cycle was read transfer.

*2. Assume that \overline{SOE} is "Low".

*3. CAS and SAM start Address need not be supplied every cycle, only when it is desired to change to a new SAM start Address.




• Read Transfer Cycle (2)*1, *2



- Notes:
- *1. In the case that the previous data transfer cycle was read transfer.
 - *2. Assume that \overline{SOE} is "Low".
 - *3. \overline{CAS} and SAM start Address need not be supplied every cycle, only when it is desired to change to a new \overline{SAM} start Address.


• Pseudo Transfer Cycle



- Note: *1. \overline{CAS} and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.




• Write Transfer Cycle




Note: *1. \overline{CAS} and SAM start address need not be supplied every cycle, only when it is desired to change to a new SAM start address.

• Serial Read Cycle



• Serial Write Cycle



0109-19

• Electrical AC Characteristics (Logic Operation Mode)

Parameter	Symbol	HM53462-10		HM53462-12		HM53462-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Cycle Time	t_{FRC}	230	—	265	—	310	—	ns	
$\overline{\text{RAS}}$ Pulse Width in Write Cycle	t_{RFS}	140	10000	165	10000	200	10000	ns	
$\overline{\text{CAS}}$ Pulse Width in Write Cycle	t_{CFS}	80	10000	95	10000	105	10000	ns	
$\overline{\text{CAS}}$ Hold Time in Write Cycle	t_{FCSH}	140	—	165	—	200	—	ns	
$\overline{\text{RAS}}$ Hold Time in Write Cycle	t_{FRSH}	80	—	95	—	105	—	ns	
Page Mode Cycle Time (Write Cycle)	t_{FPC}	100	—	120	—	135	—	ns	
$\overline{\text{CAS}}$ Hold Time (Logic Operation Set/Reset Cycle)	t_{FCHR}	90	—	100	—	120	—	ns	
$\overline{\text{CAS}}$ Hold Time from $\overline{\text{RAS}}$ Precharge (x4 → x1 Set Cycle)	t_{PSCH}	10	—	10	—	10	—	ns	



• Logic Code (FC0-3 are AX0-AX3 in Logic Operation Set Cycle)

FC3	FC2	FC1	FC0	LOGIC	
				Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	$D_i \cdot M_i$
0	0	1	0	AND2	$\overline{D_i} \cdot M_i$
0	0	1	1	X4 → X1	—
0	1	0	0	AND3	$D_i \cdot \overline{M_i}$
0	1	0	1	THROUGH	D_i
0	1	1	0	EOR	$\overline{D_i} \cdot M_i + D_i \cdot \overline{M_i}$
0	1	1	1	OR1	$D_i + M_i$
1	0	0	0	NOR	$\overline{D_i} \cdot \overline{M_i}$
1	0	0	1	ENOR	$D_i \cdot M_i + \overline{D_i} \cdot \overline{M_i}$
1	0	1	0	INV1	$\overline{D_i}$
1	0	1	1	OR2	$\overline{D_i} + M_i$
1	1	0	0	INV2	$\overline{M_i}$
1	1	0	1	OR3	$D_i + \overline{M_i}$
1	1	1	0	NAND	$\overline{D_i} + \overline{M_i}$
1	1	1	1	1	ONE


→ SAM Organization Changes to 1024 x 1

→ Logic Operation Mode Reset

D_i :External Data-in

M_i :The Data of the Memory Cell

• Logic Operation Set Reset Cycle (With \overline{CAS} Before \overline{RAS} Refresh)




0109-20

Notes: *1. Logic code A₀-A₃ (A₄-A₇: don't care)
*2. Write mask data.

■ LOGIC OPERATION MODE


• Early Write Cycle



0109-21

Note: *1. When \overline{WE} is "high", the all data on the I/O can be written into the cell. When \overline{WE} is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of RAS.

• Delayed Write Cycle




0109-22

Note: *1. When \overline{WE} is "H" level, all the data on I/O₁₋₄ can be written into the memory cell. When \overline{WE} is "L" level, the data on I/Os are not written except for when I/O = "H" at the falling edge of RAS.




• Page Mode Write Cycle (Delayed Write)



0109-23

Note: *1. When \overline{WE} is "high", the all data on the I/O can be written into the cell. When \overline{WE} is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of RAS.

• Page Mode Write Cycle (Early Write)



0109-24

Note: *1. When \overline{WE} is "high", the all data on the I/O can be written into the cell. When \overline{WE} is "low", the data on the I/O are not written except for when I/O is "high" at the falling edge of RAS.



■ DESCRIPTION

1. LOGIC OPERATION MODE

HM53462 has an internal logic operation unit which makes a process of graphics simple. The logic is determined in "Logic operation set/reset cycle", and the operation is executed in every write cycle succeeding to the logic operation set/reset cycle. In this mode the internal read-modify-write operation is executed and the cell data is converted into the new data given by the logic operation between D_{in} and the old cell data.

2. LOGIC OPERATION SET/RESET CYCLE

A logic operation set/reset cycle is performed by bringing \overline{CAS} and \overline{WE} low when \overline{RAS} falls (Fig. 1). The logic code and the bits to be masked are determined respectively by $AX0-3$ state and I/O_{1-4} state at the falling edge of \overline{RAS} . Furthermore, in this cycle \overline{CAS} before \overline{RAS} refresh operation is executed, too. In this case of executing the conventional \overline{CAS} before \overline{RAS} refresh operation, \overline{WE} must be high when \overline{RAS} falls.

2.1 Logic Code

The logic code is shown in Table 1. When power is turned on, at least one logic reset cycle including write mask reset is required to initialize logic code. If the logic code is $(AX3, AX2, AX1, AX0) = (0, 0, 1, 1)$, the SAM organization is changed converter (Fig. 2). In the case that the SAM organization is changed to 1024×1 , one data transfer cycle is needed to initialize the SAM selector.

One the SAM organization is changed to 1024×1 , this code is maintained unless power is turned off.

2.2 Write Mask

HM53462 has two kinds of mask registers (register 1, 2). The register 1 is set by bringing \overline{WE} low at the falling edge of \overline{RAS} during the write cycle, and the mask data is available only in this cycle. The register 2 is set by level of I/O in the logic operation set/reset cycle, and the mask data is available until the next logic operation set/reset cycle. If the register 1 is set during the current logic operation mode, the mask data of the register 1 is preferred (that of the register 2 is ignored) and the logic becomes "THROUGH" only in this cycle (Fig. 3).




Figure 1. Logic Operation Set/Reset Cycle

0109-25



• Table 1. Logic Code (FC0–FC3 are AX0–AX3 in Logic Operation Set Cycle)


FC3	FC2	FC1	FC0	LOGIC	
				Symbol	Write Data
0	0	0	0	0	Zero
0	0	0	1	AND1	$D_i \cdot M_i$
0	0	1	0	AND2	$\bar{D}_i \cdot M_i$
0	0	1	1	X4 → X1	—
0	1	0	0	AND3	$D_i \cdot \bar{M}_i$
0	1	0	1	THROUGH	D_i
0	1	1	0	EOR	$\bar{D}_i \cdot M_i + D_i \cdot \bar{M}_i$
0	1	1	1	OR1	$D_i + M_i$
1	0	0	0	NOR	$\bar{D}_i \cdot \bar{M}_i$
1	0	0	1	ENOR	$D_i \cdot M_i + \bar{D}_i \cdot \bar{M}_i$
1	0	1	0	INV1	\bar{D}_i
1	0	1	1	OR2	$\bar{D}_i + M_i$
1	1	0	0	INV2	\bar{M}_i
1	1	0	1	OR3	$D_i + \bar{M}_i$
1	1	1	0	NAND	$\bar{D}_i + \bar{M}_i$
1	1	1	1	1	ONE

→ SAM Organization Changes to 1024 x 1

→ Logic Operation Mode Reset

D_i : External Data-in


M_i : The Data of the Memory Cell



0109-26


Figure 2. The Shift Way of SAM Data

1) By 4 Mode (SAM Organization: 256 x 4)




0109-27

2) By 1 Mode (SAM Organization: 1024 x 1)



0109-28



0109-29

Figure 3. Example of Logic Operation Mode

HM534251 Series

262,144 x 4-Bit Multiport CMOS Video Random Access Memory

DESCRIPTION

The HM534251 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 256k-word x 4-bit and SAM: 512-word x 4-bit
- Access Time
 - RAM 100 ns/100 ns/120 ns/150 ns (max)
 - SAM 30 ns/35 ns/40 ns/50 ns (max)
- Cycle Time
 - RAM 190 ns/190 ns/220 ns/260 ns (min)
 - SAM 30 ns/40 ns/40 ns/60 ns (min)
- Low Power
 - Active
 - RAM 385 mW (max)
 - SAM 358 mW (max)
 - Standby 40 mW (max)
- High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION



Part No.	Access Time	Package
HM534251JP-10	100 ns	400 mil
HM534251JP-11	100 ns	28-pin
HM534251JP-12	120 ns	Plastic SOJ
HM534251JP-15	150 ns	(CP-28D)
HM534251ZP-10	100 ns	400 mil
HM534251ZP-11	100 ns	28-pin
HM534251ZP-12	120 ns	Plastic ZIP
HM534251ZP-15	150 ns	(ZP-28)

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₃	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₃	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	Non Connection



PIN OUT



■ BLOCK DIAGRAM



■ PIN FUNCTION

\overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of \overline{RAS} . The input level of those signals determine the operation cycle of the HM534251.

• Table 1. Operation Cycles of the HM534251

Input Level at the Falling Edge of \overline{RAS}				Operation Cycle
\overline{CAS}	$\overline{DT/OE}$	\overline{WE}	\overline{SE}	
H	H	H	X	RAM Read/Write
H	H	L	X	Mask Write
H	L	H	X	Read Transfer
H	L	L	H	Pseudo Transfer
H	L	L	L	Write Transfer
L	X	X	X	CBR Refresh

Note: X: Don't care.

\overline{CAS} (input pin): Column address is put into chip at the falling edge of \overline{CAS} . \overline{CAS} controls output impedance of I/O in RAM.

A_0-A_8 (input pins): Row address is determined by A_0-A_8 level at the falling edge of \overline{RAS} . Column address is determined by A_0-A_8 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

\overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM534251 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read

cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

$I/O_0-I/O_3$ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

$\overline{DT/OE}$ (input pin): $\overline{DT/OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SIO pin synchronously with the rising edge of SC. In a serial write cycle, data on an SIO pin at the rising edge of SC is put into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SIO is in the high impedance state in serial read cycle and data on SIO is not put into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

$SI/O_0-SI/O_3$ (input/output pins): SI/O 's are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle of write transfer cycle, SI/O inputs data.

■ OPERATION OF HM534251

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data is output through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after \overline{RAS} is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling edge. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} pre-charge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

• Transfer Operation

HM534251 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

They have the following functions:

(1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)

(2) Determine direction of data transfer

(a) Read transfer cycle: RAM \rightarrow SAM

(b) Write transfer cycle: RAM \leftarrow SAM

(3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output

Pseudo transfer cycle, write transfer cycle: SI/O input

(4) Determine first SAM address to access (SAM start address) after transferring at column address.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by setting $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (512 x 4-bit) determined by this cycle is transferred synchronously at the rising of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) is specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge, and t_{SDH} (min) between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge (see Figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after t_{RLZ} (min) after the \overline{RAS} falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, \overline{SC} should not be raised.




Figure 1. Real Time Read Transfer

0084-4

Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WE}}$ low, and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{\text{RAS}}$. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after $\overline{\text{RAS}}$ becomes high. SAM access is inhibited during $\overline{\text{RAS}}$ low. In this period, SC should not be raised.

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If $\overline{\text{SE}}$ is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so $\overline{\text{SE}}$ high can mask data for SAM.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{\text{DT/OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because $\overline{\text{CAS}}$ circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT/OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	1.0 to +7.0	V	1
Power Supply Voltage	V_{CC}	-0.5 to +7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to +70	°C	
Storage Temperature	T_{stg}	-55 to +125	°C	

Note: 1. Relative to V_{SS}

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-0.5	—	0.8	V	1, 2

Notes: 1. All voltage referenced to V_{SS} .
2. -3.0V for pulse width ≤ 10 ns.

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	70	—	70	—	60	—	55	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 2
	I_{CC7}	—	120	—	120	—	100	—	85	mA			
Standby Current	I_{CC2}	—	7	—	7	—	7	—	7	mA	$\overline{RAS}, \overline{CAS}$ $= V_{IH}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1
	I_{CC8}	—	65	—	55	—	55	—	40	mA			
\overline{RAS} Only Refresh Current	I_{CC3}	—	70	—	70	—	60	—	55	mA	\overline{RAS} Cycling $CAS = V_{IH}$ $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	2
	I_{CC9}	—	120	—	120	—	100	—	85	mA			
Page Mode Current	I_{CC4}	—	80	—	80	—	70	—	60	mA	\overline{CAS} Cycling $RAS = V_{IL}$ $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 3
	I_{CC10}	—	130	—	130	—	110	—	90	mA			
\overline{CAS} Before \overline{RAS} Refresh Current	I_{CC5}	—	60	—	60	—	50	—	40	mA	\overline{RAS} Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
	I_{CC11}	—	110	—	110	—	90	—	70	mA			
Data Transfer Current	I_{CC6}	—	95	—	95	—	90	—	85	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	2
	I_{CC12}	—	135	—	135	—	125	—	115	mA			
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA			
Output High Voltage	V_{OH}	2.4	—	2.4	—	2.4	—	2.4	—	V	$I_{OH} = -2$ mA		
Output Low Voltage	V_{OL}	—	0.4	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 4.2$ mA		

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.



Common Parameters (continued)

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{DT} to \overline{RAS} Setup Time	t _{DTS}	0	—	0	—	0	—	0	—	ns	
\overline{DT} to \overline{RAS} Hold Time	t _{DTH}	15	—	15	—	15	—	20	—	ns	
Data-in to \overline{OE} Delay Time	t _{DZO}	0	—	0	—	0	—	0	—	ns	
Data-in to \overline{CAS} Delay Time	t _{DZC}	0	—	0	—	0	—	0	—	ns	

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	t _{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from \overline{CAS}	t _{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from \overline{OE}	t _{OAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to \overline{CAS}	t _{OFF1}	—	25	—	25	—	30	—	40	ns	7
Output Buffer Turn-off Delay Referenced to \overline{OE}	t _{OFF2}	—	25	—	25	—	30	—	40	ns	7
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to \overline{RAS}	t _{RRH}	10	—	10	—	10	—	10	—	ns	12
\overline{RAS} to Column Address Delay Time	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	80	—	ns	
\overline{CAS} Precharge Time	t _{CP}	10	—	10	—	15	—	20	—	ns	
Access Time from \overline{CAS} Precharge	t _{ACP}	—	50	—	50	—	60	—	75	ns	
\overline{RAS} Pulse Width in Page Mode	t _{RASP}	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	0	—	ns	9
Write Command Hold Time	t _{WCH}	25	—	25	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	t _{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	t _{CWL}	30	—	30	—	35	—	40	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	15	—	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEHL}	10	—	10	—	15	—	20	—	ns	
Page Mode Cycle Time	t _{PC}	55	—	55	—	65	—	80	—	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	15	—	20	—	ns	
RAS Pulse Width in Page Mode	t _{RASP}	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Read-Modify-Write Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	255	—	255	—	295	—	350	—	ns	
RAS Pulse Width	t _{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
CAS to $\overline{\text{WE}}$ Delay	t _{CWD}	65	—	65	—	75	—	90	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay	t _{AWD}	80	—	80	—	95	—	120	—	ns	9
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	25	—	25	—	30	—	40	—	ns	
Access Time from RAS	t _{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t _{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	t _{OAAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	45	—	55	—	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6



Read-Modify-Write Cycle (continued)

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	—	25	—	25	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Write Command to RAS Lead Time	t _{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	t _{CWL}	30	—	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	25	—	30	—	ns	10
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	15	—	15	—	15	—	20	—	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	—	10	—	15	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Transfer Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
SE to RAS Setup Time	t _{ES}	0	—	0	—	0	—	0	—	ns	
SE to RAS Hold Time	t _{EH}	15	—	15	—	15	—	20	—	ns	
RAS to SC Delay Time	t _{SRD}	25	—	30	—	30	—	35	—	ns	
SC to RAS Setup Time	t _{SRS}	30	—	40	—	40	—	45	—	ns	



Transfer Cycle (continued)

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
DT Hold Time from RAS	t _{RDH}	80	—	90	—	90	—	110	—	ns	
DT Hold Time from CAS	t _{CDH}	20	—	30	—	30	—	45	—	ns	
Last SC to DT Delay Time	t _{SDD}	5	—	5	—	5	—	10	—	ns	
First SC to DT Hold Time	t _{SDH}	20	—	25	—	25	—	30	—	ns	
DT to RAS Lead Time	t _{DTL}	50	—	50	—	50	—	50	—	ns	
DT Hold Time Referenced to RAS High	t _{DTHH}	20	—	25	—	25	—	30	—	ns	
DT Precharge Time	t _{DTP}	30	—	35	—	35	—	40	—	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	—	60	—	60	—	75	—	ns	
Serial Data Input to RAS Delay Time	t _{SZR}	—	10	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from RAS	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
RAS to S _{out} (Low-Z) Delay Time	t _{RLZ}	5	—	10	—	10	—	10	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Serial Clock Cycle Time	t _{SCC2}	40	—	40	—	40	—	60	—	ns	13
Access Time from SC	t _{SCA}	—	30	—	35	—	40	—	50	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	35	—	40	—	50	ns	4
Access Time from SE	t _{SEA}	—	25	—	30	—	30	—	40	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from \overline{SE}	t _{SEZ}	—	25	—	25	—	25	—	30	ns	7

Serial Write Cycle


Parameter	Symbol	HM534251-10		HM534251-11		HM534251-12		HM534251-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t _{SWS}	0	—	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t _{SWH}	30	—	35	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	—	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	30	—	35	—	35	—	50	—	ns	

- Notes:
1. AC measurements assume t_T = 5 ns.
 2. Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 5. When t_{RCD} ≥ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max), access time is specified by t_{CAC}.
 6. When t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≥ t_{RAD} (max), access time is specified by t_{AA}.
 7. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition (V_{OH} - 200 mV, V_{OL} + 200 mV).
 8. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
 9. When t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When t_{AWD} ≥ t_{AWD} (min) and t_{CWD} ≥ t_{CWD} (min), the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
 10. These parameters are referenced to \overline{CAS} falling edge in early write cycles or to \overline{WE} falling edge in delayed write or a read-modify-write cycles.
 11. After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 13. t_{CC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




■ TIMING WAVEFORMS

• Read Cycle



0084-7

• Early Write Cycle




0084-8

Note: *1. When $\overline{\text{WE}}$ is high level, all the data on I/Os can be written into the memory cell. When $\overline{\text{WE}}$ is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of $\overline{\text{RAS}}$.




• Delayed Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .


• Read-Modify-Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .




• Page Mode Write Cycle (Delayed Write)




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .


• RAS Only Refresh Cycle




• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



• Hidden Refresh Cycle




• Read Transfer Cycle (1), 2



- Notes: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
 2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)




• Read Transfer Cycle (2)




- Notes:
1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).
 2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)



• Pseudo Transfer Cycle




• Write Transfer Cycle




0084-20



• Serial Read Cycle



• Serial Write Cycle



- Notes:
1. When $\overline{\text{SE}}$ is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.
 2. Address 0 is accessed next to address 511.

HM534251A Series

262,144-Word x 4-Bit Multiport CMOS Video RAM

DESCRIPTION

The HM534251A is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

FEATURES


- Multiport Organization
Asynchronous and Simultaneous Operation of RAM and SAM Capability
RAM256k-word x 4-bit
SAM512-word x 4-bit
- Access Time
RAM80 ns/100 ns (max)
SAM25 ns/25 ns (max)
- Cycle Time
RAM150 ns/190 ns (min)
SAM30 ns/30 ns (min)
- Low Power
Active RAM360 mW (max)
SAM280 mW (max)
Standby38.5 mW (max)
- High-speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle Between RAM and SAM Capability
- Real Time Read Transfer Cycle Capability
- 3 Variations of Refresh(8 ms/512 cycles)
RAS Only Refresh
CAS Before RAS Refresh
Hidden Refresh
- TTL Compatible

ORDERING INFORMATION



Part No.	Access Time	Package
HM534251AJ-8 HM534251AJ-10	80 ns 100 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM534251AZ-8 HM534251AZ-10	80 ns 100 ns	400 mil 28-pin Plastic ZIP (ZP-28)

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₃	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₃	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT



■ BLOCK DIAGRAM



0089-3



■ PIN FUNCTIONS

\overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of these signals determine the operation cycle of the HM534251A.

• Table 1. Operation Cycles of HM534251A

Input Level at the Falling Edge of \overline{RAS}				Operation Mode
CAS	$\overline{DT}/\overline{OE}$	\overline{WE}	\overline{SE}	
L	X	X	X	CBR Refresh
H	L	L	L	Write Transfer
H	L	L	H	Pseudo Transfer
H	L	H	X	Read Transfer
H	H	L	X	Read/Mask Write
H	H	H	X	Read/Write

CAS (input pin): Column address is fetched into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A₀–A₈ (input pins): Row address is determined by A₀–A₈ level at the falling edge of \overline{RAS} . Column address is determined by A₀–A₈ level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

\overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM534251A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀–I/O₃ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

$\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀–SI/O₃ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

■ OPERATION OF HM534251A

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high and \overline{CAS} high at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the CAS falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while CAS is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high and \overline{CAS} high at the falling edge of \overline{RAS})

- Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

- Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high and \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and the access time from \overline{CAS} pre-charge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASp} max (100 μ s).



• Transfer Operation

The HM534251A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT/OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
 Read transfer cycle: RAM to SAM
 Write transfer cycle: SAM to RAM

- (2) Determine SI/O state
 Read transfer cycle: SI/O output
 Pseudo transfer cycle and write transfer cycle: SI/O input

- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle after power on, and determined for each transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low and \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT/OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (512 x 4-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT/OE}$. After the rising edge of $\overline{DT/OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT/OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT/OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT/OE}$ rising edge must be satisfied. (See figure 1.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} low and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{WE} low and \overline{SE} high at the falling edge of \overline{RAS} . Data should be input to SI/O later than t_{SID} (min) after \overline{RAS} becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC must not be risen.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} low and \overline{SE} low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen.




Figure 1. Real Time Read Transfer

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.

• SAM Port Operation
Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When SE is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so SE high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

• Refresh
RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all

512 row addresses within 8 ms. There are three refresh cycles: (1) RAS only refresh cycle, (2) CAS before RAS (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate RAS such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) RAS Only Refresh Cycle: RAS only refresh cycle is executed by activating only RAS cycle with CAS fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, DT/OE must be high at the falling edge of RAS.
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating CAS before RAS. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because CAS circuits don't operate.
- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Note
Terminal Voltage	V _T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V _{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P _T	1.0	W	
Operating Temperature	T _{opr}	0 to + 70	°C	
Storage Temperature	T _{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS}.

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T_A = 0 to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V _{IH}	2.4	—	6.5	V	1
Input Low Voltage	V _{IL}	- 0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS}.
2. - 3.0V for pulse width ≤ 10 ns.

• DC Electrical Characteristics (T_A = 0 to + 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V)

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Test Conditions	
		Min	Max	Min	Max		RAM Port	SAM Port
Operating Current	I _{CC1}	—	65	—	50	mA	RAS, CAS Cycling t _{RC} = Min	SC = V _{IL} , SE = V _{IH}
	I _{CC7}	—	115	—	100			SE = V _{IL} , SC Cycling t _{SCC} = Min
Standby Current	I _{CC2}	—	7	—	7	mA	RAS, CAS = V _{IH}	SC = V _{IL} , SE = V _{IH}
	I _{CC8}	—	50	—	50			SE = V _{IL} , SC Cycling t _{SCC} = Min



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$) (continued)

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Test Conditions	
		Min	Max	Min	Max		RAM Port	SAM Port
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	65	—	50	mA	$\overline{\text{RAS}}$ Cycling $\text{CAS} = V_{IH}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I_{CC9}	—	115	—	100	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$
Page Mode Current	I_{CC4}	—	70	—	65	mA	$\overline{\text{CAS}}$ Cycling $\text{RAS} = V_{IL}$ $t_{PC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I_{CC10}	—	120	—	115	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC5}	—	55	—	40	mA	$\overline{\text{RAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I_{CC11}	—	105	—	90	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$
Data Transfer Current	I_{CC6}	—	75	—	60	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$
	I_{CC12}	—	125	—	110	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$
Input Leakage Current	I_{LI}	-10	10	-10	10	μA		
Output Leakage Current	I_{LO}	-10	10	-10	10	μA		
Output High Voltage	V_{OH}	2.4	—	2.4	—	V	$I_{OH} = -2\text{mA}$	
Output Low Voltage	V_{OL}	—	0.4	—	0.4	V	$I_{OL} = 4.2\text{mA}$	

Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.


• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , address = V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clock	C_{I2}	—	—	5	pF
I/O, SI/O, QSF	$C_{I/O}$	—	—	7	pF

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 16}

Test Conditions

Input Rise and Fall Time: 5 ns
 Output Load: See Figures
 Input Timing Reference Levels: 0.8V, 2.4V
 Output Timing Reference Levels: 0.4V, 2.4V



Note: *1. Including scope & jig.



Common Parameter

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	190	—	ns	
\overline{RAS} Precharge Time	t_{RP}	60	—	80	—	ns	
\overline{RAS} Pulse Width	t_{RAS}	80	10000	100	10000	ns	
\overline{CAS} Pulse Width	t_{CAS}	20	—	25	—	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	ns	
\overline{RAS} to \overline{CAS} Delay Time	t_{RCD}	20	60	25	75	ns	2
\overline{RAS} Hold Time Referenced to \overline{CAS}	t_{RSH}	20	—	25	—	ns	
\overline{CAS} Hold Time Referenced to \overline{RAS}	t_{CSH}	80	—	100	—	ns	
\overline{CAS} to \overline{RAS} Precharge Time	t_{CRP}	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	ns	3
Refresh Period	t_{REF}	—	8	—	8	ms	
\overline{DT} to \overline{RAS} Setup Time	t_{DTS}	0	—	0	—	ns	
\overline{DT} to \overline{RAS} Hold Time	t_{DTH}	10	—	15	—	ns	
Data-in to \overline{CAS} Delay Time	t_{DZC}	0	—	0	—	ns	4
Data-in to \overline{OE} Delay Time	t_{DZO}	0	—	0	—	ns	4
Output Buffer Turn-off Delay Referenced to \overline{CAS}	t_{OFF1}	—	20	—	25	ns	5
Output Buffer Turn-off Delay Referenced to \overline{OE}	t_{OFF2}	—	20	—	25	ns	5

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
Access Time from \overline{RAS}	t_{RAC}	—	80	—	100	ns	6, 7
Access Time from \overline{CAS}	t_{CAC}	—	20	—	25	ns	7, 8
Access Time from \overline{OE}	t_{OAC}	—	20	—	25	ns	7
Address Access Time	t_{AA}	—	40	—	45	ns	7, 9
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	ns	10
Read Command Hold Time Referenced to \overline{RAS}	t_{RRH}	10	—	10	—	ns	10
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	2
Column Address to \overline{RAS} Lead Time	t_{RAL}	40	—	45	—	ns	
Column Address to \overline{CAS} Lead Time	t_{CAL}	40	—	45	—	ns	
Page Mode Cycle Time	t_{PC}	50	—	55	—	ns	
\overline{CAS} Precharge Time	t_{CP}	10	—	10	—	ns	
Access Time from \overline{CAS} Precharge	t_{ACP}	—	45	—	50	ns	
Page Mode \overline{RAS} Pulse Width	t_{RASP}	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	11
Write Command Hold Time	t _{WCH}	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t _{WS}	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t _{WH}	10	—	15	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t _{MS}	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t _{MH}	10	—	15	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEH}	20	—	25	—	ns	
Page Mode Cycle Time	t _{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	ns	
$\overline{\text{CAS}}$ to Data-in Delay Time	t _{CDD}	20	—	25	—	ns	13
Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASP}	80	100000	100	100000	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	200	—	250	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	130	10000	160	10000	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	55	—	ns	14
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	65	—	75	—	ns	14
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	20	—	25	—	ns	12
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	25	ns	7
Address Access Time	t _{AA}	—	40	—	45	ns	7, 9
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEH}	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	15	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	ns	



HM534251A Series
Read Transfer Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
\overline{DT} Hold Time Referenced to \overline{RAS}	t _{RDH}	70	10000	90	10000	ns	
\overline{DT} Hold Time Referenced to \overline{CAS}	t _{CDH}	20	—	25	—	ns	
\overline{DT} Hold Time Referenced to Column Address	t _{ADH}	30	—	35	—	ns	
\overline{DT} Precharge Time	t _{DTP}	40	—	45	—	ns	
\overline{DT} to \overline{RAS} Delay Time	t _{DRD}	70	—	90	—	ns	
SC to \overline{RAS} Setup Time	t _{SRS}	30	—	30	—	ns	
1 st SC to \overline{RAS} Hold Time	t _{SRH}	85	—	105	—	ns	
1 st SC to \overline{CAS} Hold Time	t _{SCH}	30	—	35	—	ns	
1 st SC to Column Address Hold Time	t _{SAH}	50	—	55	—	ns	
Last SC to \overline{DT} Delay Time	t _{SDD}	5	—	5	—	ns	
1 st SC to \overline{DT} Hold Time	t _{SDH}	15	—	15	—	ns	
Serial Data-in to 1 st SC Delay Time	t _{SZS}	0	—	0	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Time	t _{SCP}	10	—	10	—	ns	
SC Access Time	t _{SCA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	ns	
\overline{RAS} to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Column Address to \overline{RAS} Lead Time	t _{RAL}	40	—	45	—	ns	
\overline{DT} High Hold Time to \overline{RAS} Precharge Time	t _{DTHH}	25	—	30	—	ns	

Pseudo Transfer Cycle, Write Transfer Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
\overline{SE} Setup Time Referenced to \overline{RAS}	t _{ES}	0	0	0	0	ns	
\overline{SE} Hold Time Referenced to \overline{RAS}	t _{EH}	10	—	15	—	ns	
SC Setup Time Referenced to \overline{RAS}	t _{SRS}	30	—	30	—	ns	
\overline{RAS} to SC Delay Time	t _{SRD}	25	—	25	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{RAS}	t _{SRZ}	10	45	10	50	ns	
\overline{RAS} to Serial Data-in Delay Time	t _{SID}	45	—	50	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Time	t _{SCP}	10	—	10	—	ns	
SC Access Time	t _{SCA}	—	25	—	25	ns	15
\overline{SE} Access Time	t _{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Write Enable Setup Time	t _{SWS}	5	—	5	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	ns	




Serial Read Cycle, Serial Write Cycle

Parameter	Symbol	HM534251A-8		HM534251A-10		Unit	Note
		Min	Max	Min	Max		
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	ns	
Access Time from SC	t_{SCA}	—	25	—	25	ns	15
Access Time from \overline{SE}	t_{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{SE}	t_{SEZ}	—	20	—	25	ns	5
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	ns	
Serial Write Enable Setup Time	t_{SWS}	5	—	5	—	ns	
Serial Write Enable Hold Time	t_{SWH}	15	—	20	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	5	—	5	—	ns	
Serial Write Disable Hold Time	t_{SWIH}	15	—	20	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. When $t_{RCD} > t_{RCD}(\max)$ and $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 3. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 5. $t_{OFF1}(\max)$, $t_{OFF2}(\max)$ and $t_{SEZ}(\max)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 6. Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 8. When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 9. When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 11. When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 12. These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 13. Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 14. When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 16. After power-up, pause for 100 μ s or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.


■ TIMING WAVEFORMS

• Read Cycle



0083-7

• Early Write Cycle




0083-8

Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.




• Delayed Write Cycle



Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.


• Read-Modify-Write Cycle




Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.



• Page Mode Read Cycle




• Page Mode Write Cycle (Early Write)



Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.




• CAS Before RAS Refresh Cycle



0089-15


• Hidden Refresh Cycle




0089-16




• Pseudo Transfer Cycle




• Write Transfer Cycle



• Serial Read Cycle



• Serial Write Cycle



HM534252 Series

262,144-Word x 4-Bit Multiport CMOS Video RAM

DESCRIPTION

The HM534252 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory).

Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.


It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

FEATURES



- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM 256k-word x 4-bit
 - SAM 512-word x 4-bit
- Access Time
 - RAM 100 ns/100 ns/120 ns/150 ns (max)
 - SAM 30 ns/40 ns/40 ns/50 ns (max)
- Cycle Time
 - RAM 190 ns/190 ns/220 ns/260 ns (max)
 - SAM 30 ns/40 ns/40 ns/60 ns (max)
- Low Power
 - Active
 - RAM 385 mW (max)
 - SAM 358 mW (max)
 - Standby 40 mW (max)
- High-speed Page Mode Capability
- Logic Operation Mode Capability
- 2 Types of Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₃	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₃	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT




ORDERING INFORMATION

Part No.	Access Time	Package
HM534252JP-10	100 ns	400 mil
HM534252JP-11	100 ns	28-pin
HM534252JP-12	120 ns	Plastic SOJ
HM534252JP-15	150 ns	(CP-28D)
HM534252ZP-10	100 ns	400 mil
HM534252ZP-11	100 ns	28-pin
HM534252ZP-12	120 ns	Plastic ZIP
HM534252ZP-15	150 ns	(ZP-28)



■ BLOCK DIAGRAM



■ PIN FUNCTION

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of RAS. The input level of those signals determine the operation of the HM534252.

• Table 1. Operation Cycles of the HM534252

Input Level at the Falling Edge of RAS				Operation Cycle
CAS	DT/OE	WE	SE	
H	H	H	X	RAM Read/Write
H	H	L	X	Mask Write
H	L	H	X	Read Transfer
H	L	L	H	Pseudo Transfer
H	L	L	L	Write Transfer
L	X	H	X	CBR Refresh
L	X	L	X	Logic Operation Set/Reset

Note: X; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A₀-A₈ (input pins): Row address is determined by A₀-A₈ level at the falling edge of RAS. Column address is determined by A₀-A₈ level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM534252 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read

cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₃ (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in a serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀-SI/O₃ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

■ OPERATION OF HM534252

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after \overline{RAS} is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling edge. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RAS} max (10 μ s).

Transfer Operation

The HM534252 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle: RAM \rightarrow SAM
 - (b) Write transfer cycle: RAM \leftarrow SAM
- (3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle: SI/O output
Pseudo transfer cycle,
write transfer cycle: SI/O input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither \overline{CAS} nor address need to be set because SAM start address can be latched internally.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high at the falling edge of \overline{RAS})


This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (512 x 4-bit) determined by this cycle is transferred synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing t_{SDP} (min) is specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge, and t_{SDH} (min) between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge (see figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data outputs after t_{RLZ} (min) after the \overline{RAS} falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.



0112-4

Figure 1. Real Time Read Transfer

Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WE}}$ low, and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{\text{RAS}}$. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{sDD} (min) after $\overline{\text{RAS}}$ becomes high. SAM access is inhibited during $\overline{\text{RAS}}$ low. In this period, SC should not be raised.

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If $\overline{\text{SE}}$ is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so $\overline{\text{SE}}$ high can mask data for SAM.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because $\overline{\text{CAS}}$ internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{\text{DT/OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address does not need to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in $\overline{\text{RAS}}$ only refresh cycles because $\overline{\text{CAS}}$ circuits don't operate. To distinguish this cycle from logic operation set/reset cycle, $\overline{\text{WE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating RAS when DT/OE and CAS keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

Logic Operation Mode

The HM534252 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read modify write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (\overline{CAS} and \overline{WE} Low at the falling edge of \overline{RAS})

In logic operation set/reset cycle, the following operations are performed at the same time; (1) Selection of logic operations and logic operation mode set/reset, (2) Mask data programming, (3) \overline{CAS} before \overline{RAS} refresh.

Figure 2 shows the timing for logic operation set/reset cycle. This cycle starts when \overline{CAS} and \overline{WE} are low at the falling edge of \overline{RAS} . In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of \overline{RAS} respectively. When write cycle is performed after this cycle, the logic operation write cycle

starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one \overline{RAS} cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

- (1) Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0-A3 levels at the falling edge of \overline{RAS} . (A4-A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0, 1, 0, 1) resets the logic operation mode. When write cycle is performed after than, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of \overline{RAS} in logic operation set/reset cycle when mask data is not used.

- (2) Mask data programming

High/low level of I/O at the falling edge of \overline{RAS} functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

0112-5



• Table 2. Logic Code

Logic Code				Symbol	Write Data	Note
A3	A2	A1	A0			
0	0	0	0	Zero	0	Logic Operation Mode Set
0	0	0	1	AND1	$D_i \bullet M_i$	
0	0	1	0	AND2	$\overline{D_i} \bullet M_i$	
0	0	1	1	—	M_i	
0	1	0	0	AND3	$D_i \bullet \overline{M_i}$	
0	1	0	1	THROUGH	D_i	Logic Operation Mode Reset
0	1	1	0	EOR	$\overline{D_i} \bullet M_i + D_i \bullet \overline{M_i}$	Logic Operation Mode Set
0	1	1	1	OR1	$D_i \bullet M_i$	
1	0	0	0	NOR	$\overline{D_i} \bullet \overline{M_i}$	
1	0	0	1	ENOR	$D_i \bullet M_i + \overline{D_i} \bullet \overline{M_i}$	
1	0	1	0	INV1	$\overline{D_i}$	
1	0	1	1	OR2	$\overline{D_i} + M_i$	
1	1	0	0	INV2	$\overline{M_i}$	
1	1	0	1	OR3	$D_i + \overline{M_i}$	
1	1	1	0	NAND	$\overline{D_i} + \overline{M_i}$	
1	1	1	1	One	1	

Notes: D_i ; External data-in
 M_i ; The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function



Also, temporary mask data is programmed by falling WE at the falling edge of RAS in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed internally.

- (1) Reading memory data in given address into internal bus.
- (2) Performing operation between input data and memory data.
- (3) Writing the result of (2) into address given by (1).




Figure 4. Sequence of Raster Operation

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be executed in one

write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to + 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
 2. - 3.0V for pulse width \leq 10 ns.



• DC Characteristics ($T_A = 0$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	70	—	70	—	60	—	55	mA	$\overline{\text{RAS}}$, CAS Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	1, 2
	I_{CC7}	—	120	—	120	—	100	—	85	mA			
Standby Current	I_{CC2}	—	7	—	7	—	7	—	7	mA	$\overline{\text{RAS}}$, CAS = V_{IH}	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	1
	I_{CC8}	—	65	—	55	—	55	—	40	mA			
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	70	—	70	—	60	—	55	mA	$\overline{\text{RAS}}$ Cycling CAS = V_{IH} $t_{RC} = \text{Min}$	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	2
	I_{CC9}	—	120	—	120	—	100	—	85	mA			
Page Mode Current	I_{CC4}	—	80	—	80	—	70	—	60	mA	CAS Cycling RAS = V_{IL} $t_{RC} = \text{Min}$	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	1, 3
	I_{CC10}	—	130	—	130	—	110	—	90	mA			
CAS Before $\overline{\text{RAS}}$ Refresh Current	I_{CC5}	—	60	—	60	—	50	—	40	mA	$\overline{\text{RAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	
	I_{CC11}	—	110	—	110	—	90	—	70	mA			
Data Transfer Current	I_{CC6}	—	95	—	95	—	90	—	85	mA	$\overline{\text{RAS}}$, CAS Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}$, $\overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}$, SC Cycling $t_{SCC} = \text{Min}$	2
	I_{CC12}	—	135	—	135	—	125	—	115	mA			
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA			
Output High Voltage	V_{OH}	2.4	—	2.4	—	2.4	—	2.4	—	V	$I_{OH} = -2\text{mA}$		
Output Low Voltage	V_{OL}	—	0.4	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 4.2\text{mA}$		

- Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while CAS = V_{IH} .

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clock	C_{I2}	—	—	5	pF
I/O, SI/O	$C_{I/O}$	—	—	7	pF

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t_{AA}	—	45	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t_{OFF1}	—	25	—	25	—	30	—	40	ns	7
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t_{OFF2}	—	25	—	25	—	30	—	40	ns	7
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	ns	12
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t_{PC}	55	—	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	15	—	20	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	50	—	50	—	60	—	75	ns	

Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	ns	9
Write Command Hold Time	t_{WCH}	25	—	25	—	25	—	30	—	ns	
Write Command Pulse Width	t_{WP}	15	—	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	30	—	30	—	35	—	40	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t_{DH}	25	—	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	10	—	10	—	15	—	20	—	ns	
Page Mode Cycle Time	t_{PC}	55	—	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	15	—	20	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read Modify Write Cycle Time	t _{RWC}	255	—	255	—	295	—	350	—	ns	
RAS Pulse Width	t _{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t _{CWD}	65	—	65	—	75	—	90	—	ns	9
Column Address to WE Delay	t _{AWD}	80	—	80	—	95	—	120	—	ns	9
OE to Data-in Delay Time	t _{ODD}	25	—	25	—	30	—	40	—	ns	
Access Time from RAS	t _{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t _{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from OE	t _{OAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	45	—	55	—	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	—	25	—	25	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Write Command to RAS Lead Time	t _{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	t _{CWL}	30	—	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	25	—	30	—	ns	10
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	15	—	15	—	15	—	20	—	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	—	10	—	15	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Transfer Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{WE} to \overline{RAS} Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
\overline{SE} to \overline{RAS} Setup Time	t _{ES}	0	—	0	—	0	—	0	—	ns	
\overline{SE} to \overline{RAS} Hold Time	t _{EH}	15	—	15	—	15	—	20	—	ns	
RAS to SC Delay Time	t _{SRD}	25	—	30	—	30	—	35	—	ns	
SC to \overline{RAS} Setup Time	t _{SRS}	30	—	40	—	40	—	45	—	ns	
DT Hold Time from \overline{RAS}	t _{RDH}	80	—	90	—	90	—	110	—	ns	
DT Hold Time from \overline{CAS}	t _{CDH}	20	—	30	—	30	—	45	—	ns	
Last SC to DT Delay Time	t _{SDD}	5	—	5	—	5	—	10	—	ns	
First SC to DT Hold Time	t _{SDH}	20	—	25	—	25	—	30	—	ns	
DT to \overline{RAS} Lead Time	t _{DTL}	50	—	50	—	50	—	50	—	ns	
DT Hold Time Referenced to \overline{RAS} High	t _{DTHH}	20	—	25	—	25	—	30	—	ns	
DT Precharge Time	t _{DTP}	30	—	35	—	35	—	40	—	ns	
Serial Data Input Delay Time from \overline{RAS}	t _{SID}	50	—	60	—	60	—	75	—	ns	
Serial Data Input to \overline{RAS} Delay Time	t _{SZR}	—	10	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from \overline{RAS}	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
\overline{RAS} to S _{out} (Low-Z) Delay Time	t _{RLZ}	5	—	10	—	10	—	10	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Serial Clock Cycle Time	t _{SCC2}	40	—	40	—	40	—	60	—	ns	13
Access Time from SC	t _{SCA}	—	30	—	40	—	40	—	50	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	40	—	40	—	50	ns	4
Access Time from \overline{SE}	t _{SEA}	—	25	—	30	—	30	—	40	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from \overline{SE}	t _{SEZ}	—	25	—	25	—	25	—	30	ns	7



Serial Write Cycle

Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t _{SWS}	0	—	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t _{SWH}	30	—	35	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	—	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	30	—	35	—	35	—	50	—	ns	

Logic Operation Mode


Parameter	Symbol	HM534252-10		HM534252-11		HM534252-12		HM534252-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Hold Time (Logic Operation Set/Reset Cycle)	t _{FCHR}	90	—	90	—	100	—	120	—	ns	
RAS Pulse Width in Write Cycle	t _{RFS}	140	10000	140	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t _{CFS}	60	10000	60	10000	70	10000	80	10000	ns	
CAS Hold Time in Write Cycle	t _{FCSH}	140	—	140	—	165	—	200	—	ns	
RAS Hold Time in Write Cycle	t _{FRSH}	60	—	60	—	70	—	80	—	ns	
Write Cycle Time	t _{FRC}	230	—	230	—	265	—	310	—	ns	
Page Mode Cycle Time (Write Cycle)	t _{FPC}	85	—	85	—	100	—	120	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assume that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds that value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 - When $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$, access time is specified by t_{CAC} .
 - When $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$, access time is specified by t_{AA} .
 - $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 - $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
 - When $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
 - These parameters are referenced to \overline{CAS} falling edge in early write cycles or to \overline{WE} falling edge in delayed write or read-modify-write cycles.
 - After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - t_{SCC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .

• CAS Before RAS Refresh Cycle



0112-18


• Hidden Refresh Cycle



0112-19




• Read Transfer Cycle (1)*1,*2



0112-20

- Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
 *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance).
 *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

• Read Transfer Cycle (2)*1,*2




0112-21

- Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).
 *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance).
 *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.




• Pseudo Transfer Cycle



0112-22

Note: *1. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

• Write Transfer Cycle




0112-23


Note: *1. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.



• Serial Read Cycle




• Serial Write Cycle



- Notes: *1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.
 *2. Address 0 is accessed next to address 511.

• Logic Operation Set/Reset Cycle




Notes: *1. Logic code A0-A3.
 *2. Write mask data.




■ LOGIC OPERATION MODE TIMING WAVEFORMS

• Early Write Cycle



Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


• Delayed Write Cycle



Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• Page Mode Write Cycle (Delayed Write)



0112-28

Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .

• Page Mode Write Cycle (Early Write)



0112-30

Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .



HM534253 Series

262,144-Word x 4-Bit Multiport CMOS Video RAM

DESCRIPTION


The HM534253 is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM534253.

FEATURES

- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM 256k-word x 4-Bit
 - SAM 512-word x 4-Bit
- Access Time RAM 100 ns/120 ns/150 ns (max)
 - SAM 30 ns/40 ns/50 ns (max)
- Cycle Time RAM 190 ns/220 ns/260 ns (min)
 - SAM 30 ns/40 ns/60 ns (min)
- Low Power
 - Active RAM 385 mW (max)
 - SAM 275 mW (max)
 - Standby 40 mW (max)
- High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle Between RAM and SAM Capability
- Special Read Transfer Cycle Capability
- Flash Write Cycle Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HM534253JP-10	100 ns	400 mil 28-pin
HM534253JP-12	120 ns	Plastic SOJ
HM534253JP-15	150 ns	(CP-28D)
HM534253ZP-10	100 ns	400 mil 28-pin
HM534253ZP-12	120 ns	Plastic ZIP
HM534253ZP-15	150 ns	(ZP-28)



PIN OUT

HM534253JP Series		
SC	1	28P V _{SS}
SI/O0	2	27P SI/O3
SI/O1	3	26P SI/O2
DT/OE	4	25P SE
I/O0	5	24P I/O3
I/O1	6	23P I/O2
WE	7	22P DSF
NC	8	21P CAS
RAS	9	20P QSF
A8	10	19P A0
A6	11	18P A1
A5	12	17P A2
A4	13	16P A3
V _{CC}	14	15P A7

0119-29

(Top View)

HM534253ZP Series		
I/O2	2	1 DSF
SE	4	3 I/O3
SI/O3	6	5 SI/O2
SC	8	7 V _{SS}
SI/O1	10	9 SI/O0
I/O0	12	11 DT/OE
WE	14	13 I/O1
RAS	16	15 NC
A6	18	17 A8
A4	20	19 A5
A7	22	21 V _{CC}
A2	24	23 A3
A0	26	25 A1
CAS	28	27 QSF

0119-30


(Bottom View)

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₃	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₃	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Data Register Empty Flag
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



■ BLOCK DIAGRAM



■ PIN FUNCTION

RAS (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of those signals determine the operation cycle of the HM534253.

• Table 1. Operation Cycles of the HM534253

Input Level at the Falling Edge of \overline{RAS}					Operation Cycle
CAS	$\overline{DT/OE}$	\overline{WE}	\overline{SE}	DSF	
H	H	H	X	L	RAM Read/Write
H	H	H	X	H	Color Register Set
H	H	L	X	L	Mask Write
H	H	L	X	H	Flash Write
H	L	H	X	L	Special Read Initialization
H	L	H	X	H	Special Read Transfer
H	L	L	H	X	Pseudo Transfer
H	L	L	L	X	Write Transfer
L	X	X	X	X	CBR Refresh

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of \overline{CAS} . \overline{CAS} controls output impedance of I/O in RAM.

A₀-A₈ (input pins): Row address is determined by A₀-A₈ level at the falling edge of \overline{RAS} . Column address is determined by A₀-A₈ level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM534253 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read

cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₃ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

$\overline{DT/OE}$ (input pin): $\overline{DT/OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an S/I/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an S/I/O pin at the rising edge of SC is put into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, S/I/O is in the high impedance state in serial read cycle and data on S/I/O is not put into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

S/I/O₀-S/I/O₃ (input/output pins): S/I/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, S/I/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, S/I/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.



QSF (output pin): The HM534253 has a double buffer organization which includes two SAM data registers to relax the restriction of timings of $\overline{DT}/\overline{OE}$ and SC in real time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

■ OPERATION OF HM534253

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, DSF low at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data is output through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read Modify Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, DSF low at the falling edge of \overline{RAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, DSF low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} pre-charge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RAS} max (10 μ s).


• Flash Write Function (See figure 1)

• Color Register Set Cycle ($\overline{CAS} \cdot \overline{DT}/\overline{OE} \cdot \overline{WE}$ high, DSF high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

• Flash Write Cycle ($\overline{CAS} \cdot \overline{DT}/\overline{OE}$ high, \overline{WE} low, DSF high at the falling edge of \overline{RAS})

In a flash write cycle, a row of data (512 x 4 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When $\overline{CAS} \cdot \overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.



0119-2

Figure 1. Use of Flash Write



• **Transfer Operation**

The HM534253 provides the special read initialization cycle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have the following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Special read initialization cycle,
Special read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O) Special read initialization cycle: SI/O output
Pseudo transfer cycle, write transfer cycle: SI/O input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither \overline{CAS} nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high, DSF low at the falling edge of \overline{RAS})

If \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} high, and DSF low at the falling edge of \overline{RAS} , this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM input/output pin (SI/O), set in input state by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after t_{SRD} (min) after \overline{RAS} is high. In this cycle, SI/O outputs uncertain data after the \overline{RAS} falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the \overline{RAS} falling edge.

SAM access is inhibited while \overline{RAS} is low in this cycle. SC should not be raised during \overline{RAS} low.

Special Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high, DSF high at the falling edge of \overline{RAS})

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock $\overline{DT}/\overline{OE}$ and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.

Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data register has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing a special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is need next, to the memory, and inserts a special read transfer cycle. Data register becomes full after a special read transfer cycle, so QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.

Special read transfer cycle is set by making \overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high, and DSF high at the falling edge of \overline{RAS} (same as for special read initialization cycle except DSF). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this \overline{RAS} cycle. This transfer cycle can be executed asynchronously with SAM cycle. However, it is necessary to execute SAM access after \overline{RAS} becomes high after SAM start address is specified by \overline{RAS} cycle. (See figure 4.)

QSF should be high at the falling edge of \overline{RAS} to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write transfer cycle and SI/O is in input state, special read transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high, like in the special read initialization cycle. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC should not be raised.




Figure 2. Block Diagram for Special Read Transfer




Figure 3. Special Read Transfer Operation Sequence




Figure 4. The Restriction of Special Read Transfer



■ SAM PORT OPERATION

• Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed after the last address is accessed.

• Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If SE is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so SE high can be used to mask data for SAM.

■ REFRESH

• RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all

512 row addresses every 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power dissipation is less than that of normal read/write cycles because $\overline{\text{CAS}}$ internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{\text{DT}}/\overline{\text{OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in $\overline{\text{RAS}}$ only refresh cycles because $\overline{\text{CAS}}$ circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT}}/\overline{\text{OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

• SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	-1.0 to +7.0	V	1
Power Supply Voltage	V_{CC}	-0.5 to +7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to +70	°C	
Storage Temperature	T_{stg}	-55 to +125	°C	

Note: 1. Relative to V_{SS}

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
2. -3.0V for pulse width \leq 10 ns.



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)


Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I _{CC1}	—	70	—	60	—	50	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = \text{Min}$	$\text{SC} = V_{\text{IL}}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC7}	—	120	—	100	—	80	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
Standby Current	I _{CC2}	—	7	—	7	—	7	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ $= V_{\text{IH}}$	$\text{SC} = V_{\text{IL}}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC8}	—	50	—	40	—	30	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
$\overline{\text{RAS}}$ Only Refresh Current	I _{CC3}	—	60	—	50	—	40	mA	$\overline{\text{RAS}}$ Cycling $\text{CAS} = V_{\text{IH}}$ $t_{\text{RC}} = \text{Min}$	$\text{SC} = V_{\text{IL}}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC9}	—	110	—	90	—	70	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
Page Mode Current	I _{CC4}	—	65	—	55	—	45	mA	$\overline{\text{CAS}}$ Cycling $\overline{\text{RAS}} = V_{\text{IL}}$ $t_{\text{RC}} = \text{Min}$	$\text{SC}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC10}	—	115	—	95	—	75	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I _{CC5}	—	60	—	50	—	40	mA	$\overline{\text{RAS}}$ Cycling $t_{\text{RC}} = \text{Min}$	$\text{SC} = V_{\text{IL}}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC11}	—	110	—	90	—	70	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
Data Transfer Current	I _{CC6}	—	90	—	90	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{\text{RC}} = \text{Min}$	$\text{SC} = V_{\text{IL}}, \overline{\text{SE}} = V_{\text{IH}}$	
	I _{CC12}	—	125	—	125	—	125	mA		$\overline{\text{SE}} = V_{\text{IL}}, \text{SC Cycling}$ $t_{\text{SCC}} = \text{Min}$	
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA			
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA			
Output High Voltage	V _{OH}	2.4	—	2.4	—	2.4	—	V	I _{OH} = -2 mA		
Output Low Voltage	V _{OL}	—	0.4	—	0.4	—	0.4	V	I _{OL} = 4.2 mA		

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Address	C _{I1}	—	—	5	pF
Clock	C _{I2}	—	—	5	pF
I/O, SI/O	C _{I/O}	—	—	7	pF

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 11}
Test Conditions

Input Rise and Fall Time 5 ns
 Output Load See Figures
 Input Timing Reference Levels 0.8V, 2.4V
 Output Timing Reference Levels 0.4V, 2.4V



Note: *1. Including scope & jig.

Common Parameters

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	190	—	220	—	260	—	ns	
RAS Precharge Time	t_{RP}	80	—	90	—	100	—	ns	
RAS Pulse Width	t_{RAS}	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t_{CAS}	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	20	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	25	70	25	85	30	110	ns	5, 6
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	30	—	35	—	40	—	ns	
CAS Hold Time	t_{CSH}	100	—	120	—	150	—	ns	
CAS to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	3	50	ns	8
Refresh Period	t_{REF}	—	8	—	8	—	8	ms	
$\overline{\text{DT}}$ to RAS Setup Time	t_{DTS}	0	—	0	—	0	—	ns	
$\overline{\text{DT}}$ to RAS Hold Time	t_{DTH}	15	—	15	—	20	—	ns	
DSF to $\overline{\text{RAS}}$ Setup Time	t_{SPS}	0	—	0	—	0	—	ns	
DSF to $\overline{\text{RAS}}$ Hold Time	t_{SPH}	25	—	25	—	30	—	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t_{DZO}	0	—	0	—	0	—	ns	
Data-in to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	0	—	ns	



Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	35	—	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	35	—	40	ns	3
Address Access Time	t_{AA}	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t_{OFF1}	0	25	0	30	0	40	ns	7
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t_{OFF2}	0	25	0	30	0	40	ns	7
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	ns	12
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t_{PC}	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	15	—	20	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	50	—	60	—	75	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	ns	9
Write Command Hold Time	t_{WCH}	25	—	25	—	30	—	ns	
Write Command Pulse Width	t_{WCP}	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	30	—	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	30	—	35	—	40	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	ns	10
Data-in Hold Time	t_{DH}	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	20	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	10	—	15	—	20	—	ns	
Page Mode Cycle Time	t_{PC}	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	15	—	20	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	255	—	295	—	350	—	ns	
RAS Pulse Width	t _{RWS}	165	10000	195	10000	240	10000	ns	
CAS to WE Delay	t _{CWD}	65	—	75	—	90	—	ns	9
Column Address to WE Delay	t _{AWD}	80	—	95	—	120	—	ns	9
OE to Data-in Delay Time	t _{ODD}	25	—	30	—	40	—	ns	
Access Time from RAS	t _{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t _{CAC}	—	30	—	35	—	40	ns	3, 5
Access Time from OE	t _{OAC}	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	55	—	70	ns	3, 6
RAS to Column Address Delay	t _{RAD}	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	0	25	0	30	0	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Write Command to RAS Lead Time	t _{RWL}	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	t _{CWL}	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	30	—	ns	10
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	20	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	15	—	15	—	20	—	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	—	15	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	



Transfer Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
\overline{WE} to \overline{RAS} Setup Time	t_{WS}	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	t_{WH}	15	—	15	—	20	—	ns	
\overline{SE} to \overline{RAS} Setup Time	t_{ES}	0	—	0	—	0	—	ns	
\overline{SE} to \overline{RAS} Hold Time	t_{EH}	15	—	15	—	20	—	ns	
\overline{RAS} to SC Delay Time	t_{SRD}	25	—	30	—	35	—	ns	
SC to \overline{RAS} Setup Time	t_{SRS}	30	—	40	—	45	—	ns	
\overline{RAS} to QSF Delay Time	t_{RQD}	—	100	—	120	—	150	ns	4
\overline{RAS} to QSF (high) Delay Time	t_{RQH}	—	TBD	—	TBD	—	TBD	ns	
Serial Data Input Delay Time from \overline{RAS}	t_{SID}	50	—	60	—	75	—	ns	
Serial Data Input to \overline{RAS} Delay Time	t_{SZR}	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from \overline{RAS}	t_{SRZ}	10	50	10	60	10	75	ns	7
\overline{RAS} to S_{out} (Low-Z) Delay Time	t_{RLZ}	5	—	10	—	10	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	40	—	60	—	ns	
Access Time from SC	t_{SCA}	—	30	—	40	—	50	ns	4
Serial Data-out Hold Time	t_{SOH}	7	—	7	—	7	—	ns	4
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t_{SCC}	30	—	40	—	60	—	ns	
Access Time from SC	t_{SCA}	—	30	—	40	—	50	ns	4
Access Time from \overline{SE}	t_{SEA}	—	25	—	30	—	40	ns	4
Serial Data-out Hold Time	t_{SOH}	7	—	7	—	7	—	ns	4
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from \overline{SE}	t_{SEZ}	0	25	0	25	0	30	ns	7
Last SC to QSF Delay Time	t_{SQD}	—	TBD	—	TBD	—	TBD	ns	4

Serial Write Cycle

Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t_{SCC}	30	—	40	—	60	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t_{SWS}	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t_{SWH}	30	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	0	—	0	—	0	—	ns	
Serial Write Disable Hold time	t_{SWIH}	30	—	35	—	50	—	ns	

Flash Write Cycle


Parameter	Symbol	HM534253-10		HM534253-12		HM534253-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Flash Write Cycle Time	t_{RCFW}	230	—	265	—	310	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RCSFW}	140	—	165	—	200	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	20	—	ns	
$\overline{\text{CAS}}$ High Level Hold Time Referenced to $\overline{\text{RAS}}$	t_{CHHR}	20	—	25	—	30	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	20	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assume that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 - When $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$, access time is specified by t_{CAC} .
 - When $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$, access time is specified by t_{AA} .
 - $t_{\text{OFF}}(\text{max})$ is defined as the time at which the output achieves the open circuit condition ($V_{\text{OH}} - 200$ mV, $V_{\text{OL}} + 200$ mV).
 - V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
 - When $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$, the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by $\overline{\text{OE}}$.
 - These parameters are referenced to $\overline{\text{CAS}}$ falling edge in early write cycles or to $\overline{\text{WE}}$ falling edge in delayed write or read-modify-write cycles.
 - After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.




■ TIMING WAVEFORMS

• Read Cycle



0119-8

• Early Write Cycle




0119-9

Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .




• Page Mode Read Cycle



0119-12

• Page Mode Write Cycle (Early Write)




0119-13

Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• Page Mode Write Cycle (Delayed Write)




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


• RAS Only Refresh Cycle




• **CAS Before RAS Refresh Cycle**



• **Hidden Refresh Cycle**




• Special Read Initialization Cycle (1)*1, *2



- Notes:
- *1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).
 - *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
 - *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


• Special Read Initialization Cycle (2)*1, *2



- Notes:
- *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).
 - *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
 - *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.




• Special Read Transfer Cycle*1, *2



- Notes:
- *1. When QSF in low level at the falling edge of RAS, the special read transfer cycle is not performed.
 - *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
 - *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


• Pseudo Transfer Cycle



Note: *1. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.




• Write Transfer Cycle



0119-22

Note: *1. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


• Serial Read Cycle



0119-23




• Serial Write Cycle



0119-24

- Notes: *1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.
 *2. Address 0 is accessed next to address 511.

• Serial Read Cycle (Around Address 511 in SAM)




0119-25

- Note: *1. Address (i) is the SAM start address provided in the previous special read transfer cycle. When special read transfer cycle isn't executed (QSF remains in high level), address 0 is accessed next to address 511.




• Color Register Set Cycle (Early Write)



Note: *1. The level of address pin is don't care, but cannot be changed in this period.


• Color Register Set Cycle (Delayed Write)



Note: *1. The level of address pin is don't care, but cannot be changed in this period.



• Flash Write Cycle



HM534253A Series

Preliminary

262,144-Word x 4-Bit Multiport CMOS Video RAM

DESCRIPTION


The HM534253A is a 1-Mbit multiport video RAM equipped with a 256k-word x 4-bit dynamic RAM and a 512-word x 4-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 4-bit and the data of one row (512-word x 4-bit) respectively in one cycle of RAM. And the HM534253A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 256-word x 4-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

FEATURES



- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 256k-word x 4-bit and SAM: 512-word x 4-bit
- Access Time
 - RAM.....80 ns/100 ns (max)
 - SAM.....25 ns/25 ns (max)
- Cycle Time
 - RAM.....150 ns/190 ns (min)
 - SAM.....30 ns/30 ns (min)
- Low Power
 - Active RAM.....360 mW (max)
 - SAM.....275 mW (max)
 - Standby.....38.5 mW (max)
- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Split Transfer Cycle Capability
- Block Write Mode Capability
- Flash Write Mode Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₃	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₃	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Special Function Output Flag
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT




ORDERING INFORMATION

Part No.	Access Time	Package
HM534253AJ-8	80 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM534253AJ-10	100 ns	
HM534253AZ-8	80 ns	400 mil 28-pin Plastic ZIP (ZP-28)
HM534253AZ-10	100 ns	



■ BLOCK DIAGRAM



0086-3



■ PIN FUNCTIONS

RAS (input pin): $\overline{\text{RAS}}$ is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of $\overline{\text{RAS}}$. The input level of these signals determine the operation cycle of the HM534253A.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of $\overline{\text{CAS}}$, which determines the operation mode of HM534253A. $\overline{\text{CAS}}$ controls output impedance of I/O in RAM.

A₀–A₈ (input pins): Row address is determined by A₀–A₈ level at the falling edge of $\overline{\text{RAS}}$. Column address is determined by A₀–A₈ level at the falling edge of $\overline{\text{CAS}}$. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): $\overline{\text{WE}}$ pin has two functions at the falling edge of $\overline{\text{RAS}}$ and after. When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, the HM534253A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$ is don't care in read cycle.) When $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$, a normal write cycle is executed. After that, $\overline{\text{WE}}$ switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by $\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$. When $\overline{\text{WE}}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when $\overline{\text{WE}}$ is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀–I/O₃ (input/output pins): I/O pins function as mask data at the falling edge of $\overline{\text{RAS}}$ (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of $\overline{\text{CAS}}$.

DT/OE (input pin): $\overline{\text{DT/OE}}$ pin functions as $\overline{\text{DT}}$ (data transfer) pin at the falling edge of $\overline{\text{RAS}}$ and as $\overline{\text{OE}}$ (output enable) pin after that. When $\overline{\text{DT}}$ is low at the falling edge of $\overline{\text{RAS}}$, this cycle becomes a transfer cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): $\overline{\text{SE}}$ pin activates SAM. When $\overline{\text{SE}}$ is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. $\overline{\text{SE}}$ can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀–SI/O₃ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of $\overline{\text{RAS}}$ when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of $\overline{\text{CAS}}$ when block write is executed.

QSF (output pin): QSF outputs data of address A8 in SAM. QSF is switched from low to high by accessing address 255 in SAM and from high to low by accessing 511 address in SAM.

• Table 1. Operation Cycles of the HM534253A

Input Level at the Falling Edge of $\overline{\text{RAS}}$					DSF at the Falling Edge of $\overline{\text{CAS}}$	Operation Mode
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WE}}$	$\overline{\text{SE}}$	DSF		
L	X	L	X	X	—	Logic Operation Set/Reset
L	X	H	X	X	—	CBR Refresh
H	L	L	L	L	X	Write Transfer
H	L	L	H	L	X	Pseudo Transfer
H	L	L	X	H	X	Split Write Transfer
H	L	H	X	L	X	Read Transfer
H	L	H	X	H	X	Split Read Transfer
H	H	L	X	L	L	Read/Mask Write
H	H	L	X	L	H	Mask Block Write
H	H	L	X	H	X	Flash Write
H	H	H	X	L	L	Read/Write
H	H	H	X	L	H	Block Write
H	H	H	X	H	X	Color Register Read/Write

Note: X; Don't care.



■ OPERATION OF HM534253A

• **RAM Read Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

• **RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)**

($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

• **Normal Mode Write Cycle** (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 4 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

• **Mask Write Mode** (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode, the mask data is retained during the page access.

• **High-Speed Page Mode Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 512-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

• **Color Register Set/Read Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 4 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just as same as the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and read, early write and delayed write cycle can be executed. In this cycle, HM534253A refreshes the row address fetched at the falling edge of \overline{RAS} .

• **Flash Write Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

In a flash write cycle, a row of data (512-word x 4-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When \overline{CAS} and $\overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Block Write Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high and DSF low at the falling edge of \overline{RAS} , DSF high at the falling edge of \overline{CAS})

In a block write cycle, 4 columns of data (4-word x 4-bit) is cleared to 0 or 1 at each I/O according to the data of color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of \overline{CAS} determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Normal Mode Block Write Cycle** (\overline{WE} high at the falling edge of \overline{RAS})

The data on 4 I/Os are all cleared when \overline{WE} is high at the falling edge of \overline{RAS} .

• **Mask Block Write Mode** (\overline{WE} low at the falling edge of \overline{RAS})

When \overline{WE} is low at the falling edge of \overline{RAS} , HM534253A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the \overline{RAS} cycle. In page mode block write cycle, the mask data is retained during the page access.




Figure 1. Use of Flash Write




Figure 2. Use of Block Write



• **Transfer Operation**

The HM534253A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT/OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle).
 Read transfer cycle and split read transfer cycle: RAM to SAM
 Write transfer cycle and split write transfer cycle: SAM to RAM
- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).
 Read transfer cycle: SI/O output
 Pseudo transfer cycle and write transfer cycle: SI/O input
- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} high and DSF low at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT/OE}$ low, \overline{WE} high and DSF low at the falling edge of \overline{RAS} . The row address data (512 x 4-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT/OE}$. After the rising edge of $\overline{DT/OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT/OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT/OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT/OE}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} low, \overline{SE} high and DSF low at the falling edge of \overline{RAS})

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when \overline{CAS} is high, $\overline{DT/OE}$ low, \overline{SE} high and DSF low at the falling edge of \overline{RAS} . Data should be input to SI/O later than t_{SID} (min) after \overline{RAS} becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC must not be risen.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} low, \overline{SE} low and DSF low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT/OE}$ low, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, HM534253A must satisfy SC and $\overline{DT/OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 256-word x 4-bit each. Let us suppose that data is read from upper data register DR1 (The row address AX8 is 0




Figure 3. Real Time Read Transfer



and SAM address A8 is 1). When split read transfer is executed setting row address AX8 0 and SAM start addresses A0 to A7, 256-word x 4-bit data are transferred from RAM to the lower data register DR0 (SAM address A8 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX8 1 and SAM start addresses A0 to A7 while data are read from data register DR1, 256-word x 4-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data are read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3

finally while row address AX8 is 1. In split read data transfer, the SAM start address A8 is automatically set in the data register which isn't used.

The data on SAM address A8, which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 255 and from high to low by accessing address 511.

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF is high at the falling edge of \overline{RAS} . The cycle can be executed asynchronously with SC. However, HM534253A must be satisfied t_{STS} (min) timing specified between SC rising and \overline{RAS} falling. SAM start address must be accessed, satisfying t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.




Figure 4. Block Diagram for Split Transfer




Figure 5. Limitation in Split Transfer



Split Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WE}}$ low and DSF high at the falling edge of $\overline{\text{RAS}}$).

A continuous serial write cannot be executed because accessing SAM is inhibited during $\overline{\text{RAS}}$ low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When $\overline{\text{SE}}$ is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so $\overline{\text{SE}}$ high can be used as mask data for SAM. After indicating the last address (address 511), the internal pointer indicates address 0 at the next access.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) **$\overline{\text{RAS}}$ Only Refresh Cycle:** $\overline{\text{RAS}}$ only refresh cycle is executed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{\text{DT}}/\overline{\text{OE}}$ must be high at the falling edge of $\overline{\text{RAS}}$.

(2) **CBR Refresh Cycle:** CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input

through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because $\overline{\text{CAS}}$ circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, $\overline{\text{WE}}$ must be high at the falling edge of $\overline{\text{RAS}}$.

(3) **Hidden Refresh Cycle:** Hidden refresh cycle executes CBR refresh with the data output by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT}}/\overline{\text{OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

• Logic Operation Mode

The HM534253A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle ($\overline{\text{CAS}}$ low and $\overline{\text{WE}}$ low at the falling edge of $\overline{\text{RAS}}$).

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are low at the falling edge of $\overline{\text{RAS}}$. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of $\overline{\text{RAS}}$. When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one $\overline{\text{RAS}}$ cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

• Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A0–A3 levels at the falling edge of $\overline{\text{RAS}}$. (A4–A8 are Don't care.) Logic operation codes (A3, A2, A1, A0) = (0,1,0,1)(THROUGH) resets the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of $\overline{\text{RAS}}$ in logic operation set/reset cycle when mask data is not used.

• Mask Data Programming

High/low level of I/O at the falling edge of \overline{RAS} functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling \overline{WE} at the falling edge of \overline{RAS} in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.




Figure 6. Logic Operation Set/Reset


• Table 2. Logic Code

Logic Code				Symbol	Write Data	Note
A3	A2	A1	A0			
0	0	0	0	ZERO	0	Logic Operation Mode Set
0	0	0	1	AND1	$D_i \cdot M_i$	
0	0	1	0	AND2	$\overline{D_i} \cdot M_i$	
0	0	1	1	—	M_i	
0	1	0	0	AND3	$D_i \cdot \overline{M_i}$	
0	1	0	1	THROUGH	D_i	Logic Operation Mode Reset
0	1	1	0	EOR	$\overline{D_i} \cdot M_i + D_i \cdot \overline{M_i}$	Logic Operation Mode Set
0	1	1	1	OR1	$D_i + M_i$	
1	0	0	0	NOR	$\overline{D_i} \cdot \overline{M_i}$	
1	0	0	1	ENOR	$D_i \cdot M_i + \overline{D_i} \cdot \overline{M_i}$	
1	0	1	0	INV1	$\overline{D_i}$	
1	0	1	1	OR2	$\overline{D_i} + M_i$	
1	1	0	0	INV2	$\overline{M_i}$	
1	1	0	1	OR3	$D_i + \overline{M_i}$	
1	1	1	0	NAND	$\overline{D_i} + \overline{M_i}$	
1	1	1	1	ONE	1	

Notes: Di: External Data-in.

Mi: The data of the memory cell.





0086-10

Figure 7. 2 Types of Mask Write Function and Logic Operation Function

Logic Operation Mode Write Cycle (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modify-write operation is executed internally.

- (1) Reading memory cell data in given address into internal bus.

- (2) Executing operation between the data given in I/O pin and memory cell data.

- (3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

■ **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ **ELECTRICAL CHARACTERISTICS**

● **Recommended DC Operating Conditions** ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

- Notes: 1. All voltages referenced to V_{SS} .
 2. - 3.0V for pulse width \leq 10 ns.



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Test Conditions	
		Min	Max	Min	Max		RAM Port	SAM Port
Operating Current	I_{CC1}	—	65	—	50	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC7}	—	115	—	100	mA	Cycling $t_{RC} = \text{Min}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
Standby Current	I_{CC2}	—	7	—	7	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC8}	—	50	—	50	mA	$= V_{IH}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	65	—	50	mA	$\overline{\text{RAS}}$ Cycling	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC9}	—	115	—	100	mA	$\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{Min}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
Page Mode Current	I_{CC4}	—	70	—	65	mA	$\overline{\text{CAS}}$ Cycling	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC10}	—	120	—	115	mA	$\overline{\text{RAS}} = V_{IL}$ $t_{PC} = \text{Min}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC5}	—	55	—	40	mA	$\overline{\text{RAS}}$ Cycling	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC11}	—	105	—	90	mA	$t_{RC} = \text{Min}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
Data Transfer Current	I_{CC6}	—	75	—	60	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$	$\text{SC} = V_{IL}, \overline{\text{SE}} = V_{IH}$
	I_{CC12}	—	125	—	110	mA	Cycling $t_{RC} = \text{Min}$	$\overline{\text{SE}} = V_{IL}, \text{SC Cycling}$ $t_{SOC} = \text{Min}$
Input Leakage Current	I_{LI}	-10	10	-10	10	μA		
Output Leakage Current	I_{LO}	-10	10	-10	10	μA		
Output High Voltage	V_{OH}	2.4	—	2.4	—	V	$I_{OH} = -2\text{mA}$	
Output Low Voltage	V_{OL}	—	0.4	—	0.4	V	$I_{OL} = 4.2\text{mA}$	

Note: 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} max is specified at the output open condition.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})


Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clock	C_{I2}	—	—	5	pF
I/O, SI/O, QSF	$C_{I/O}$	—	—	7	pF



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 16}

Test Conditions

Input Rise and Fall Time	5 ns
Output Load	See figures
Input Timing Reference Levels	0.8V, 2.4V
Output Timing Reference Levels	0.4V, 2.4V



Note: *1. Including scope and jig.

Common Parameter

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	190	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	60	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	—	25	—	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	60	25	75	ns	2
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t_{RSH}	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t_{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	ns	3
Refresh Period	t_{REF}	—	8	—	8	ms	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time	t_{DTS}	0	—	0	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time	t_{DTH}	10	—	15	—	ns	
DSF to $\overline{\text{RAS}}$ Setup Time	t_{FSR}	0	—	0	—	ns	
DSF to $\overline{\text{RAS}}$ Hold Time	t_{RFH}	10	—	15	—	ns	
DSF to $\overline{\text{CAS}}$ Setup Time	t_{FSC}	0	—	0	—	ns	
DSF to $\overline{\text{CAS}}$ Hold Time	t_{CFH}	15	—	20	—	ns	
Data-in to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	ns	4
Data-in to $\overline{\text{OE}}$ Delay Time	t_{DZO}	0	—	0	—	ns	4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t_{OFF1}	—	20	—	25	ns	5
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t_{OFF2}	—	20	—	25	ns	5



Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	25	ns	7
Address Access Time	t_{AA}	—	40	—	45	ns	7, 9
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	ns	10
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	ns	10
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	2
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	ns	
Column Address to $\overline{\text{CAS}}$ Lead Time	t_{CAL}	40	—	45	—	ns	
Page Mode Cycle Time	t_{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	45	—	50	ns	
Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASP}	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	ns	11
Write Command Hold Time	t_{WCH}	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	ns	12
Data-in Hold Time	t_{DH}	15	—	20	—	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	10	—	15	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	10	—	15	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	20	—	25	—	ns	
Page Mode Cycle Time	t_{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	ns	
$\overline{\text{CAS}}$ to Data-in Delay Time	t_{CDD}	20	—	25	—	ns	13
Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASP}	80	100000	100	100000	ns	



Read-Modify-Write Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	200	—	250	—	ns	
RAS Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	130	10000	160	10000	ns	
CAS to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	55	—	ns	14
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	65	—	75	—	ns	14
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	20	—	25	—	ns	12
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	25	ns	7
Address Access Time	t _{AA}	—	40	—	45	ns	7, 9
RAS to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	25	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEH}	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	15	—	20	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	ns	

Flash Write Cycle, Block Write Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ to Data-in Delay Time	t _{CDD}	20	—	25	—	ns	13
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	20	—	25	—	ns	13

Read Transfer Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t _{RDH}	70	10000	90	10000	ns	
$\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t _{CDH}	20	—	25	—	ns	
$\overline{\text{DT}}$ Hold Time Referenced to Column Address	t _{ADH}	30	—	35	—	ns	
$\overline{\text{DT}}$ Precharge Time	t _{DTP}	40	—	45	—	ns	
$\overline{\text{DT}}$ to RAS Delay Time	t _{DRD}	70	—	90	—	ns	
SC to RAS Setup Time	t _{SRS}	30	—	30	—	ns	
1st SC to RAS Hold Time	t _{SRH}	85	—	105	—	ns	
1st SC to CAS Hold Time	t _{SCH}	30	—	35	—	ns	
1st SC to Column Address Hold Time	t _{SAH}	50	—	55	—	ns	



Read Transfer Cycle (continued)

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Last SC to \overline{DT} Delay Time	t_{SDD}	5	—	5	—	ns	
1st SC to \overline{DT} Hold Time	t_{SDH}	15	—	15	—	ns	
\overline{RAS} to QSF Delay Time	t_{RQD}	—	95	—	115	ns	15
\overline{CAS} to QSF Delay Time	t_{CQD}	—	35	—	40	ns	15
\overline{DT} to QSF Delay Time	t_{DQD}	—	25	—	30	ns	15
QSF Hold Time Referenced to \overline{RAS}	t_{RQH}	20	—	25	—	ns	
QSF Hold Time Referenced to \overline{CAS}	t_{CQH}	5	—	5	—	ns	
QSF Hold Time Referenced to \overline{DT}	t_{DQH}	5	—	5	—	ns	
Serial Data-in to 1st SC Delay Time	t_{SZS}	0	—	0	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Time	t_{SCP}	10	—	10	—	ns	
SC Access Time	t_{SCA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	ns	
\overline{RAS} to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	
Column Address to \overline{RAS} Lead Time	t_{RAL}	40	—	45	—	ns	
\overline{DT} High Hold Time to \overline{RAS} Precharge	t_{DTHH}	25	—	30	—	ns	

Pseudo Transfer Cycle, Write Transfer Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
\overline{SE} Setup Time Referenced to \overline{RAS}	t_{ES}	0	—	0	—	ns	
\overline{SE} Hold Time Referenced to \overline{RAS}	t_{EH}	10	—	15	—	ns	
SC Setup Time Referenced to \overline{RAS}	t_{SRS}	30	—	30	—	ns	
\overline{RAS} to SC Delay Time	t_{SRD}	25	—	25	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{RAS}	t_{SRZ}	10	45	10	50	ns	
\overline{RAS} to Serial Data-in Delay Time	t_{SID}	45	—	50	—	ns	
\overline{RAS} to QSF Delay Time	t_{RQD}	—	95	—	115	ns	15
\overline{CAS} to QSF Delay Time	t_{CQD}	—	35	—	40	ns	15
QSF Hold Time Referenced to \overline{RAS}	t_{RQH}	20	—	25	—	ns	
QSF Hold Time Referenced to \overline{CAS}	t_{CQH}	5	—	5	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Time	t_{SCP}	10	—	10	—	ns	
SC Access Time	t_{SCA}	—	25	—	25	ns	15
\overline{SE} Access Time	t_{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Write Enable Setup Time	t_{SWS}	5	—	5	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	ns	



Split Read Transfer Cycle, Split Write Transfer Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Split Transfer Setup Time	t _{STS}	20	—	25	—	ns	
Split Transfer Hold Time Referenced to RAS	t _{RST}	80	—	100	—	ns	
Split Transfer Hold Time Referenced to CAS	t _{CST}	20	—	25	—	ns	
Split Transfer Hold Time Referenced to Column Address	t _{AST}	40	—	45	—	ns	
SC to QSF Delay Time	t _{SQD}	—	25	—	30	ns	15
QSF Hold Time Referenced to SC	t _{SQH}	5	—	5	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Time	t _{SCP}	10	—	10	—	ns	
SC Access Time	t _{SCA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Data-out Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	ns	
RAS to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Column Address to RAS Lead Time	t _{RAL}	40	—	45	—	ns	

Serial Read Cycle, Serial Write Cycle

Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	ns	
Access Time from SC	t _{SCA}	—	25	—	25	ns	15
Access Time from \overline{SE}	t _{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Output Buffer Turn-off Time Referenced to SE	t _{SEZ}	—	20	—	25	ns	5
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	ns	
Serial Write Enable Setup Time	t _{SWs}	5	—	5	—	ns	
Serial Write Enable Hold Time	t _{SWH}	15	—	20	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	5	—	5	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	15	—	20	—	ns	

Logic Operation Mode


Parameter	Symbol	HM534253A-8		HM534253A-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS)	t _{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS)	t _{CHR}	15	—	20	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	ns	
Write Cycle Time	t _{FRC}	170	—	215	—	ns	
RAS Pulse Width	t _{FRS}	100	10000	125	10000	ns	
Page Mode Cycle Time	t _{FPC}	70	—	80	—	ns	
CAS Pulse Width	t _{FCS}	40	—	50	—	ns	
RAS Hold Time Referenced to CAS	t _{FRSH}	40	—	50	—	ns	
CAS Hold Time Referenced to RAS	t _{FCSH}	100	—	125	—	ns	
Column Address to RAS Lead Time	t _{FRA}	60	—	70	—	ns	
Column Address to CAS Lead Time	t _{FCA}	60	—	70	—	ns	
RAS to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	
Write Command Hold Time	t _{WCH}	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	ns	
Write Command to RAS Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to CAS Lead Time	t _{CWL}	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
WE to RAS Setup Time	t _{WS}	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	10	—	15	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	10	—	15	—	ns	
OE Hold Time Referenced to WE	t _{DEH}	20	—	25	—	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - When $t_{RCD} > t_{RCD}(\max)$ or $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 - Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 - $t_{OFF1}(\max)$, $t_{OFF2}(\max)$ and $t_{SEZ}(\max)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 - Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 - When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 - These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 - Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 - When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
 - Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 - After power-up, pause for 100 μ s or more and execute at least 8 initialization cycle (normal memory cycle or refresh cycle), then start operation.




■ TIMING WAVEFORMS

• Read Cycle



0086-15

• Early Write Cycle




0086-16


Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.




• Delayed Write Cycle



• Read-Modify-Write Cycle




• CAS Before RAS Refresh Cycle




0086-23

• Hidden Refresh Cycle




0086-24


• Color Register Set Cycle (Early Write)



• Color Register Set Cycle (Delayed Write)




• Color Register Read Cycle




0086-27

• Flash Write Cycle




0086-28


• Block Write Cycle



• Page Mode Block Write Cycle



• Read Transfer Cycle (1)




0086-31

- Notes:
- *1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and \overline{CAS} falling edge of this cycle (QSF is switched by \overline{DT} rising).
 - *2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and \overline{CAS} falling edge of this cycle (QSF is switched by \overline{RAS} or \overline{CAS} falling).




• Read Transfer Cycle (2)



0086-32




• Pseudo Transfer Cycle



0086-33




• Write Transfer Cycle




0086-34




• Split Read Transfer Cycle



• Split Write Transfer Cycle




• Serial Read Cycle




0086-37

• Serial Write Cycle



0086-38


• Logic Operation Set/Reset Cycle




0086-39




• Logic Operation Mode Early Write Cycle



• Logic Operation Mode Delayed Write Cycle



• Logic Operation Mode Read-Modify-Write Cycle



0086-44

Note: *1. When \overline{WE} is high, this cycle enters a logic operation mode. When \overline{WE} is low, logic operation mode is reset, and a temporary mask write cycle starts.



131,072 x 8-Bit Multiport CMOS Video Random Access Memory

DESCRIPTION

The HM538121 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. It is suitable for a graphic processing buffer memory.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit
- Access Time
 - RAM 100 ns/100 ns/120 ns/150 ns (max)
 - SAM 30 ns/35 ns/40 ns/50 ns (max)
- Cycle Time
 - RAM 190 ns/190 ns/220 ns/260 ns (min)
 - SAM 30 ns/40 ns/40 ns/60 ns (min)
- Low Power
 - Active
 - RAM 495 mW (max)
 - SAM 468 mW (max)
 - Standby 40 mW (max)
- High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION


Part No.	Access Time		Package
	RAM	SAM	
HM538121JP-10	100 ns	30 ns	400 mil
HM538121JP-11	100 ns	35 ns	40-pin
HM538121JP-12	120 ns	40 ns	Plastic SOJ
HM538121JP-15	150 ns	50 ns	(CP-40D)

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Inputs
L/O ₀ -L/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
$\overline{\text{DT/OE}}$	Data Transfer/Output Enable
SC	Serial Clock
$\overline{\text{SE}}$	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	Non Connection



PIN OUT



■ BLOCK DIAGRAM



■ PIN FUNCTION

RAS (input pin): RAS is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of RAS. The input level of those signals determine the operation cycle of the HM538121.

• Table 1. Operation Cycles of the HM538121

Input Level at the Falling Edge of RAS				Operation Cycle
CAS	DT/OE	WE	SE	
H	H	H	X	RAM Read/Write
H	H	L	X	Mask Write
H	L	H	X	Read Transfer
H	L	L	H	Pseudo Transfer
H	L	L	L	Write Transfer
L	X	X	X	CBR Refresh

Note: X: Don't care.

CAS (input pin): Column address is put into chip at the falling edge of CAS. CAS controls output impedance of I/O in RAM.

A₀-A₈ (input pins): Row address is determined by A₀-A₈ level at the falling edge of RAS. Column address is determined by A₀-A₇ level at the falling edge of CAS. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): WE pin has two functions at the falling edge of RAS and after. When WE is low at the falling edge of RAS, the HM538121 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (WE level at the falling edge of RAS is don't care in read

cycle.) When WE is high at the falling edge of RAS, a normal write cycle is executed. After that, WE switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by WE level at the falling edge of RAS. When WE is low, data is transferred from SAM to RAM (data is written into RAM), and when WE is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₇ (input/output pins): I/O pins function as mask data at the falling edge of RAS (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): DT/OE pin functions as DT (data transfer) pin at the falling edge of RAS and as OE (output enable) pin after that. When DT is low at the falling edge of RAS, this cycle becomes a transfer cycle. When DT is high at the falling edge of RAS, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an S/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an S/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): SE pin activates SAM. When SE is high, S/O is in the high impedance state in serial read cycle and data on S/O is not put into the SAM data register in serial write cycle. SE can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀-SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

■ OPERATION OF HM538121

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data is output through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write) ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after \overline{RAS} is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling edge. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} pre-charge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

• Transfer Operation

HM538121 provides the read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

They have the following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle: RAM \rightarrow SAM
 - (b) Write transfer cycle: RAM \leftarrow SAM
- (3) Determine input or output of SAM I/O pin (SI/O)

Read transfer cycle:	SI/O output
Pseudo transfer cycle, write transfer cycle:	SI/O input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by setting $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (256 x 8-bit) determined by this cycle is transferred synchronously at the rising of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address decided by column address.

This cycle can execute SAM access serially even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) is specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge, and t_{SDH} (min) between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge (see Figure 1).


If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after t_{RLZ} (min) after the \overline{RAS} falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, \overline{SC} should not be raised.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, \overline{SC} should not be raised.



0087-3

Figure 1. Real Time Read Transfer

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If $\overline{\text{SE}}$ is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so $\overline{\text{SE}}$ high can mask data for SAM.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR)

refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{\text{DT/OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because $\overline{\text{CAS}}$ circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT/OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	-1.0 to +7.0	V	1
Power Supply Voltage	V_{CC}	-0.5 to +7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to +70	°C	
Storage Temperature	T_{stg}	-55 to +125	°C	

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	-0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
2. -3.0V for pulse width \leq 10 ns.

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	90	—	90	—	80	—	70	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC7}	—	160	—	160	—	140	—	120	mA			
Standby Current	I_{CC2}	—	7	—	7	—	7	—	7	mA	$\overline{RAS}, \overline{CAS}$ $= V_{IH}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC8}	—	85	—	70	—	70	—	55	mA			
RAS Only Refresh Current	I_{CC3}	—	90	—	90	—	80	—	70	mA	\overline{RAS} Cycling $CAS = V_{IH}$ $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC9}	—	150	—	150	—	130	—	110	mA			
Page Mode Current	I_{CC4}	—	115	—	115	—	105	—	95	mA	\overline{CAS} Cycling $RAS = V_{IL}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC10}	—	185	—	185	—	160	—	140	mA	$t_{PC} = \text{Min}$		
CAS Before RAS Refresh Current	I_{CC5}	—	80	—	80	—	70	—	60	mA	\overline{RAS} Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC11}	—	130	—	130	—	110	—	90	mA			
Data Transfer Current	I_{CC6}	—	115	—	115	—	110	—	100	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$\overline{SE} = V_{IH}, SC = V_{IL}$ $\overline{SE} = V_{IL}, SC \text{ Cycling}$ $t_{SCC} = \text{Min}$	1
	I_{CC12}	—	185	—	185	—	160	—	140	mA			
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	-10	10	μA			
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	-10	10	μA			
Output High Voltage	V_{OH}	2.4	—	2.4	—	2.4	—	2.4	—	V	$I_{OH} = -2 \text{ mA}$		
Output Low Voltage	V_{OL}	—	0.4	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 4.2 \text{ mA}$		

Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition ($I_{I/O} = I_{SI/O} = 0 \text{ mA}$).
2. Address can be changed less than three times in one \overline{RAS} cycle.
3. Address can be changed once or less while $CAS = V_{IH}$.
4. Address must be fixed.




• **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clocks	C_{I2}	—	—	5	pF
I/O, SI/O	$C_{I/O}$	—	—	7	pF

• **AC Characteristics** ($T_A = 0\text{ to }+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 11}

Test Conditions

Input Rise and Fall Time 5 ns
 Output Load See Figures
 Input Timing Reference Levels 0.8V, 2.4V
 Output Timing Reference Levels 0.4V, 2.4V



Common Parameters

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	190	—	190	—	220	—	260	—	ns	
RAS Precharge Time	t_{RP}	80	—	80	—	90	—	100	—	ns	
RAS Pulse Width	t_{RAS}	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t_{CAS}	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	15	—	20	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t_{RCD}	25	70	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t_{RSH}	30	—	30	—	35	—	40	—	ns	
CAS Hold Time	t_{CSH}	100	—	100	—	120	—	150	—	ns	
CAS to RAS Pre-charge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	ms	



HM538121 Series
Common Parameters (continued)

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{DT} to \overline{RAS} Setup Time	tDTS	0	—	0	—	0	—	0	—	ns	
\overline{DT} to \overline{RAS} Hold Time	tDTH	15	—	15	—	15	—	20	—	ns	
Data-in to \overline{OE} Delay Time	tDZO	0	—	0	—	0	—	0	—	ns	
Data-in to \overline{CAS} Delay Time	tDZC	0	—	0	—	0	—	0	—	ns	

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from \overline{RAS}	tRAC	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from \overline{CAS}	tCAC	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from \overline{OE}	tOAC	—	30	—	30	—	35	—	40	ns	3
Address Access Time	tAA	—	45	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to \overline{CAS}	tOFF1	—	25	—	25	—	30	—	40	ns	7
Output Buffer Turn-off Delay Referenced to \overline{OE}	tOFF2	—	25	—	25	—	30	—	40	ns	7
Read Command Setup Time	tRCS	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	tRCH	0	—	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to \overline{RAS}	tRRH	10	—	10	—	10	—	10	—	ns	12
\overline{RAS} to Column Address Delay Time	tRAD	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	tPC	55	—	55	—	65	—	80	—	ns	
\overline{CAS} Precharge Time	tCP	10	—	10	—	15	—	20	—	ns	
Access Time from \overline{CAS} Precharge	tACP	—	50	—	50	—	60	—	75	ns	
\overline{RAS} Pulse Width in Page Mode	tRASP	0.1	100	0.1	100	0.12	100	0.15	100	μ s	



Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	ns	9
Write Command Hold Time	tWCH	25	—	25	—	25	—	30	—	ns	
Write Command Pulse Width	tWP	15	—	15	—	20	—	25	—	ns	
Write Command to RAS Lead Time	tRWL	30	—	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	tCWL	30	—	30	—	35	—	40	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	tDH	25	—	25	—	25	—	30	—	ns	10
\overline{WE} to \overline{RAS} Setup Time	tWS	0	—	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	tWH	15	—	15	—	15	—	20	—	ns	
Mask Data to \overline{RAS} Setup Time	tMS	0	—	0	—	0	—	0	—	ns	
Mask Data to \overline{RAS} Hold Time	tMH	15	—	15	—	15	—	20	—	ns	
\overline{OE} Hold Time Referenced to \overline{WE}	tOEH	10	—	10	—	15	—	20	—	ns	
Page Mode Cycle Time	tPC	55	—	55	—	65	—	80	—	ns	
CAS Precharge Time	tCP	10	—	10	—	15	—	20	—	ns	
\overline{RAS} Pulse Width in Page Mode	tRASP	0.1	100	0.1	100	0.12	100	0.15	100	μ s	

Read-Modify-Write Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	tRWC	255	—	255	—	295	—	350	—	ns	
\overline{RAS} Pulse Width	tRWS	165	10000	165	10000	195	10000	240	10000	ns	
CAS to \overline{WE} Delay	tCWD	65	—	65	—	75	—	90	—	ns	9
Column Address to \overline{WE} Delay	tAWD	80	—	80	—	95	—	120	—	ns	9
\overline{OE} to Data-in Delay Time	tODD	25	—	25	—	30	—	40	—	ns	
Access Time from \overline{RAS}	tRAC	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	tCAC	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from \overline{OE}	tOAC	—	30	—	30	—	35	—	40	ns	3
Address Access Time	tAA	—	45	—	45	—	55	—	70	ns	3, 6

Read-Modify-Write Cycle (continued)

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	—	25	—	25	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Write Command to RAS Lead Time	t _{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to CAS Lead Time	t _{CWL}	30	—	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	25	—	30	—	ns	10
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to RAS Setup Time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to RAS Hold Time	t _{MH}	15	—	15	—	15	—	20	—	ns	
OE Hold Time Referenced to WE	t _{OEH}	10	—	10	—	15	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Transfer Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
SE to RAS Setup Time	t _{ES}	0	—	0	—	0	—	0	—	ns	
SE to RAS Hold Time	t _{EH}	15	—	15	—	15	—	20	—	ns	
RAS to SC Delay Time	t _{SRD}	25	—	30	—	30	—	35	—	ns	



Transfer Cycle (continued)

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
SC to $\overline{\text{RAS}}$ Setup Time	t_{SRS}	30	—	40	—	40	—	45	—	ns	
$\overline{\text{DT}}$ Hold Time from RAS	t_{RDH}	80	—	90	—	90	—	110	—	ns	
$\overline{\text{DT}}$ Hold Time from CAS	t_{CDH}	20	—	30	—	30	—	45	—	ns	
Last SC to $\overline{\text{DT}}$ Delay Time	t_{SDD}	5	—	5	—	5	—	10	—	ns	
First SC to $\overline{\text{DT}}$ Hold Time	t_{SDH}	20	—	25	—	25	—	30	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Lead Time	t_{DTL}	50	—	50	—	50	—	50	—	ns	
$\overline{\text{DT}}$ Hold Time Referenced to RAS High	t_{DTHH}	20	—	25	—	25	—	30	—	ns	
$\overline{\text{DT}}$ Precharge Time	t_{DTP}	30	—	35	—	35	—	40	—	ns	
Serial Data Input Delay Time from $\overline{\text{RAS}}$	t_{SID}	50	—	60	—	60	—	75	—	ns	
Serial Data Input to $\overline{\text{RAS}}$ Delay Time	t_{SZR}	—	10	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t_{SRZ}	10	50	10	60	10	60	10	75	ns	7
$\overline{\text{RAS}}$ to S_{out} (Low-Z) Delay Time	t_{RLZ}	5	—	10	—	10	—	10	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	40	—	40	—	60	—	ns	
Serial Clock Cycle Time	t_{SCC2}	40	—	40	—	40	—	60	—	ns	13
Access Time from SC	t_{SCA}	—	30	—	35	—	40	—	50	ns	4
Serial Data-out Hold Time	t_{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t_{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	35	—	40	—	50	ns	4
Access Time from \overline{SE}	t _{SEA}	—	25	—	30	—	30	—	40	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from \overline{SE}	t _{SEZ}	—	25	—	25	—	25	—	30	ns	7


Serial Write Cycle

Parameter	Symbol	HM538121-10		HM538121-11		HM538121-12		HM538121-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t _{SWS}	0	—	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t _{SWH}	30	—	35	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	—	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	30	—	35	—	35	—	50	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 5. When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 6. When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 7. $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 8. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
 9. When $t_{WC} \geq t_{WC}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
 10. These parameters are referenced to \overline{CAS} falling edge in early write cycles or to \overline{WE} falling edge in delayed write or a read-modify-write cycles.
 11. After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 13. t_{CC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
 15. When \overline{SE} is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
 16. When \overline{CAS} and $\overline{DT}/\overline{OE}$ are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• Delayed Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .


• Read-Modify-Write Cycle




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .



• Page Mode Read Cycle




• Page Mode Write Cycle (Early Write)



Note: *1. When WE is high level, all the data on I/Os can be written into the memory cell. When WE is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• Page Mode Write Cycle (Delayed Write)




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


• \overline{RAS} Only Refresh Cycle



• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle




• Hidden Refresh Cycle



0087-15



• Read Transfer Cycle (1) 1, 2




0067-16

- Notes: 1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
 2. SE is in low level. (When SE is high, SI/O becomes high impedance.)



• Read Transfer Cycle (2) 1, 2




0087-17


- Notes: 1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).
 2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)



• Pseudo Transfer Cycle



• Write Transfer Cycle



0087-19

HM538121A Series

Preliminary

262,144-Word x 4-Bit Multiport CMOS Video RAM

DESCRIPTION

The HM538121A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has write mask function.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit
- Access Time RAM 80 ns/100 ns (max)
 - SAM 25 ns/25 ns (max)
- Cycle Time RAM 150 ns/190 ns (min)
 - SAM 30 ns/30 ns (min)
- Low Power
 - Active RAM 360 mW (max)
 - SAM 280 mW (max)
 - Standby 38.5 mW (max)
- High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Real Time Read Transfer Cycle Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION


Part No.	Access Time	Package
HM538121AJ-8 HM538121AJ-10	80 ns 100 ns	400 mil 40-pin Plastic SOJ (CP-40D)
HM538121AZ-8 HM538121AZ-10	80 ns 100 ns	475 mil 40-pin Plastic ZIP (ZP-40)

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT



■ BLOCK DIAGRAM



0088-3



■ PIN FUNCTIONS

RAS (input pin): $\overline{\text{RAS}}$ is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of $\overline{\text{RAS}}$. The input level of these signals determine the operation cycle of the HM538121A.

• Table 1. Operation Cycles of the HM538121A

Input Level at the Falling Edge of $\overline{\text{RAS}}$				Operation Mode
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WE}}$	$\overline{\text{SE}}$	
L	X	X	X	CBR Refresh
H	L	L	L	Write Transfer
H	L	L	H	Pseudo Transfer
H	L	H	X	Read Transfer
H	H	L	X	Read/Mask Write
H	H	H	X	Read/Write

Note: X: Don't care.

CAS (input pin): Column address is fetched into chip at the falling edge of $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ controls output impedance of I/O in RAM.

A₀-A₈ (input pins): Row address (AX₀-AX₈), is determined by A₀-A₈ level at the falling edge of $\overline{\text{RAS}}$. Column (AY₀-AY₇) address is determined by A₀-A₈ level at the falling edge of $\overline{\text{CAS}}$. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): $\overline{\text{WE}}$ pin has two functions at the falling edge of $\overline{\text{RAS}}$ and after. When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, the HM538121A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$ is don't care in read cycle.) When $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$, a normal write cycle is executed. After that, $\overline{\text{WE}}$ switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by $\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$. When $\overline{\text{WE}}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when $\overline{\text{WE}}$ is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₃ (input/output pins): I/O pins function as mask data at the falling edge of $\overline{\text{RAS}}$ (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): $\overline{\text{DT/OE}}$ pin functions as $\overline{\text{DT}}$ (data transfer) pin at the falling edge of $\overline{\text{RAS}}$ and as $\overline{\text{OE}}$ (output enable) pin after that. When $\overline{\text{DT}}$ is low at the falling edge of $\overline{\text{RAS}}$, this cycle becomes a transfer cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): $\overline{\text{SE}}$ pin activates SAM. When $\overline{\text{SE}}$ is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. $\overline{\text{SE}}$ can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀-SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

■ OPERATION OF HM538121A

• **RAM Read Cycle** ($\overline{\text{DT/OE}}$ high and $\overline{\text{CAS}}$ high at the falling edge of $\overline{\text{RAS}}$)

Row address is entered at the $\overline{\text{RAS}}$ falling edge and column address at the $\overline{\text{CAS}}$ falling edge to the device as in standard DRAM. Then, when $\overline{\text{WE}}$ is high and $\overline{\text{DT/OE}}$ is low while $\overline{\text{CAS}}$ is low, the selected address data outputs through I/O pin. At the falling edge of $\overline{\text{RAS}}$, $\overline{\text{DT/OE}}$ and $\overline{\text{CAS}}$ become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and $\overline{\text{RAS}}$ to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

• **RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)** ($\overline{\text{DT/OE}}$ high and $\overline{\text{CAS}}$ high at the falling edge of $\overline{\text{RAS}}$)

• **Normal Mode Write Cycle** ($\overline{\text{WE}}$ high at the falling edge of $\overline{\text{RAS}}$)

When $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are set low after driving $\overline{\text{RAS}}$ low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, $\overline{\text{WE}}$ should be high at the falling edge of $\overline{\text{RAS}}$ to distinguish normal mode from mask write mode.

If $\overline{\text{WE}}$ is set low before the $\overline{\text{CAS}}$ falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the $\overline{\text{CAS}}$ falling edge.

If $\overline{\text{WE}}$ is set low after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a delayed write cycle. Data is input at the $\overline{\text{WE}}$ falling. I/O does not become high impedance in this cycle, so data should be entered with $\overline{\text{OE}}$ in high.

If $\overline{\text{WE}}$ is set low after t_{CWD} (min) and t_{AWD} (min) after the $\overline{\text{CAS}}$ falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving $\overline{\text{OE}}$ high.

• **Mask Write Mode** ($\overline{\text{WE}}$ low at the falling edge of $\overline{\text{RAS}}$)

If $\overline{\text{WE}}$ is set low at the falling edge of $\overline{\text{RAS}}$, the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of $\overline{\text{RAS}}$. Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the $\overline{\text{RAS}}$ cycle. So, in high-speed page mode cycle, the mask data is retained during the page access.



• **High-Speed Page Mode Cycle** ($\overline{DT}/\overline{OE}$ high and \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} pre-charge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

• **Transfer Operation**

The HM538121A provides the read transfer cycle, pseudo transfer cycle and write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle: RAM to SAM

Write transfer cycle: SAM to RAM

- (2) Determine SI/O state

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle after power on, and determined for each transfer cycle.

• **Read Transfer Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge

of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SDH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 1.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

• **Pseudo Transfer Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and \overline{SE} high at the falling edge of \overline{RAS} . Data should be input to SI/O later than t_{SID} (min) after \overline{RAS} becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC must not be risen.

• **Write Transfer Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and \overline{SE} low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen.

Data transferred to SAM by read transfer cycle can be written to other address of RAM by write transfer cycle. However, the address to write data must be the same MSB of row address (AX8) as that of the read transfer cycle.




Figure 1. Real Time Read Transfer



• SAM Port Operation
Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When \overline{SE} is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cy-

cles: (1) \overline{RAS} only refresh cycle, (2) \overline{CAS} before \overline{RAS} (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

(1) \overline{RAS} Only Refresh Cycle: \overline{RAS} only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT}/\overline{OE}$ must be high at the falling edge of \overline{RAS} .

(2) CBR Refresh Cycle: CBR refresh cycle is set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because \overline{CAS} circuits don't operate.

(3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT}/\overline{OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
 2. - 3.0V for pulse width 10 ns.

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Test Conditions	
		Min	Max	Min	Max		RAM Port	SAM Port
Operating Current	I_{CC1}	—	65	—	50	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SC} = \text{Min}$
	I_{CC7}	—	115	—	100	mA		
Standby Current	I_{CC2}	—	7	—	7	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SC} = \text{Min}$
	I_{CC8}	—	50	—	50	mA		
\overline{RAS} Only Refresh Current	I_{CC3}	—	65	—	50	mA	\overline{RAS} Cycling $\overline{CAS} = V_{IH}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SC} = \text{Min}$
	I_{CC9}	—	115	—	100	mA		



Common Parameter

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	150	—	190	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	60	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	—	25	—	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	60	25	75	ns	2
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t _{RSH}	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t _{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	10	—	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	ns	3
Refresh Period	t _{REF}	—	8	—	8	ms	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time	t _{DTS}	0	—	0	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time	t _{DTH}	10	—	15	—	ns	
Data-in to $\overline{\text{CAS}}$ Delay Time	t _{DZC}	0	—	0	—	ns	4
Data-in to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0	—	0	—	ns	4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t _{OFF1}	—	20	—	25	ns	5
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t _{OFF2}	—	20	—	25	ns	5

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	25	ns	7
Address Access Time	t _{AA}	—	40	—	45	ns	7, 9
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	ns	10
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	10	—	10	—	ns	10
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	2
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	40	—	45	—	ns	
Column Address to $\overline{\text{CAS}}$ Lead Time	t _{CAL}	40	—	45	—	ns	
Page Mode Cycle Time	t _{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}	—	45	—	50	ns	
Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASP}	80	100000	100	100000	ns	



Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	ns	11
Write Command Hold Time	t _{WCH}	15	—	20	—	ns	
Write Command Pulse Width	t _{WCP}	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t _{WS}	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t _{WH}	10	—	15	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t _{MS}	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t _{MH}	10	—	15	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEHL}	20	—	25	—	ns	
Page Mode Cycle Time	t _{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	10	—	ns	
$\overline{\text{CAS}}$ to Data-in Delay Time	t _{CDD}	20	—	25	—	ns	13
Page Mode $\overline{\text{RAS}}$ Pulse Width	t _{RASP}	80	10000	100	10000	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	200	—	250	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Read-Modify-Write Cycle)	t _{RWS}	130	10000	160	10000	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	55	—	ns	14
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	65	—	75	—	ns	14
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	20	—	25	—	ns	12
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	25	ns	7
Address Access Time	t _{AA}	—	40	—	45	ns	7, 9
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	25	—	ns	
Write Command Pulse Width	t _{WCP}	15	—	20	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	ns	12
Data-in Hold Time	t _{DH}	15	—	20	—	ns	12
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEHL}	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t _{CHR}	15	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t _{RPC}	10	—	10	—	ns	



Read Transfer Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
\overline{DT} Hold Time Referenced to \overline{RAS}	tRDH	70	10000	90	10000	ns	
\overline{DT} Hold Time Referenced to \overline{CAS}	tCDH	20	—	25	—	ns	
\overline{DT} Hold Time Referenced to Column Address	tADH	30	—	35	—	ns	
\overline{DT} Precharge Time	tDTP	40	—	45	—	ns	
\overline{DT} to \overline{RAS} Delay Time	tDRD	70	—	90	—	ns	
SC to \overline{RAS} Setup Time	tSRS	30	—	30	—	ns	
1st SC to \overline{RAS} Hold Time	tSRH	85	—	105	—	ns	
1st SC to \overline{CAS} Hold Time	tSCH	30	—	35	—	ns	
1st SC to Column Address Hold Time	tSAH	50	—	55	—	ns	
Last SC to \overline{DT} Delay Time	tSDD	5	—	5	—	ns	
1st SC to \overline{DT} Hold Time	tSDH	15	—	15	—	ns	
Serial Data-in to 1st SC Delay Time	tSZS	0	—	0	—	ns	
Serial Clock Cycle Time	tSCC	30	—	30	—	ns	
SC Pulse Width	tSC	10	—	10	—	ns	
SC Precharge Time	tSCP	10	—	10	—	ns	
SC Access Time	tSCA	—	25	—	25	ns	15
Serial Data-out Hold Time	tSOH	5	—	5	—	ns	
Serial Data-in Setup Time	tSIS	0	—	0	—	ns	
Serial Data-in Hold Time	tSIH	15	—	20	—	ns	
\overline{RAS} to Column Address Delay Time	tRAD	15	40	20	55	ns	
Column Address to \overline{RAS} Lead Time	tRAL	40	—	45	—	ns	
\overline{DT} High Hold Time to \overline{RAS} Precharge	tDTHH	25	—	30	—	ns	

Pseudo Transfer Cycle, Write Transfer Cycle

Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
\overline{SE} Setup Time Referenced to \overline{RAS}	tES	0	—	0	—	ns	
\overline{SE} Hold Time Referenced to \overline{RAS}	tEH	10	—	15	—	ns	
SC Setup Time Referenced to \overline{RAS}	tSRS	30	—	30	—	ns	
\overline{RAS} to SC Delay Time	tSRD	25	—	25	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{RAS}	tSRZ	10	45	10	50	ns	
\overline{RAS} to Serial Data-in Delay Time	tSID	45	—	50	—	ns	
Serial Clock Cycle Time	tSCC	30	—	30	—	ns	
SC Pulse Width	tSC	10	—	10	—	ns	
SC Precharge Time	tSCP	10	—	10	—	ns	
SC Access Time	tSCA	—	25	—	25	ns	15
\overline{SE} Access Time	tSEA	—	25	—	25	ns	15
Serial Data-out Hold Time	tSOH	5	—	5	—	ns	
Serial Write Enable Setup Time	tSWS	5	—	5	—	ns	
Serial Data-in Setup Time	tSIS	0	—	0	—	ns	
Serial Data-in Hold Time	tSIH	15	—	20	—	ns	



Serial Read Cycle, Serial Write Cycle


Parameter	Symbol	HM538121A-8		HM538121A-10		Unit	Note
		Min	Max	Min	Max		
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	ns	
Access Time from SC	t_{SCA}	—	25	—	25	ns	15
Access Time from \overline{SE}	t_{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{SE}	t_{SEZ}	—	20	—	25	ns	5
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold time	t_{SIH}	15	—	20	—	ns	
Serial Write Enable Setup Time	t_{SWS}	5	—	5	—	ns	
Serial Write Enable Hold Time	t_{SWH}	15	—	20	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	5	—	5	—	ns	
Serial Write Disable Hold Time	t_{SWIH}	15	—	20	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - When $t_{RCD} > t_{RCD}(\max)$ or $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 - Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 - $t_{OFF1}(\max)$, $t_{OFF2}(\max)$ and $t_{SEZ}(\max)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 - Assume that $t_{RCD} > t_{RCD}(\max)$ and $t_{RAD} > t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - When $t_{RCD} > t_{RCD}(\max)$ and $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} .
 - When $t_{RCD} > t_{RCD}(\max)$ and $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{AA} .
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 - When $t_{WCS} > t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 - These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 - Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 - When $t_{AWD} > t_{AWD}(\min)$ and $t_{CWD} > t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{OE} prior to applying data to the device.
 - Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 - After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



Note: *1. This cycle becomes a normal mode write cycle when $\overline{\text{WE}}$ is high and a mask write cycle when $\overline{\text{WE}}$ is low.




• Delayed Write Cycle



Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.


• Read-Modify-Write Cycle



Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.




• Page Mode Write Cycle (Delayed Write)




Note: *1. This cycle becomes a normal mode write cycle when \overline{WE} is high and a mask write cycle when \overline{WE} is low.

• RAS Only Refresh Cycle




• CAS Before RAS Refresh Cycle



0088-15


• Hidden Refresh Cycle




0088-16




• Pseudo Transfer Cycle




• Write Transfer Cycle



• Serial Read Cycle



• Serial Write Cycle



HM538122 Series

Preliminary

131,072 x 8-Bit Multiport CMOS Video Random Access Memory

DESCRIPTION

The HM538122 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function.

It also provides logic operation mode to simplify its operation. In this mode, logic operation between memory data and input data can be executed by using internal logic-arithmetic unit.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM 128k-word x 8-Bit
 - SAM 256-word x 8-Bit
- Access Time RAM 100 ns/100 ns/120 ns/150 ns (max)
- SAM 30 ns/35 ns/40 ns/50 ns (max)
- Cycle Time RAM 190 ns/190 ns/220 ns/260 ns (min)
- SAM 30 ns/40 ns/40 ns/60 ns (min)
- Low Power
 - Active RAM 495 mW (max)
 - SAM 468 mW (max)
 - Standby 40 mW (max)
- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- 2 Types of Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Real Time Read Transfer Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION


Part No.	Access Time		Package
	RAM	SAM	
HM538122JP-10	100 ns	30 ns	400 mil
HM538122JP-11	100 ns	35 ns	40-pin
HM538122JP-12	120 ns	40 ns	Plastic SOJ
HM538122JP-15	150 ns	50 ns	(CP-40D)

PIN DESCRIPTION


Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Enable
$\overline{\text{DT/OE}}$	Data Transfer/Output Enable
SC	Serial Clock
$\overline{\text{SE}}$	SAM Port Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	Non Connection



PIN OUT



■ BLOCK DIAGRAM



■ PIN FUNCTION

\overline{RAS} (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of \overline{RAS} . The input level of those signals determine the operation cycle of the HM538122.

• Table 1. Operation Cycles of the HM538122

Input Level At The Falling Edge of \overline{RAS}				Operation Cycle
CAS	$\overline{DT}/\overline{OE}$	\overline{WE}	\overline{SE}	
H	H	H	X	RAM Read/Write
H	H	L	X	Mask Write
H	L	H	X	Read Transfer
H	L	L	H	Pseudo Transfer
H	L	L	L	Write Transfer
L	X	H	X	CBR Refresh
L	X	L	X	Logic Operation Set/Reset

Note: X: Don't care.

\overline{CAS} (input pin): Column address is put into chip at the falling edge of \overline{CAS} . \overline{CAS} controls output impedance of I/O in RAM.

A_0-A_8 (input pins): Row address is determined by A_0-A_8 level at the falling edge of \overline{RAS} . Column address is determined by A_0-A_7 level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

\overline{WE} (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538122 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

$I/O_0-I/O_7$ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

$\overline{DT}/\overline{OE}$ (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

\overline{SE} (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial

write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀–SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

■ OPERATION OF HM538122

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high, at the falling edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data is output through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)

($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

• Normal Mode Write Cycle (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after \overline{RAS} is set low, a write cycle is executed and I/O data is written at the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling edge. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables write after read to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and setting \overline{OE} high.

• Mask Write Mode (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS}

is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70%–80%. This product is based on static column mode, therefore address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s), t_{RFSP} max (100 μ s).

• Transfer Operation

HM538122 provides the transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} .

They have the following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Read transfer cycle: RAM → SAM
 - (b) Write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O)
 - Read transfer cycle: SI/O output
 - Pseudo transfer cycle, write transfer cycle: SI/O input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low and \overline{WE} high at the falling edge of \overline{RAS} . The row address data (256 x 8-bit) determined by this cycle is transferred synchronously at the rising of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address.

This cycle can access SAM serially even during transfer (real time read transfer). In this case, the timing t_{SDP} (min) is specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge, and t_{SDH} (min) between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge (see figure 1).

If read transfer cycle is executed, SI/O becomes output state. When the previous transfer cycle is either pseudo transfer cycle or write transfer cycle and SI/O is in input state, uncertain data is output after t_{PLZ} (min) after the \overline{RAS} falling edge. Before that, input should be set high impedance to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high at the falling edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.




Figure 1. Real Time Read Transfer

Write Transfer Cycle ($\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WE}}$ low, and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{\text{RAS}}$. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after $\overline{\text{RAS}}$ becomes high. SAM access is inhibited during $\overline{\text{RAS}}$ low. In this period, SC should not be raised.

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. If $\overline{\text{SE}}$ is set high SI/O becomes high impedance and internal pointer is incremented at the SC rising edge.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so $\overline{\text{SE}}$ high can mask data for SAM.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cy-

cles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits.

To distinguish this cycle from data transfer cycle, $\overline{\text{DT/OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because $\overline{\text{CAS}}$ circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, $\overline{\text{WE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT/OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

• Logic Operation Mode

The HM538122 supports logic operation capability on RAM port. It performs logic operations between the memory cell data and input data in logic operation mode cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle ($\overline{\text{CAS}}$ and $\overline{\text{WE}}$ Low at the falling edge of $\overline{\text{RAS}}$)

In logic operation set/reset cycle, the following operations are performed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

Figure 2 shows the timing for logic operation set/reset cycle. This cycle starts when $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are low at the falling edge of $\overline{\text{RAS}}$. In this cycle, logic operation codes and mask data are programmed by row address and I/O pin at the falling edge of $\overline{\text{RAS}}$ respectively. When write cycle is performed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle is performed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. In normal mode, mask data is available only for one $\overline{\text{RAS}}$ cycle. Here, the mask data programmed in normal mode is named as "temporary mask data" and the one

programmed in logic operation set/reset cycle is named as "mask data".

(1) Selection of logic operations and logic operation mode set/reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A_0-A_3 levels at the falling edge of $\overline{\text{RAS}}$. (A_4-A_8 are Don't care.) Logic operation codes (A_3, A_2, A_1, A_0) = (0, 1, 0, 1) resets the logic operation mode. When write cycle is performed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O should be at high level at the falling edge of $\overline{\text{RAS}}$ in logic operation set/reset cycle when mask data is not used.

(2) Mask data programming

High/low level of I/O at the falling edge of $\overline{\text{RAS}}$ functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.




Figure 2. Logic Operation Set/Reset

0085-4

• Table 2. Logic Code

Logic Code				Symbol	Write Data	Notes
A3	A2	A1	A0			
0	0	0	0	Zero	0	Logic Operation Mode Set
0	0	0	1	AND1	$D_i \cdot M_i$	
0	0	1	0	AND2	$\overline{D_i} \cdot M_i$	
0	0	1	1	—	M_i	
0	1	0	0	AND3	$D_i \cdot \overline{M_i}$	
0	1	0	1	THROUGH	D_i	Logic Operation Mode Reset
0	1	1	0	EOR	$\overline{D_i} \cdot M_i + D_i \cdot \overline{M_i}$	Logic Operation Mode Set
0	1	1	1	OR1	$D_i + M_i$	
1	0	0	0	NOR	$\overline{D_i} \cdot \overline{M_i}$	
1	0	0	1	ENOR	$D_i \cdot M_i + \overline{D_i} \cdot \overline{M_i}$	
1	0	1	0	INV1	$\overline{D_i}$	
1	0	1	1	OR2	$\overline{D_i} + M_i$	
1	1	0	0	INV2	$\overline{M_i}$	
1	1	0	1	OR3	$D_i + \overline{M_i}$	
1	1	1	0	NAND	$\overline{D_i} \cdot \overline{M_i}$	
1	1	1	1	One	1	

Notes: Di: External data-in
Mi: The data of the memory cell




Figure 3. 2 Types of Mask Write Function and Logic Operation Function



Also, temporary mask data is programmed by falling \overline{WE} at the falling edge of \overline{RAS} in logic operation mode cycle after mask data is programmed in logic operation set/reset cycle. In this case, temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O when temporary mask data is set. Figure 4 shows write mask and logic operations. These functions are useful when RAM port is deviced into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask data.

Write Cycle in Logic Operation Mode (Early Write, Delayed Write, Page Mode)

Write cycle after logic operation set cycle is logic operation mode cycle. In this cycle, the following read-modify-write operation is performed internally.

- (1) Reading memory data in given address into internal bus
- (2) Performing operation between input data and memory data
- (3) Writing the result of (2) into address given by (1)

Figure 4 shows sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation, destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 4. Sequence of Raster Operation

0085-6

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

● Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
2. - 3.0V for pulse width 10 ns.

● DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	90	—	90	—	80	—	70	mA	\overline{RAS} , \overline{CAS} Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 2
	I_{CC7}	—	160	—	160	—	140	—	120	mA			
Standby Current	I_{CC2}	—	7	—	7	—	7	—	7	mA	$\overline{RAS}, \overline{CAS} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1
	I_{CC8}	—	85	—	70	—	70	—	55	mA			
RAS Only Refresh Current	I_{CC3}	—	90	—	90	—	80	—	70	mA	\overline{RAS} Cycling $\overline{CAS} = V_{IH}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 2
	I_{CC9}	—	150	—	150	—	130	—	110	mA			
Page Mode Current	I_{CC4}	—	115	—	115	—	105	—	95	mA	\overline{CAS} Cycling $\overline{RAS} = V_{IL}$ $t_{PC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 3
	I_{CC10}	—	185	—	185	—	160	—	140	mA			
CAS Before RAS Refresh Current	I_{CC5}	—	80	—	80	—	70	—	60	mA	\overline{RAS} Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1
	I_{CC11}	—	130	—	130	—	110	—	90	mA			
Data Transfer Current	I_{CC6}	—	115	—	115	—	110	—	100	mA	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	1, 2
	I_{CC12}	—	185	—	185	—	160	—	140	mA			
Input Leakage Current	I_{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA			
Output Leakage Current	I_{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA			
Output High Voltage	V_{OH}	2.4	—	2.4	—	2.4	—	2.4	—	V	$I_{OH} = - 2 \text{ mA}$		
Output Low Voltage	V_{OL}	—	0.4	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 4.2 \text{ mA}$		

Notes: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition ($I_{I/O} = I_{S/I/O} = 0 \text{ mA}$).
2. Address can be changed less than three times in one \overline{RAS} cycle.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
4. I_{CC2} and I_{CC8} are measured with address fixed.



HM538122 Series


- **Capacitance** ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{ MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clocks	C_{I2}	—	—	5	pF
I/O, SI/O	$C_{I/O}$	—	—	7	pF

- **AC Electrical Characteristics** ($T_A = 0\text{ to }+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$), 1, 11

Test Conditions

Input Rise and Fall Time	5 ns
Output Load	See figures
Input Timing Reference Levels	0.8V, 2.4V
Output Timing Reference Levels	0.4V, 2.4V



Note: *1. Including scope and jig.

Common Parameter

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	190	—	190	—	220	—	260	—	ns	
RAS Precharge Time	t_{RP}	80	—	80	—	90	—	100	—	ns	
RAS Pulse Width	t_{RAS}	100	10000	100	10000	120	10000	150	10000	ns	
CAS Pulse Width	t_{CAS}	30	10000	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	15	—	15	—	15	—	20	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	20	—	20	—	20	—	25	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	25	70	25	70	25	85	30	110	ns	5, 6
$\overline{\text{RAS}}$ Hold Time	t_{RSH}	30	—	30	—	35	—	40	—	ns	
$\overline{\text{CAS}}$ Hold Time	t_{CSH}	100	—	100	—	120	—	150	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	3	50	3	50	ns	8
Refresh Period	t_{REF}	—	8	—	8	—	8	—	8	ms	
$\overline{\text{DT}}$ to RAS Setup Time	t_{DTS}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{DT}}$ to RAS Hold Time	t_{DTH}	15	—	15	—	15	—	20	—	ns	
Data-in to $\overline{\text{OE}}$ Delay Time	t_{DZO}	0	—	0	—	0	—	0	—	ns	
Data-in to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	0	—	0	—	ns	



Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t_{AA}	—	45	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t_{OFF1}	—	25	—	25	—	30	—	40	ns	7
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t_{OFF2}	—	25	—	25	—	30	—	40	ns	7
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	10	—	10	—	ns	12
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t_{PC}	55	—	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	15	—	20	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	50	—	50	—	60	—	75	ns	
$\overline{\text{RAS}}$ Pulse Width in Page Mode	t_{RASP}	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Write Cycle (RAM), Page Mode Write Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	0	—	0	—	ns	9
Write Command Hold Time	t_{WCH}	25	—	25	—	25	—	30	—	ns	
Write Command Pulse Width	t_{WCP}	15	—	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	30	—	30	—	35	—	40	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t_{DH}	25	—	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	15	—	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	10	—	10	—	15	—	20	—	ns	
Page Mode Cycle Time	t_{PC}	55	—	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	15	—	20	—	ns	
$\overline{\text{RAS}}$ Pulse Width in Page Mode	t_{RASP}	0.1	100	0.1	100	0.12	100	0.15	100	μs	

Read-Modify-Write Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	255	—	255	—	295	—	350	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RWS}	165	10000	165	10000	195	10000	240	10000	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	65	—	65	—	75	—	90	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	80	—	80	—	95	—	120	—	ns	9



Read-Modify-Write Cycle (continued)

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{OE} to Data-in Delay Time	t _{ODD}	25	—	25	—	30	—	40	—	ns	
Access Time from \overline{RAS}	t _{RAC}	—	100	—	100	—	120	—	150	ns	2, 3
Access Time from \overline{CAS}	t _{CAC}	—	30	—	30	—	35	—	40	ns	3, 5
Access Time from \overline{OE}	t _{OAC}	—	30	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	45	—	55	—	70	ns	3, 6
\overline{RAS} to Column Address Delay	t _{RAD}	20	55	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to \overline{OE}	t _{OFF2}	—	25	—	25	—	30	—	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	0	—	ns	
Write Command to \overline{RAS} Lead Time	t _{RWL}	30	—	30	—	35	—	40	—	ns	
Write Command to \overline{CAS} Lead Time	t _{CWL}	30	—	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	25	—	30	—	ns	10
\overline{WE} to \overline{RAS} Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
Mask Data to \overline{RAS} Setup Time	t _{MS}	0	—	0	—	0	—	0	—	ns	
Mask Data to \overline{RAS} Hold Time	t _{MH}	15	—	15	—	15	—	20	—	ns	
\overline{OE} Hold Time Referenced to \overline{WE}	t _{OEH}	10	—	10	—	15	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{CAS} Setup Time (CAS Before \overline{RAS} Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
\overline{CAS} Hold Time (CAS Before \overline{RAS} Refresh Cycle)	t _{CHR}	20	—	20	—	25	—	30	—	ns	
\overline{RAS} Precharge to \overline{CAS} Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Transfer Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{WE} to \overline{RAS} Setup Time	t _{WS}	0	—	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	t _{WH}	15	—	15	—	15	—	20	—	ns	
\overline{SE} to \overline{RAS} Setup Time	t _{ES}	0	—	0	—	0	—	0	—	ns	
\overline{SE} to \overline{RAS} Hold Time	t _{EH}	15	—	15	—	15	—	20	—	ns	
\overline{RAS} to SC Delay Time	t _{SRD}	25	—	30	—	30	—	35	—	ns	
SC to \overline{RAS} Setup Time	t _{SRS}	30	—	40	—	40	—	45	—	ns	
\overline{DT} Hold Time from \overline{RAS}	t _{RDH}	80	—	90	—	90	—	110	—	ns	
\overline{DT} Hold Time from \overline{CAS}	t _{CDH}	20	—	30	—	30	—	45	—	ns	
Last SC to \overline{DT} Delay Time	t _{SDD}	5	—	5	—	5	—	10	—	ns	
First SC to \overline{DT} Hold Time	t _{SDH}	20	—	25	—	25	—	30	—	ns	
\overline{DT} to \overline{RAS} Lead Time	t _{DTL}	50	—	50	—	50	—	50	—	ns	

Transfer Cycle (continued)

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
\overline{DT} Hold Time Referenced to RAS High	t _{DTTH}	20	—	25	—	25	—	30	—	ns	
\overline{DT} Precharge Time	t _{DTP}	30	—	35	—	35	—	40	—	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	—	60	—	60	—	75	—	ns	
Serial Data Input to \overline{RAS} to Delay Time	t _{SZR}	—	10	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from RAS	t _{SRZ}	10	50	10	60	10	60	10	75	ns	7
RAS to S _{out} (Low-Z) Delay Time	t _{RLZ}	5	—	10	—	10	—	10	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Serial Clock Cycle Time	t _{SCC2}	40	—	40	—	40	—	60	—	ns	13
Access Time from SC	t _{SCA}	—	30	—	35	—	40	—	50	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	35	—	40	—	50	ns	4
Access Time from \overline{SE}	t _{SEA}	—	25	—	30	—	30	—	40	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from SE	t _{SEZ}	—	25	—	25	—	25	—	30	ns	7

Serial Write Cycle

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	40	—	60	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t _{SWs}	0	—	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t _{SWH}	30	—	35	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	0	—	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	30	—	35	—	35	—	50	—	ns	




Logic Operation Mode

Parameter	Symbol	HM538122-10		HM538122-11		HM538122-12		HM538122-15		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Hold Time (Logic Operation Set/Reset Cycle)	t _{FCHR}	90	—	100	—	100	—	120	—	ns	
RAS Pulse Width in Write Cycle	t _{RFS}	140	10000	165	10000	165	10000	200	10000	ns	
CAS Pulse Width in Write Cycle	t _{CFS}	60	—	70	—	70	—	80	—	ns	
CAS Hold Time in Write Cycle	t _{FCSH}	140	—	165	—	165	—	200	—	ns	
RAS Hold Time in Write Cycle	t _{FRSH}	60	—	70	—	70	—	80	—	ns	
Write Cycle Time	t _{FRC}	230	—	265	—	265	—	310	—	ns	
Page Mode Cycle Time (Write Cycle)	t _{FPC}	85	—	100	—	100	—	120	—	ns	
Pulse Width in Page Mode	t _{RFSP}	0.14	100	0.14	100	0.165	100	0.2	100	μs	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assume that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 5. When $t_{RCD} \geq t_{RCD}(\text{max})$ or $t_{RAD} \leq t_{RAD}(\text{max})$, access time is specified by t_{CAC} .
 6. When $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$, access time is specified by t_{AA} .
 7. $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 8. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
 9. When $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
When $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CWD} \geq t_{CWD}(\text{min})$, the cycle is a read-modify-write cycle; the data of the selected address is read out from a data output pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
 10. These parameters are referenced to \overline{CAS} falling edge in early write cycles or to \overline{WE} falling edge in delayed write or read-modify-write cycles.
 11. After power-up, pause for 100 μs or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 12. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 13. t_{SCC2} is defined as the last SAM cycle time before read transfer in read transfer cycle (1).
 14. When I/O or SI/O is in the output state, data input signals must not be applied to I/O or SI/O.
 15. When \overline{SE} is low after power on, SI/O is in the output state. Data input signals must not be applied to SI/O in this time.
 16. When \overline{CAS} and $\overline{DT/OE}$ are both low after power on, it is possible that I/O is in the output state. Data input signals must not be applied to I/O in this time.

■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case the I/O is high at the falling edge of RAS.




• Delayed Write Cycle



Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.


• Read-Modify-Write Cycle




Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




• CAS Before RAS Refresh Cycle



• Hidden Refresh Cycle




• Read Transfer Cycle (1)



- Notes: *1. When the previous data transfer cycle is a read transfer cycle, it is defined as read transfer cycle (1).
 *2. SE is in low level. (When SE is high, SI/O becomes high impedance.)



• Read Transfer Cycle (2)




Notes: *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is defined as read transfer cycle (2).


*2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance.)




• Pseudo Transfer Cycle



• Write Transfer Cycle




• Serial Read Cycle



0085-23

Note: 1. Address 0 is accessed next to address 255.

• Serial Write Cycle




0085-24

Notes: 1. When $\overline{\text{SE}}$ is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.
2. Address 0 is accessed next to address 255.



• Logic Operation Set/Reset Cycle




0085-25

- Notes: *1. Logic code A₀-A₃.
- *2. Write mask data.

• Logic Operation Mode Timing Waveforms

Early Write Cycle




0085-26

- Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .




Delay Write Cycle



Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.




Page Mode Write Cycle (Delayed Write)



0085-28

Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.

Page Mode Write Cycle (Early Write)



Note: *1. When \overline{WE} is high, all the data on I/Os can be written into the memory cell. When \overline{WE} is low, the data on I/Os are not written except for the case that the I/O is high at the falling edge of RAS.



HM538123 Series

131,072-Word x 8-Bit Multiport CMOS Video RAM

DESCRIPTION


The HM538123 is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a write mask function. In addition, it has two new functions. Flash write clears the data of one row in one cycle in RAM. Special read transfer internally detects that the last address in SAM is read and transfers the next data of one row automatically from RAM if a transfer cycle has previously been executed. These functions make it easier to use the HM538123.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM128k-word x 8-bit
 - SAM256-word x 8-bit
- Access Time
 - RAM100 ns/120 ns/150 ns (max)
 - SAM30 ns/40 ns/50 ns (max)
- Cycle Time
 - RAM190 ns/220 ns/260 ns (min)
 - SAM30 ns/40 ns/60 ns (min)
- Low Power
 - Active
 - RAM385 mW (max)
 - SAM275 mW (max)
 - Standby40 mW (max)
- High-Speed Page Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Special Read Transfer Cycle Capability
- Flash Write Cycle Capability
- 3 Variations of Refresh (8 ms/512 Cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

ORDERING INFORMATION

Part No.	Access Time	Package
HM538123JP-10	100 ns	400 mil
HM538123JP-12	120 ns	40-pin
HM538123JP-15	150 ns	Plastic SOJ (CP-40D)



PIN OUT




PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Inputs
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Data Register Empty Flag
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



■ BLOCK DIAGRAM



■ PIN FUNCTION

RAS (input pin): \overline{RAS} is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in Table 1 are input at the falling edge of \overline{RAS} . The input level of those signals determine the operation cycle of the HM538123.

• Table 1. Operation Cycles of the HM538123

Input Level at the Falling Edge of \overline{RAS}					Operation Cycle
\overline{CAS}	$\overline{DT}/\overline{OE}$	\overline{WE}	\overline{SE}	DSF	
H	H	H	X	L	RAM Read/Write
H	H	H	X	H	Color Register Set
H	H	L	X	L	Mask Write
H	H	L	X	H	Flash Write
H	L	H	X	L	Special Read
H	L	H	X	H	Initialization
H	L	L	H	X	Special Read
H	L	L	L	X	Pseudo Transfer
L	X	X	X	X	Write Transfer
L	X	X	X	X	CBR Refresh

Note: X; Don't care.

CAS (input pin): Column address is put into chip at the falling edge of \overline{CAS} . \overline{CAS} controls output impedance of I/O in RAM.

A₀-A₈ (input pins): Row address is determined by A₀-A₈ level at the falling edge of \overline{RAS} . Column address is determined by A₀-A₇ level at the falling edge of \overline{CAS} . In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): \overline{WE} pin has two functions at the falling edge of \overline{RAS} and after. When \overline{WE} is low at the falling edge of \overline{RAS} , the HM538123 turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. (\overline{WE} level at the falling edge of \overline{RAS} is don't care in read cycle.) When \overline{WE} is high at the falling edge of \overline{RAS} , a normal write cycle is executed. After that, \overline{WE} switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by \overline{WE} level at the falling edge of \overline{RAS} . When \overline{WE} is low, data is transferred from SAM to RAM (data is written into RAM), and when \overline{WE} is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀-I/O₇ (input/output pins): I/O pins function as mask data at the falling edge of \overline{RAS} (in mask write and flash write mode). Data is written only on high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM.

DT/OE (input pin): $\overline{DT}/\overline{OE}$ pin functions as \overline{DT} (data transfer) pin at the falling edge of \overline{RAS} and as \overline{OE} (output enable) pin after that. When \overline{DT} is low at the falling edge of \overline{RAS} , this cycle becomes a transfer cycle. When \overline{DT} is high at the falling edge of \overline{RAS} , RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data is output from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is put into the SAM data register.

SE (input pin): \overline{SE} pin activates SAM. When \overline{SE} is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not put into the SAM data register in serial write cycle. \overline{SE} can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.



SI/O₀–SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a special read transfer cycle or special read initialization cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special data input flag pin. It is set to high when new functions such as color register set, special read transfer, and flash write, are used.

QSF (output pin): The HM538123 has a double buffer organization which includes two SAM data registers to relax the restriction on timings of DT/OE and SC in real time transfer cycle. QSF flag turns high when output from one of SAM data registers finished (data register empty flag). If the condition is detected and special read transfer cycle is executed, data is transferred to the empty register. SC (serial clock) and data transfer cycle can be set asynchronously because detection of the last address in SAM and change of data register are executed automatically in the chip. It makes the system design flexible.

■ OPERATION OF HM538123

• Operation of RAM Port

RAM Read Cycle ($\overline{DT}/\overline{OE}$ High, \overline{CAS} High, DSF Low at the Falling Edge of \overline{RAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data is output through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

RAM Write Cycle

(Early Write, Delayed Write, Read Modify Write)
($\overline{DT}/\overline{OE}$ High, \overline{CAS} High, DSF Low at the Falling Edge of \overline{RAS})

• Normal Mode Write Cycle

(\overline{WE} High at the Falling Edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read modify write cycle and enables read/write to execute in the same address cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

• Mask Write Mode

(\overline{WE} Low at the Falling Edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode cycle which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is preserved. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode cycle, the mask data is preserved during the page access.

High-Speed Page Mode Cycle ($\overline{DT}/\overline{OE}$ High, \overline{CAS} High, DSF Low at the Falling Edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle and is higher than the standard page mode cycle by 70–80%. This product is based on static column mode, therefore, address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RAS} max (10 μ s).


Flash Write Function (See Figure 1)

• Color Register Set Cycle ($\overline{CAS}-\overline{DT}/\overline{OE}-\overline{WE}$ High, DSF High at the Falling Edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it preserves the data until reset. The data set is just as same as in the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and early write and delayed write cycle can be executed. In this cycle, memory array access is not executed, so it is unnecessary to give row and column addresses.

• Flash Write Cycle ($\overline{CAS}-\overline{DT}/\overline{OE}$ High, \overline{WE} Low, DSF High at the Falling Edge of \overline{RAS})

In a flash write cycle, a row of data (256 x 8 bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also possible to mask I/O in this cycle. When $\overline{CAS}-\overline{DT}/\overline{OE}$ is set high, \overline{WE} is low, and DSF is high at the falling edge of \overline{RAS} , this cycle starts. Then, the row address to clear is given to row address and mask data is to I/O. Mask data is as same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is preserved. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/512 of the usual cycle time.



0111-3

Figure 1. Use of Flash Write



• Transfer Operation

The HM538123 provides the special read initialization cycle, special read transfer cycle, pseudo transfer cycle, and write transfer cycle as data transfer cycles. These transfer cycles are set by driving $\overline{DT/OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle)
- (2) Determine direction of data transfer
 - (a) Special read initialization cycle, Special read transfer cycle: RAM → SAM
 - (b) write transfer cycle: RAM ← SAM
- (3) Determine input or output of SAM I/O pin (SI/O)
 - Special read initialization cycle: SI/O output
 - Pseudo transfer cycle, write transfer cycle: SI/O Input
- (4) Determine first SAM address to access (SAM start address) after transferring at column address. When SAM start address is not changed, neither \overline{CAS} nor address need to be set because SAM start address can be latched internally.

Special Read Initialization Cycle (\overline{CAS} High, $\overline{DT/OE}$ Low, \overline{WE} High, DSF Low at the Falling Edge of \overline{RAS})

If \overline{CAS} is high, $\overline{DT/OE}$ is low, \overline{WE} high, and DSF low at the falling edge of \overline{RAS} , this cycle becomes a special read initialization cycle. Special read initialization is used (1) to start special read transfer operation and (2) to switch SAM

input/output pin (SI/O) set in input state by pseudo transfer cycle or write transfer cycle, to output state.

If the clock is set as mentioned before, address of SAM transfer word line is set to row address and first SAM address to access (SAM start address) to column address, it becomes possible to execute SAM read after t_{SRD} (min) after \overline{RAS} is high. In this cycle, SI/O outputs uncertain data after the \overline{RAS} falling edge. So when SAM is in input state before executing this cycle, it is necessary to stop input before the \overline{RAS} falling edge.

SAM access is inhibited while \overline{RAS} is low in this cycle. SC should not be raised during \overline{RAS} low.

Special Read Transfer Cycle (\overline{CAS} High, $\overline{DT/OE}$ Low, \overline{WE} High, DSF High at the Falling Edge of \overline{RAS})

Ordinary multiport video RAM has some problems; (1) severe limitation on timings between processor clock $\overline{DT/OE}$ and CRT clock SC, (2) complicated external control circuit to detect SAM last address externally and to insert transfer cycle synchronously. Special read transfer cycle makes it possible to relax the timing limitations and to set serial clock (SC) and transfer cycle perfectly synchronously.

Figure 2 shows the block diagram for a special read transfer. SAM double buffers are composed of two data registers (DR). When data is read out from DR0 serially, special read transfer cycle transfers a row of RAM data, which will be read from SAM next, to DR1.

The end of data read from DR0 is detected internally and data register switching circuit automatically switches to DR1 output. So data can be output continuously.




Figure 2. Block Diagram for Special Read Transfer

Figure 3 shows special read transfer operation sequence. QSF flag indicates that reading out from data register has finished (data register empty flag), and special read transfer can be executed while QSF is high. At first, special read operation starts by executing a special read initialization cycle. So QSF becomes high, the processor gives row address and SAM start address, which is needed next, to the memory, and inserts a special read transfer cycle. Data register becomes full after a special read transfer cycle, so QSF becomes low during the cycle. When the last SAM address is accessed, QSF becomes high and the data register, which outputs from the next SAM address, changes, and serial access can be executed.

By executing these handshakes, serial clock and transfer cycle can be executed perfectly asynchronously, and flexibility of the system design is improved.

Special read transfer cycle is set by making \overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high, and \overline{DSF} high at the falling edge of \overline{RAS} (same as for special read initialization cycle except \overline{DSF}). Like in other transfer cycles, the address of the word line to transfer into data register is specified by row address and SAM start is specified by column address. When the last SAM address data is output, the next data is output from the SAM start address specified by this \overline{RAS} cycle. This transfer cycle can be executed asynchronously with

SAM cycle. However, it is necessary to execute SAM access after \overline{RAS} becomes high after SAM start address is specified by \overline{RAS} cycle. (See Figure 4).

QSF should be high at the falling edge of \overline{RAS} to execute a special read transfer cycle. A cycle whose QSF is low is neglected (refresh is executed). When the previous transfer cycle is a pseudo transfer or write transfer cycle and SI/O is in input state, special read transfer cycle cannot be used (neglected). Special read initialization cycle is required to switch SI/O to output state.

Pseudo Transfer Cycle (\overline{CAS} High, $\overline{DT}/\overline{OE}$ Low, \overline{WE} Low, and \overline{SE} High at the Falling Edge of \overline{RAS})

Pseudo transfer cycle is available for switching SI/O from output state to input state because data in RAM isn't rewritten. This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, and \overline{SE} high, at the falling edge of \overline{RAS} . The output buffer in SI/O becomes high impedance within t_{SRZ} (max) from the \overline{RAS} falling edge. Data should be input to SI/O later than t_{SID} (min) to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high, like in the special read initialization cycle. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC should not be raised.




Figure 3. Special Read Transfer Operation Sequence

0111-5






Figure 4. The Restriction of Special Read Transfer

Write Transfer Cycle ($\overline{\text{CAS}}$ High, $\overline{\text{DT/OE}}$ Low, $\overline{\text{WE}}$ Low, and $\overline{\text{SE}}$ Low at the Falling Edge of $\overline{\text{RAS}}$)

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of $\overline{\text{RAS}}$. The column address is specified as the first address to serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after $\overline{\text{RAS}}$ becomes high. SAM access is inhibited during $\overline{\text{RAS}}$ low. In this period, SC should not be raised.

• SAM Port Operation

Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is special read initialization cycle or special read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When the last address is accessed at the state of QSF low (data register is full), it is signaled to external circuits that special read transfer is enabled by making QSF high. Next, after SAM access, output data register is switched, then the row address data given by previous special read transfer cycle is output from the SAM start address. If special read transfer isn't performed (QSF high), the column address 0 of the same row address is accessed after the last address is accessed.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is programmed into data register at the SC rising edge like in the serial read cycle. If $\overline{\text{SE}}$ is high, SI/O data isn't input into data register. Internal pointer is incremented according to the SC rising edge, so $\overline{\text{SE}}$ high can be used to mask data for SAM.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is performed by accessing all 512 row addresses every 8 ms. There are three refresh cycles: (1) $\overline{\text{RAS}}$ only refresh cycle, (2) $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate $\overline{\text{RAS}}$ such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required for accessing all row addresses every 8 ms.

$\overline{\text{RAS}}$ Only Refresh Cycle: $\overline{\text{RAS}}$ only refresh cycle is performed by activating only $\overline{\text{RAS}}$ cycle with $\overline{\text{CAS}}$ fixed to high by inputting the row address (= refresh address) from external circuits. In this cycle, output is high-impedance and power

HM538123 Series

er dissipation is less than that of normal read/write cycles because $\overline{\text{CAS}}$ internal circuits don't operate. To distinguish this cycle from data transfer cycle, $\overline{\text{DT}}/\overline{\text{OE}}$ should be high at the falling edge of $\overline{\text{RAS}}$.

CBR Refresh Cycle: CBR refresh cycle is set by activating $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$. In this cycle, refresh address need not to be input through external circuits because it is input through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered like in

$\overline{\text{RAS}}$ only refresh cycles because $\overline{\text{CAS}}$ circuits don't operate.

Hidden Refresh Cycle: Hidden refresh cycle performs refresh by reactivating $\overline{\text{RAS}}$ when $\overline{\text{DT}}/\overline{\text{OE}}$ and $\overline{\text{CAS}}$ keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register, selector), organized as fully static circuitry, don't require refresh.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

Notes: 1. All voltages referenced to V_{SS} .
2. - 3.0V for pulse width \leq 10 ns.

• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Test Conditions		Note
		Min	Max	Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	70	—	60	—	50	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$ $\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
	I_{CC7}	—	120	—	100	—	80	mA			
Standby Current	I_{CC2}	—	7	—	7	—	7	mA	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC8}	—	50	—	40	—	30	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	60	—	50	—	40	mA	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC9}	—	110	—	90	—	70	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Page Mode	I_{CC4}	—	65	—	55	—	45	mA	$\overline{\text{CAS}}$ Cycling $\overline{\text{RAS}} = V_{IL}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC10}	—	115	—	95	—	75	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC5}	—	60	—	50	—	40	mA	$\overline{\text{RAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC11}	—	110	—	90	—	70	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Data Transfer Current	I_{CC6}	—	90	—	90	—	90	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC12}	—	125	—	125	—	125	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	



• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Input Leakage Current	I_{LI}	-10	10	-10	10	-10	10	μA		
Output Leakage Current	I_{LO}	-10	10	-10	10	-10	10	μA		
Output High Voltage	V_{OH}	2.4	—	2.4	—	2.4	—	V	$I_{OH} = -2\text{mA}$	
Output Low Voltage	V_{OL}	—	0.4	—	0.4	—	0.4	V	$I_{OL} = 4.2\text{mA}$	


• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, Bias: Clock, I/O = V_{CC} , Address = V_{SS})

Item	Symbol	Min	Typ	Max	Unit
Address	C_{I1}	—	—	5	pF
Clock	C_{I2}	—	—	5	pF
I/O, SI/O	$C_{I/O}$	—	—	7	pF

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 11}

Test Conditions

Input Rise and Fall Time: 5 ns
 Output Load: See Figures
 Input Timing Reference Levels: 0.8V, 2.4V
 Output Timing Reference Levels: 0.4V, 2.4V



Note: 1. Including scope & jig.

Common Parameter

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	190	—	220	—	260	—	ns	
RAS Precharge Time	t _{RP}	80	—	90	—	100	—	ns	
RAS Pulse Width	t _{RAS}	10000	100	120	10000	150	10000	ns	
CAS Pulse Width	t _{CAS}	30	10000	35	10000	40	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	15	—	15	—	20	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	20	—	20	—	25	—	ns	
RAS to CAS Delay Time	t _{RCD}	25	70	25	85	30	110	ns	5, 6
RAS Hold Time	t _{RSH}	30	—	35	—	40	—	ns	
CAS Hold Time	t _{CSH}	100	—	120	—	150	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
Transition Time (Rise to Fall)	t _T	3	50	3	50	3	50	ns	
Refresh Period	t _{REF}	—	8	—	8	—	8	ns	
DT to RAS Setup Time	t _{DTS}	0	—	0	—	0	—	ns	
DT to RAS Hold Time	t _{DTH}	15	—	15	—	20	—	ns	
DSF to RAS Setup Time	t _{SFS}	0	—	0	—	0	—	ns	
DSF to RAS Hold Time	t _{SFH}	25	—	25	—	30	—	ns	
Data-in to OE Delay Time	t _{DZO}	0	—	0	—	0	—	ns	
Data-in to CAS Delay Time	t _{DZC}	0	—	0	—	0	—	ns	

Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from CAS	t _{CAC}	—	30	—	35	—	40	ns	3, 5
Access Time from OE	t _{OAC}	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	55	—	70	ns	3, 6
Output Buffer Turn-off Delay Referenced to CAS	t _{OFF1}	0	25	0	30	0	40	ns	7
Output Buffer Turn-off Delay Referenced to OE	t _{OFF2}	0	25	0	30	0	40	ns	7
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	12
Read Command Hold Time Referenced to RAS	t _{RRH}	10	—	10	—	10	—	ns	12
RAS to Column Address Delay Time	t _{RAD}	20	55	20	65	25	80	ns	5, 6
Page Mode Cycle Time	t _{PC}	55	—	65	—	80	—	ns	
CAS Precharge Time	t _{CP}	10	—	15	—	20	—	ns	
Access Time from CAS Precharge	t _{ACP}	—	50	—	60	—	75	ns	



Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	9
Write Command Hold Time	t _{WCH}	25	—	25	—	30	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	30	—	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	30	—	35	—	40	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t _{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t _{WH}	15	—	15	—	20	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t _{MS}	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t _{MH}	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEHL}	10	—	15	—	20	—	ns	
Page Mode Cycle Time	t _{PC}	55	—	65	—	80	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	—	15	—	20	—	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	255	—	295	—	350	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RWS}	165	10000	195	10000	240	10000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	t _{CWD}	65	—	75	—	90	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay	t _{AWD}	80	—	95	—	120	—	ns	9
$\overline{\text{OE}}$ to Data-in Delay Time	t _{ODD}	25	—	30	—	40	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	100	—	120	—	150	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	30	—	35	—	40	ns	3, 5
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	30	—	35	—	40	ns	3
Address Access Time	t _{AA}	—	45	—	55	—	70	ns	3, 6
$\overline{\text{RAS}}$ to Column Address Delay	t _{RAD}	20	55	20	65	25	80	ns	5, 6
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t _{OFF2}	0	25	0	30	0	40	ns	
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	30	—	35	—	40	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	30	—	35	—	40	—	ns	
Write Command Pulse Width	t _{WP}	15	—	20	—	25	—	ns	
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	25	—	25	—	30	—	ns	10
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t _{WS}	0	—	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t _{WH}	15	—	15	—	20	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t _{MS}	0	—	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t _{MH}	15	—	15	—	20	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t _{OEHL}	10	—	15	—	20	—	ns	



HM538123 Series
Refresh Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	20	—	25	—	30	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	ns	

Transfer Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
WE to RAS Setup Time	t _{WS}	0	—	0	—	0	—	ns	
WE to RAS Hold Time	t _{WH}	15	—	15	—	20	—	ns	
SE to RAS Setup Time	t _{ES}	0	—	0	—	0	—	ns	
SE to RAS Hold Time	t _{EH}	15	—	15	—	20	—	ns	
RAS to SC Delay Time	t _{SRD}	25	—	30	—	35	—	ns	
SC to RAS Setup Time	t _{SRS}	30	—	40	—	45	—	ns	
RAS to QSF Delay Time	t _{RQD}	—	100	—	120	—	150	ns	4
RAS to QSF (High) Delay Time	t _{RQH}	—	TBD	—	TBD	—	TBD	ns	
Serial Data Input Delay Time from RAS	t _{SID}	50	—	60	—	75	—	ns	
Serial Data Input to RAS Delay Time	t _{SZR}	—	10	—	10	—	10	ns	
Serial Output Buffer Turn-off Delay from RAS	t _{SRZ}	10	50	10	60	10	75	ns	7
RAS to S _{out} (Low-Z) Delay Time	t _{RLZ}	5	—	10	—	10	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	40	—	50	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	25	—	ns	

Serial Read Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	40	—	60	—	ns	
Access Time from SC	t _{SCA}	—	30	—	40	—	50	ns	4
Access Time from SE	t _{SEA}	—	25	—	30	—	40	ns	4
Serial Data-out Hold Time	t _{SOH}	7	—	7	—	7	—	ns	4
SC Pulse Width	t _{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	10	—	ns	
Serial Output Buffer Turn-off Delay from SE	t _{SEZ}	0	25	0	25	0	30	ns	7
Last SC to QSF Delay Time	t _{SQD}	—	TBD	—	TBD	—	TBD	ns	4



Serial Write Cycle

Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Serial Clock Cycle Time	t_{SCC}	30	—	40	—	60	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	10	—	ns	
SC Precharge Width	t_{SCP}	10	—	10	—	10	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	25	—	ns	
Serial Write Enable Setup Time	t_{SWS}	0	—	0	—	0	—	ns	
Serial Write Enable Hold Time	t_{SWH}	30	—	35	—	50	—	ns	
Serial Write Disable Setup Time	t_{SWIS}	0	—	0	—	0	—	ns	
Serial Write Disable Hold Time	t_{SWIH}	30	—	35	—	50	—	ns	

Flash Write Cycle


Parameter	Symbol	HM538123-10		HM538123-12		HM538123-15		Unit	Note
		Min	Max	Min	Max	Min	Max		
Flash Write Cycle Write	t_{RCFW}	230	—	265	—	310	—	ns	
RAS Pulse Width	t_{RCSFW}	140	—	165	—	200	—	ns	
\overline{WE} to \overline{RAS} Setup Time	t_{WS}	0	—	0	—	0	—	ns	
\overline{WE} to \overline{RAS} Hold Time	t_{WH}	15	—	15	—	20	—	ns	
\overline{CAS} High Level Hold Time Reference to \overline{RAS}	t_{CHHR}	20	—	25	—	30	—	ns	
Mask Data to \overline{RAS} Setup Time	t_{MS}	0	—	0	—	0	—	ns	
Mask Data to \overline{RAS} Hold Time	t_{MH}	15	—	15	—	20	—	ns	

- Notes:
- AC measurements assume $t_T = 5$ ns.
 - Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL load and 100 pF.
 - Measured with a load circuit equivalent to 2 TTL load and 50 pF.
 - When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 - When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 - $t_{OFF}(\max)$ is defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
 - When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition. When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$, the cycle is a read-modify-write cycle; the data of the selected address is read out from a data out pin and input data is written into the selected address. In this case, impedance on I/O pins is controlled by \overline{OE} .
 - These parameters are referenced to \overline{CAS} falling edge in early write cycles or to \overline{WE} falling edge in delayed write or read-modify-write cycles.
 - After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycles or refresh cycles), then start operation.
 - If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.




■ TIMING WAVEFORMS

• Read Cycle



0111-9

• Early Write Cycle




0111-10

Note: *1. When \overline{WE} is high level, all the data on I/Os can be written into the memory cell. When \overline{WE} is low level, the data on I/Os are not written except for the case that the I/O is high at the falling edge of \overline{RAS} .




• CAS Before RAS Refresh Cycle



0111-17


• Hidden Refresh Cycle



0111-18




• Special Read Initialization Cycle (1)*1,*2



- Notes:
- *1. When the previous data transfer cycle is a special read transfer cycle or special read initialization cycle, it is specified as special read initialization cycle (1).
 - *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
 - *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.


• Special Read Initialization Cycle (2)*1,*2



- Notes:
- *1. When the previous data transfer cycle is a write or pseudo transfer cycle, it is specified as special read initialization cycle (2).
 - *2. \overline{SE} is in low level. (When \overline{SE} is high, SI/O becomes high impedance state.)
 - *3. \overline{CAS} and SAM start address don't need to be specified every cycle, if SAM start address is not changed.




• Special Read Transfer Cycle *1, *2




0111-21

- Notes:
- *1. When QSF is low level at the falling edge of RAS, the special read transfer cycle is not performed.
 - *2. SE is in low level. (When SE is high, SI/O becomes high impedance state.)
 - *3. CAS and SAM start address don't need to be specified every cycle, if SAM start address is not changed.

• Serial Read Cycle




• Serial Write Cycle *1, *2



Note: *1. When \overline{SE} is high level in a serial write cycle, data is not written into SAM, however, the pointer is incremented.
 *2. Address 0 is accessed next to address 255.


Color Register Set Cycle (Delayed Write)



0111-28

Note: *1. The level of address pin is don't care, but cannot be changed in this period.

• Flash Write Cycle



0111-29

HM538123A Series

Preliminary

131,072-Word x 8-Bit Multiport CMOS Video RAM

DESCRIPTION


The HM538123A is a 1-Mbit multiport video RAM equipped with a 128k-word x 8-bit dynamic RAM and a 256-word x 8-bit SAM (serial access memory). Its RAM and SAM operate independently and asynchronously. It can transfer data between RAM and SAM and has a logic operation mode by internal logic-arithmetic unit and a write mask function. In addition, it has two modes to realize fast writing in RAM. Block write and flash write modes clear the data of 4-word x 8-bit and the data of one row (256-word x 8-bit) respectively in one cycle of RAM. And the HM538123A makes split transfer cycle possible by dividing SAM into two split buffers equipped with 128-word x 8-bit each. This cycle can transfer data to SAM which is not active, and enables a continuous serial access.

FEATURES


- Multiport Organization
 - Asynchronous and Simultaneous Operation of RAM and SAM Capability
 - RAM: 128k-word x 8-bit and SAM: 256-word x 8-bit
- Access Time
 - RAM 80 ns/100 ns (max)
 - SAM 25 ns/25 ns (max)
- Cycle Time
 - RAM 150 ns/190 ns (min)
 - SAM 30 ns/30 ns (min)
- Low Power
 - Active
 - RAM 360 mW (max)
 - SAM 280 mW (max)
 - Standby 38.5 mW (max)
- High-Speed Page Mode Capability
- Logic Operation Mode Capability
- Mask Write Mode Capability
- Bidirectional Data Transfer Cycle between RAM and SAM Capability
- Split Transfer Cycle Capability
- Block Write Mode Capability
- Flash Write Mode Capability
- 3 Variations of Refresh (8 ms/512 cycles)
 - RAS Only Refresh
 - CAS Before RAS Refresh
 - Hidden Refresh
- TTL Compatible

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₈	Address Input
I/O ₀ -I/O ₇	RAM Port Data Inputs/Outputs
SI/O ₀ -SI/O ₇	SAM Port Data Inputs/Outputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DT/OE	Data Transfer/Output Enable
SC	Serial Clock
SE	SAM Port Enable
DSF	Special Function Input Flag
QSF	Special Function Output Flag
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection



PIN OUT




ORDERING INFORMATION

Part No.	Access Time	Package
HM538123AJ-8	80 ns	400 mil 28-pin Plastic SOJ (CP-28D)
HM538123AJ-10	100 ns	
HM538123AZ-8	80 ns	475 mil 28-pin Plastic ZIP (ZP-40)
HM538123AZ-10	100 ns	



■ BLOCK DIAGRAM



0089-3



■ PIN FUNCTIONS

RAS (input pin): $\overline{\text{RAS}}$ is a basic RAM signal. It is active in low level and standby in high level. Row address and signals as shown in table 1 are input at the falling edge of $\overline{\text{RAS}}$. The input level of these signals determine the operation cycle of the HM538123A.

CAS (input pin): Column address and DSF signal are fetched into chip at the falling edge of $\overline{\text{CAS}}$, which determines the operation mode of HM538123A. $\overline{\text{CAS}}$ controls output impedance of I/O in RAM.

A₀–A₈ (input pins): Row address (AX₀–AX₈) is determined by A₀–A₈ level at the falling edge of $\overline{\text{RAS}}$. Column address (AY₀–AY₇) is determined by A₀–A₇ level at the falling edge of $\overline{\text{CAS}}$. In transfer cycles, row address is the address on the word line which transfers data with SAM data register, and column address is the SAM start address after transfer.

WE (input pin): $\overline{\text{WE}}$ pin has two functions at the falling edge of $\overline{\text{RAS}}$ and after. When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, the HM538123A turns to mask write mode. According to the I/O level at the time, write on each I/O can be masked. ($\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$ is don't care in read cycle.) When $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$, a normal write cycle is executed. After that, $\overline{\text{WE}}$ switches read/write cycles as in a standard DRAM. In a transfer cycle, the direction of transfer is determined by $\overline{\text{WE}}$ level at the falling edge of $\overline{\text{RAS}}$. When $\overline{\text{WE}}$ is low, data is transferred from SAM to RAM (data is written into RAM), and when $\overline{\text{WE}}$ is high, data is transferred from RAM to SAM (data is read from RAM).

I/O₀–I/O₇ (input/output pins): I/O pins function as mask data at the falling edge of $\overline{\text{RAS}}$ (in mask write mode). Data is written only to high I/O pins. Data on low I/O pins are masked and internal data are retained. After that, they function as input/output pins as those of a standard DRAM. In

block write cycle, they function as address mask data at the falling edge of $\overline{\text{CAS}}$.

DT/OE (input pin): $\overline{\text{DT/OE}}$ pin functions as $\overline{\text{DT}}$ (data transfer) pin at the falling edge of $\overline{\text{RAS}}$ and as $\overline{\text{OE}}$ (output enable) pin after that. When $\overline{\text{DT}}$ is low at the falling edge of $\overline{\text{RAS}}$, this cycle becomes a transfer cycle. When $\overline{\text{DT}}$ is high at the falling edge of $\overline{\text{RAS}}$, RAM and SAM operate independently.

SC (input pin): SC is a basic SAM clock. In a serial read cycle, data outputs from an SI/O pin synchronously with the rising edge of SC. In a serial write cycle, data on an SI/O pin at the rising edge of SC is fetched into the SAM data register.

SE (input pin): $\overline{\text{SE}}$ pin activates SAM. When $\overline{\text{SE}}$ is high, SI/O is in the high impedance state in serial read cycle and data on SI/O is not fetched into the SAM data register in serial write cycle. $\overline{\text{SE}}$ can be used as a mask for serial write because internal pointer is incremented at the rising edge of SC.

SI/O₀–SI/O₇ (input/output pins): SI/Os are input/output pins in SAM. Direction of input/output is determined by the previous transfer cycle. When it was a read transfer cycle, SI/O outputs data. When it was a pseudo transfer cycle or write transfer cycle, SI/O inputs data.

DSF (input pin): DSF is a special function data input flag pin. It is set to high at the falling edge of $\overline{\text{RAS}}$ when new functions such as color register read/write, split transfer, and flash write, are used. DSF is set to high at the falling edge of $\overline{\text{CAS}}$ when block write is executed.

QSF (output pin): QSF outputs data of address A₇ in SAM. QSF is switched from low to high by accessing address 127 in SAM and from high to low by accessing 255 address in SAM.

• Table 1. Operation Cycles of the HM538123A

Input Level at the Falling Edge of $\overline{\text{RAS}}$					DSF at the Falling Edge of $\overline{\text{CAS}}$	Operation Mode
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WE}}$	$\overline{\text{SE}}$	DSF		
L	X	L	X	X	—	Logic Operation Set/Reset
L	X	H	X	X	—	CBR Refresh
H	L	L	L	L	X	Write Transfer
H	L	L	H	L	X	Pseudo Transfer
H	L	L	X	H	X	Split Write Transfer
H	L	H	X	L	X	Read Transfer
H	L	H	X	H	X	Split Read Transfer
H	H	L	X	L	L	Read/Mask Write
H	H	L	X	L	H	Mask Block Write
H	H	L	X	H	X	Flash Write
H	H	H	X	L	L	Read/Write
H	H	H	X	L	H	Block Write
H	H	H	X	H	X	Color Register Read/Write

Note: X: Don't care.

■ OPERATION OF HM538123A

- **RAM Read Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

Row address is entered at the \overline{RAS} falling edge and column address at the \overline{CAS} falling edge to the device as in standard DRAM. Then, when \overline{WE} is high and $\overline{DT}/\overline{OE}$ is low while \overline{CAS} is low, the selected address data outputs through I/O pin. At the falling edge of \overline{RAS} , $\overline{DT}/\overline{OE}$ and \overline{CAS} become high to distinguish RAM read cycle from transfer cycle and CBR refresh cycle. Address access time (t_{AA}) and \overline{RAS} to column address delay time (t_{RAD}) specifications are added to enable high-speed page mode.

- **RAM Write Cycle (Early Write, Delayed Write, Read-Modify-Write)** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS} , DSF low at the falling edge of \overline{CAS})

- **Normal Mode Write Cycle** (\overline{WE} high at the falling edge of \overline{RAS})

When \overline{CAS} and \overline{WE} are set low after driving \overline{RAS} low, a write cycle is executed and I/O data is written in the selected addresses. When all 8 I/Os are written, \overline{WE} should be high at the falling edge of \overline{RAS} to distinguish normal mode from mask write mode.

If \overline{WE} is set low before the \overline{CAS} falling edge, this cycle becomes an early write cycle and I/O becomes in high impedance. Data is entered at the \overline{CAS} falling edge.

If \overline{WE} is set low after the \overline{CAS} falling edge, this cycle becomes a delayed write cycle. Data is input at the \overline{WE} falling. I/O does not become high impedance in this cycle, so data should be entered with \overline{OE} in high.

If \overline{WE} is set low after t_{CWD} (min) and t_{AWD} (min) after the \overline{CAS} falling edge, this cycle becomes a read-modify-write cycle and enables read/write at the same address in one cycle. In this cycle also, to avoid I/O contention, data should be input after reading data and driving \overline{OE} high.

- **Mask Write Mode** (\overline{WE} low at the falling edge of \overline{RAS})

If \overline{WE} is set low at the falling edge of \overline{RAS} , the cycle becomes a mask write mode which writes only to selected I/O. Whether or not an I/O is written depends on I/O level (mask data) at the falling edge of \overline{RAS} . Then the data is written in high I/O pins and masked in low ones and internal data is retained. This mask data is effective during the \overline{RAS} cycle. So, in high-speed page mode, the mask data is retained during the page access.

- **High-Speed Page Mode Cycle** ($\overline{DT}/\overline{OE}$ high, \overline{CAS} high and DSF low at the falling edge of \overline{RAS})

High-speed page mode cycle reads/writes the data of the same row address at high speed by toggling \overline{CAS} while \overline{RAS} is low. Its cycle time is one third of the random read/write cycle. In this cycle, read, write, and block write cycles can be mixed. Note that address access time (t_{AA}), \overline{RAS} to column address delay time (t_{RAD}), and access time from \overline{CAS} precharge (t_{ACP}) are added. In one \overline{RAS} cycle, 256-word memory cells of the same row address can be accessed. It is necessary to specify access frequency within t_{RASP} max (100 μ s).

- **Color Register Set/Read Cycle** (\overline{CAS} high, $\overline{DT}/\overline{OE}$ high, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

In color register set cycle, color data is set to the internal color register used in flash write cycle or block write cycle. 8 bits of internal color register are provided at each I/O. This register is composed of static circuits, so once it is set, it retains the data until reset. Color register set cycle is just the same as the usual write cycle except that DSF is set high at the falling edge of \overline{RAS} , and read, early write and delayed write cycle can be executed. In this cycle, HM538123A refreshes the row address fetched at the falling edge of \overline{RAS} .




Figure 1. Use of Flash Write



• **Flash Write Cycle** ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ high, $\overline{\text{WE}}$ low and DSF high at the falling edge of $\overline{\text{RAS}}$)

In a flash write cycle, a row of data (256-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of color register mentioned before. It is also necessary to mask I/O in this cycle. When $\overline{\text{CAS}}$ and $\overline{\text{DT}}/\overline{\text{OE}}$ is set high, $\overline{\text{WE}}$ is low, and DSF is high at the falling edge of $\overline{\text{RAS}}$, this cycle starts. Then, the row address to clear is given to row address and mask data is given to I/O. Mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. Cycle time is the same as those of RAM read/write cycles, so all bits can be cleared in 1/256 of the usual cycle time. (See figure 1.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Block Write Cycle** ($\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ high and DSF low at the falling edge of $\overline{\text{RAS}}$, DSF high at the falling edge of $\overline{\text{CAS}}$)

In a block write cycle, 4 columns of data (4-word x 8-bit) is cleared to 0 or 1 at each I/O according to the data of


color register. Column addresses A0 and A1 are disregarded. The data on I/Os and addresses can be masked. I/O level at the falling edge of $\overline{\text{CAS}}$ determines the address to be cleared. (See figure 2.) If this cycle is executed in logic operation mode described later, the logic operation mode is reset only in the cycle and masked data in this cycle is written.

• **Normal Mode Block Write Cycle** ($\overline{\text{WE}}$ high at the falling edge of $\overline{\text{RAS}}$)

The data on 8 I/Os are all cleared when $\overline{\text{WE}}$ is high at the falling edge of $\overline{\text{RAS}}$.

• **Mask Block Write Mode** ($\overline{\text{WE}}$ low at the falling edge of $\overline{\text{RAS}}$)

When $\overline{\text{WE}}$ is low at the falling edge of $\overline{\text{RAS}}$, HM538123A starts mask block write mode to clear the data on an optional I/O. The mask data is the same as that of a RAM write cycle. High I/O is cleared, low I/O is not cleared and the internal data is retained. The mask data is available in the $\overline{\text{RAS}}$ cycle. In page mode block write cycle, the mask data is retained during the page access.



0089-5

Note *1

WE	I/O	Mode
Low	I/O Mask Data	Mask
High	Don't Care	Non Mask

I/O Mask Data

Low: Mask
High: Non Mask

Address Mask Data

I/O ₀	Column0 (A ₀ = 0, A ₁ = 0)	Mask Data	Low: Mask
I/O ₁	Column1 (A ₀ = 1, A ₁ = 0)	Mask Data	
I/O ₂	Column2 (A ₀ = 0, A ₁ = 1)	Mask Data	High: Non Mask
I/O ₃	Column3 (A ₀ = 1, A ₁ = 1)	Mask Data	

Figure 2. Use of Block Write



• Transfer Operation

The HM538123A provides the read transfer cycle, split read transfer cycle, pseudo transfer cycle, write transfer cycle and split write transfer cycle as data transfer cycles. These transfer cycles are set by driving \overline{CAS} high and $\overline{DT}/\overline{OE}$ low at the falling edge of \overline{RAS} . They have following functions:

- (1) Transfer data between row address and SAM data register (except for pseudo transfer cycle).

Read transfer cycle and split read transfer cycle: RAM to SAM

Write transfer cycle and split write transfer cycle: SAM to RAM

- (2) Determine SI/O state (except for split read transfer cycle and split write transfer cycle).

Read transfer cycle: SI/O output

Pseudo transfer cycle and write transfer cycle: SI/O input

- (3) Determine first SAM address to access after transferring at column address (SAM start address).

SAM start address must be determined by read transfer cycle or pseudo transfer cycle (split transfer cycle isn't available) before SAM access, after power on, and determined for each transfer cycle.

Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF low at the falling edge of \overline{RAS})

This cycle becomes read transfer cycle by driving $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF low at the falling edge of \overline{RAS} . The row address data (256 x 8-bit) determined by this cycle is transferred to SAM data register synchronously at the rising edge of $\overline{DT}/\overline{OE}$. After the rising edge of $\overline{DT}/\overline{OE}$, the new address data outputs from SAM start address determined by column address. In read transfer cycle, $\overline{DT}/\overline{OE}$ must be risen to transfer data from RAM to SAM.

This cycle can access SAM even during transfer (real time read transfer). In this case, the timing t_{SDD} (min) specified between the last SAM access before transfer and $\overline{DT}/\overline{OE}$ rising edge and t_{SOH} (min) specified between the first SAM access and $\overline{DT}/\overline{OE}$ rising edge must be satisfied. (See figure 3.)

When read transfer cycle is executed, SI/O becomes output state by first SAM access. Input must be set high impedance before t_{SZS} (min) of the first SAM access to avoid data contention.

Pseudo Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} high and DSF low at the falling edge of \overline{RAS})

Pseudo transfer cycle switches SI/O to input state and set SAM start address without data transfer to RAM.

This cycle starts when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} high and DSF low at the falling edge of \overline{RAS} . Data should be input to SI/O later than t_{SID} (min) after \overline{RAS} becomes low to avoid data contention. SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. In this cycle, SAM access is inhibited during \overline{RAS} low, therefore, SC must not be risen.

Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low, \overline{SE} low and DSF low at the falling edge of \overline{RAS})

Write transfer cycle can transfer a row of data input by serial write cycle to RAM. The row address of data transferred into RAM is determined by the address at the falling edge of \overline{RAS} . The column address is specified as the first address for serial write after terminating this cycle. Also in this cycle, SAM access becomes enabled after t_{SRD} (min) after \overline{RAS} becomes high. SAM access is inhibited during \overline{RAS} low. In this period, SC must not be risen. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by write transfer cycle. However, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX_6).




Figure 3. Real Time Read Transfer



Split Read Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} high and DSF high at the falling edge of \overline{RAS})

To execute a continuous serial read by real time read transfer, HM538123A must satisfy SC and $\overline{DT}/\overline{OE}$ timings and requires an external circuit to detect SAM last address. Split read transfer cycle makes it possible to execute a continuous serial read without the above timing limitation. Figure 4 shows the block diagram for a split transfer. SAM data register (DR) consists of 2 split buffers, whose organizations are 128-word x 8-bit each. Let us suppose that data is read from upper data register DR1 (the row address AX_8 is 0 and SAM address A_7 is 1). When split read transfer is executed setting row address AX_8 0 and SAM start addresses A_0 to A_6 , 128-word x 8-bit data are transferred from RAM to the lower data register DR0 (SAM address A_7 is 0) automatically. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR0. If the next split read transfer isn't executed while data are read from data register DR0, data start to be read from SAM start address 0 of DR1 after data are read from data register DR0. If split read transfer is executed setting row address AX_8 1 and SAM start addresses A_0 to A_6 while data are read from data register DR1, 128-word x 8-bit data are transferred to data register DR2. After data are read from data register DR1, data start to be read from SAM start addresses of data register DR2. If the next split read transfer isn't executed while data is read from data register DR2, data start to be read from SAM start address 0 of data register DR3 after data are read from data register DR2. In this time, SAM data is the one transferred to data register DR3 finally while row address AX_8 is 1. In split read data transfer, the SAM start address A_7 is automatically set in the data register which isn't used.

The data on SAM address A_7 , which will be accessed next, outputs to QSF, QSF is switched from low to high by accessing SAM last address 127 and from high to low by accessing address 255.

Split read transfer cycle is set when \overline{CAS} is high, $\overline{DT}/\overline{OE}$ is low, \overline{WE} is high and DSF is high at the falling edge of \overline{RAS} . The cycle can be executed asynchronously with SC. However, HM538123A must be satisfied t_{STS} (min) timing specified between SC rising and \overline{RAS} falling. SAM start address must be accessed, satisfying t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings specified between \overline{RAS} or \overline{CAS} falling and column address. (See figure 5.)

In split read transfer, SI/O isn't switched to output state. Therefore, read transfer must be executed to switch SI/O to output state when the previous transfer cycle is pseudo transfer or write transfer cycle.

Split Write Transfer Cycle (\overline{CAS} high, $\overline{DT}/\overline{OE}$ low, \overline{WE} low and DSF high at the falling edge of \overline{RAS})

A continuous serial write cannot be executed because accessing SAM is inhibited during \overline{RAS} low in write transfer. Split write transfer cycle makes it possible. In this cycle, t_{STS} (min), t_{RST} (min), t_{CST} (min) and t_{AST} (min) timings must be satisfied like split read transfer cycle. And it is impossible to switch SI/O to input state in this cycle. If SI/O is in output state, pseudo transfer cycle should be executed to switch SI/O into input state. Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other addresses of RAM by split write transfer cycle. However, pseudo transfer cycle must be executed before split write transfer cycle. And the MSB of row address (AX_8) to write data must be the same as that of the read transfer cycle or the split read transfer cycle.




Figure 4. Block Diagram for Split Transfer






Figure 5. Limitation in Split Transfer

• SAM Port Operation
Serial Read Cycle

SAM port is in read mode when the previous data transfer cycle is read transfer cycle. Access is synchronized with SC rising, and SAM data is output from SI/O. When \overline{SE} is set high, SI/O becomes high impedance, and the internal pointer is incremented by the SC rising. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

Serial Write Cycle

If previous data transfer cycle is pseudo transfer cycle or write transfer cycle, SAM port goes into write mode. In this cycle, SI/O data is fetched into data register at the SC rising edge like in the serial read cycle. If \overline{SE} is high, SI/O data isn't fetched into data register. Internal pointer is incremented by the SC rising, so \overline{SE} high can be used as mask data for SAM. After indicating the last address (address 255), the internal pointer indicates address 0 at the next access.

• Refresh

RAM Refresh

RAM, which is composed of dynamic circuits, requires refresh to retain data. Refresh is executed by accessing all 512 row addresses within 8 ms. There are three refresh cycles: (1) \overline{RAS} only refresh cycle, (2) \overline{CAS} before \overline{RAS} (CBR) refresh cycle, and (3) Hidden refresh cycle. Besides them, the cycles which activate \overline{RAS} such as read/write cycles or transfer cycles can refresh the row address. Therefore, no refresh cycle is required when all row addresses are accessed within 8 ms.

- (1) \overline{RAS} Only Refresh Cycle: \overline{RAS} only refresh cycle is executed by activating only \overline{RAS} cycle with \overline{CAS} fixed to high after inputting the row address (= refresh address) from external circuits. To distinguish this cycle from data transfer cycle, $\overline{DT/OE}$ must be high at the falling edge of \overline{RAS} .
- (2) CBR Refresh Cycle: CBR refresh cycle is set by activating \overline{CAS} before \overline{RAS} . In this cycle, refresh address need not to be input through external circuits because it is in-

put through an internal refresh counter. In this cycle, output is in high impedance and power dissipation is lowered because \overline{CAS} circuits don't operate.

To distinguish this cycle from logic operation set/reset cycle, \overline{WE} must be high at the falling edge of \overline{RAS} .

- (3) Hidden Refresh Cycle: Hidden refresh cycle executes CBR refresh with the data output by reactivating \overline{RAS} when $\overline{DT/OE}$ and \overline{CAS} keep low in normal RAM read cycles.

SAM Refresh

SAM parts (data register, shift register and selector), organized as fully static circuitry, require no refresh.

• Logic Operation Mode

The HM538123A supports logic operation capability on RAM port. It executes logic operation between the memory cell data and external input data in logic operation mode write cycle, and writes the result into the memory cell (read-modify-write). This function realizes high speed raster operations and simplifies peripheral circuits for raster operations.

Logic Operation Set/Reset Cycle (\overline{CAS} low and \overline{WE} low at the falling edge of \overline{RAS})

In logic operation set/reset cycle, the following operations are executed at the same time; 1. Selection of logic operations and logic operation mode set/reset, 2. Mask data programming, 3. CBR refresh.

Figure 6 shows the timing for logic operation set/reset cycle. This cycle starts when \overline{CAS} and \overline{WE} are low at the falling edge of \overline{RAS} . In this cycle, logic operation codes and mask data are programmed by row address and I/O pin respectively at the falling edge of \overline{RAS} . When write cycle is executed after this cycle, the logic operation write cycle starts. In the logic operation mode, the specification of cycle time is longer than that of normal mode because read-modify-write cycle, which writes the operation result of external data and memory cell data into memory cell, is executed internally. In this cycle, logic operation codes and mask data programmed are available until reprogrammed. Mask data is available only for one \overline{RAS} cycle, in mask write cycle, mask block write cycle and flash write cycle. Here, the mask data



programmed in mask write cycle, mask block write cycle and flash write cycle is named as "temporary mask data" and the one programmed in logic operation set/reset cycle is named as "mask data".

• Selection of Logic Operations and Logic Operation Mode Set/Reset

Table 2 shows the logic operations. One operation is selected among sixteen ones by combinations of A₀-A₃ levels at the falling edge of RAS. (A₄-A₈ are Don't care.) Logic operation codes (A₃,A₂,A₁,A₀) = (0,1,0,1)(THROUGH) resets

the logic operation mode. When write cycle is executed after that, normal write cycle starts. However, even in this case, mask data is still available. I/O must be at high level at the falling edge of RAS in logic operation set/reset cycle when mask data is not used.

• Mask Data Programming

High/low level of I/O at the falling edge of RAS functions as mask data. When I/O is high, the data is written in write cycle. When I/O is low, the input data is masked and the same memory cell data remains. Mask data, programmed in




Figure 6. Logic Operation Set/Reset

• Table 2. Logic Code

Logic Code				Symbol	Write Data	Note
A ₃	A ₂	A ₁	A ₀			
0	0	0	0	ZERO	0	Logic Operation Mode Set
0	0	0	1	AND1	D _i •M _i	
0	0	1	0	AND2	$\overline{D_i} \cdot M_i$	
0	0	1	1	—	M _i	
0	1	0	0	AND3	D _i • $\overline{M_i}$	
0	1	0	1	THROUGH	D _i	Logic Operation Mode Reset
0	1	1	0	EOR	$\overline{D_i} \cdot M_i + D_i \cdot \overline{M_i}$	Logic Operation Mode Set
0	1	1	1	OR1	D _i + M _i	
1	0	0	0	NOR	$\overline{D_i} \cdot \overline{M_i}$	
1	0	0	1	ENOR	D _i •M _i + $\overline{D_i} \cdot \overline{M_i}$	
1	0	1	0	INV1	$\overline{D_i}$	
1	0	1	1	OR2	$\overline{D_i} + M_i$	
1	1	0	0	INV2	$\overline{M_i}$	
1	1	0	1	OR3	D _i + $\overline{M_i}$	
1	1	1	0	NAND	$\overline{D_i} + \overline{M_i}$	
1	1	1	1	ONE	1	

Note: D_i: External Data-in.

M_i: The data of the memory cell.




HM538123A Series

this cycle, is available until reprogrammed. It is advantageous when the same mask data continues.

Also, temporary mask data can be programmed by falling WE at the falling edge of RAS in logic operation mode cycle, after mask data is programmed. The temporary mask data is available only for one cycle.

Logic operation is reset during temporary mask write cycle. It means that external input data is written into I/O whose temporary mask data is 1. (See figure 7.) These functions are useful when RAM port is divided into frame buffer area and data area, as they save the need to reprogram logic operation codes and mask them.



0089-10

Figure 7. 2 Types of Mask Write Function and Logic Operation Function



Logic Operation Mode Write Cycle (Early Write, Delayed Write and Page Mode)

Write cycle after logic operation set cycle is logic operation mode write cycle. However, this mode is reset in block write, mask block write, flash write, and mask write cycle. In logic operation mode write cycle, the following read-modify-write operation is executed internally.

- (1) Reading memory cell data in given address into internal bus.

- (2) Executing operation between the data given in I/O pin and memory cell data.

- (3) Writing the result of (2) into address given by (1).

Figure 8 shows the sequence of raster operation. Raster operation which needs 3 cycles (destination read, operation and destination write) in normal mode can be executed in one write cycle of logic operation mode. It makes raster operation faster and simplifies peripheral hardware for raster operation.




Figure 8. Sequence of Raster Operation

■ **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit	Note
Terminal Voltage	V_T	- 1.0 to + 7.0	V	1
Power Supply Voltage	V_{CC}	- 0.5 to + 7.0	V	1
Power Dissipation	P_T	1.0	W	
Operating Temperature	T_{opr}	0 to + 70	°C	
Storage Temperature	T_{stg}	- 55 to + 125	°C	

Note: 1. Relative to V_{SS} .

■ **ELECTRICAL CHARACTERISTICS**

• **Recommended DC Operating Conditions** ($T_A = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Input High Voltage	V_{IH}	2.4	—	6.5	V	1
Input Low Voltage	V_{IL}	- 0.5	—	0.8	V	1, 2

- Notes: 1. All voltages referenced to V_{SS} .
 2. - 3.0V for pulse width \leq 10 ns.

HM538123A Series
• DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Test Conditions		Note
		Min	Max	Min	Max		RAM Port	SAM Port	
Operating Current	I_{CC1}	—	65	—	50	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC7}	—	115	—	100	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Standby Current	I_{CC2}	—	7	—	7	mA	$\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC8}	—	50	—	50	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
$\overline{\text{RAS}}$ Only Refresh Current	I_{CC3}	—	65	—	50	mA	$\overline{\text{RAS}}$ Cycling $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC9}	—	115	—	100	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Page Mode Current	I_{CC4}	—	70	—	65	mA	$\overline{\text{CAS}}$ Cycling $\overline{\text{RAS}} = V_{IL}$ $t_{PC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC10}	—	120	—	115	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Current	I_{CC5}	—	55	—	40	mA	$\overline{\text{RAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC11}	—	105	—	90	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Data Transfer Current	I_{CC6}	—	75	—	60	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ Cycling $t_{RC} = \text{Min}$	$SC = V_{IL}, \overline{SE} = V_{IH}$	
	I_{CC12}	—	125	—	110	mA		$\overline{SE} = V_{IL}, SC$ Cycling $t_{SCC} = \text{Min}$	
Input Leakage Current	I_{LI}	-10	10	-10	10	μA			
Output Leakage Current	I_{LO}	-10	10	-10	10	μA			
Output High Voltage	V_{OH}	2.4	—	2.4	—	V	$I_{OH} = -2$ mA		
Output Low Voltage	V_{OL}	—	0.4	—	0.4	V	$I_{OL} = 4.2$ mA		

Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} max is specified at the output open condition.

• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V$, $f = 1$ MHz, Bias: Clock, I/O = V_{CC} , Address = V_{SS})


Parameter	Symbol	Min	Typ	Max	Unit
Address	C_{11}	—	—	5	pF
Clock	C_{12}	—	—	5	pF
I/O, SI/O, QSF	$C_{I/O}$	—	—	7	pF



• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)^{1, 16}

Test Conditions

Input Rise and Fall Time	5 ns
Output Load	See figures
Input Timing Reference Levels	0.8V, 2.4V
Output Timing Reference Levels	0.4V, 2.4V



Note: *1. Including scope and jig.

Common Parameter

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	150	—	190	—	ns	
$\overline{\text{RAS}}$ Precharge Time	t_{RP}	60	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t_{RAS}	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	t_{CAS}	20	—	25	—	ns	
Row Address Setup Time	t_{ASR}	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	20	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t_{RCD}	20	60	25	75	ns	2
$\overline{\text{RAS}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t_{RSH}	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t_{CSH}	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t_{CRP}	10	—	10	—	ns	
Transition Time (Rise to Fall)	t_T	3	50	3	50	ns	3
Refresh Period	t_{REF}	—	8	—	8	ms	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Setup Time	t_{DTS}	0	—	0	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Hold Time	t_{DTH}	10	—	15	—	ns	
DSF to $\overline{\text{RAS}}$ Setup Time	t_{FSR}	0	—	0	—	ns	
DSF to $\overline{\text{RAS}}$ Hold Time	t_{RFH}	10	—	15	—	ns	
DSF to $\overline{\text{CAS}}$ Setup Time	t_{FSC}	0	—	0	—	ns	
DSF to $\overline{\text{CAS}}$ Hold Time	t_{CFH}	15	—	20	—	ns	
Data-in to $\overline{\text{CAS}}$ Delay Time	t_{DZC}	0	—	0	—	ns	4
Data-in to $\overline{\text{OE}}$ Delay Time	t_{DZO}	0	—	0	—	ns	4
Output Buffer Turn-off Delay Referenced to $\overline{\text{CAS}}$	t_{OFF1}	—	20	—	25	ns	5
Output Buffer Turn-off Delay Referenced to $\overline{\text{OE}}$	t_{OFF2}	—	20	—	25	ns	5



Read Cycle (RAM), Page Mode Read Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	25	ns	7
Address Access Time	t_{AA}	—	40	—	45	ns	7, 9
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time	t_{RCH}	0	—	0	—	ns	10
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t_{RRH}	10	—	10	—	ns	10
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	2
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	ns	
Column Address to $\overline{\text{CAS}}$ Lead Time	t_{CAL}	40	—	45	—	ns	
Page Mode Cycle Time	t_{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t_{ACP}	—	45	—	50	ns	
Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASP}	80	100000	100	100000	ns	

Write Cycle (RAM), Page Mode Write Cycle, Color Register Set Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Write Command Setup Time	t_{WCS}	0	—	0	—	ns	11
Write Command Hold Time	t_{WCH}	15	—	20	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	25	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	ns	12
Data-in Hold Time	t_{DH}	15	—	20	—	ns	12
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Setup Time	t_{WS}	0	—	0	—	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time	t_{WH}	10	—	15	—	ns	
Mask Data to $\overline{\text{RAS}}$ Setup Time	t_{MS}	0	—	0	—	ns	
Mask Data to $\overline{\text{RAS}}$ Hold Time	t_{MH}	10	—	15	—	ns	
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	20	—	25	—	ns	
Page Mode Cycle Time	t_{PC}	50	—	55	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t_{CP}	10	—	10	—	ns	
$\overline{\text{CAS}}$ to Data-in Delay Time	t_{CDD}	20	—	25	—	ns	13
Page Mode $\overline{\text{RAS}}$ Pulse Width	t_{RASP}	80	100000	100	100000	ns	

Read-Modify-Write Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t_{RWC}	200	—	250	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Read-Modify-Write Cycle)	t_{RWS}	130	10000	160	10000	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t_{CWD}	45	—	55	—	ns	14
Column Address to $\overline{\text{WE}}$ Delay Time	t_{AWD}	65	—	75	—	ns	14
$\overline{\text{OE}}$ to Data-in Delay Time	t_{ODD}	20	—	25	—	ns	12



Read-Modify-Write Cycle (continued)

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	80	—	100	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	25	ns	7, 8
Access Time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	25	ns	7
Address Access Time	t_{AA}	—	40	—	45	ns	7, 9
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t_{RWL}	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t_{CWL}	20	—	25	—	ns	
Write Command Pulse Width	t_{WP}	15	—	20	—	ns	
Data-in Setup Time	t_{DS}	0	—	0	—	ns	12
Data-in Hold Time	t_{DH}	15	—	20	—	ns	12
$\overline{\text{OE}}$ Hold Time Referenced to $\overline{\text{WE}}$	t_{OEH}	20	—	25	—	ns	

Refresh Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t_{CSR}	10	—	10	—	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t_{CHR}	15	—	20	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t_{RPC}	10	—	10	—	ns	

Flash Write Cycle, Block Write Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ to Data-in Delay Time	t_{CDD}	20	—	25	—	ns	13
$\overline{\text{OE}}$ to Data-in Delay Time	t_{ODD}	20	—	25	—	ns	13

Read Transfer Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t_{RDH}	70	10000	90	10000	ns	
$\overline{\text{DT}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t_{CDH}	20	—	25	—	ns	
$\overline{\text{DT}}$ Hold Time Referenced to Column Address	t_{ADH}	30	—	35	—	ns	
$\overline{\text{DT}}$ Precharge Time	t_{DTP}	40	—	45	—	ns	
$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Delay Time	t_{DRD}	70	—	90	—	ns	
SC to $\overline{\text{RAS}}$ Setup Time	t_{SRS}	30	—	30	—	ns	
1st SC to $\overline{\text{RAS}}$ Hold Time	t_{SRH}	85	—	105	—	ns	
1st SC to $\overline{\text{CAS}}$ Hold Time	t_{SCH}	30	—	35	—	ns	
1st SC to Column Address Hold Time	t_{SAH}	50	—	55	—	ns	
Last SC to $\overline{\text{DT}}$ Delay Time	t_{SDD}	5	—	5	—	ns	
1st SC to $\overline{\text{DT}}$ Hold Time	t_{SDH}	15	—	15	—	ns	

Read Transfer Cycle (continued)

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{RAS}}$ to QSF Delay Time	t_{RQD}	—	95	—	115	ns	15
$\overline{\text{CAS}}$ to QSF Delay Time	t_{CQD}	—	35	—	40	ns	15
$\overline{\text{DT}}$ to QSF Delay Time	t_{DQD}	—	25	—	30	ns	15
QSF Hold Time Referenced to $\overline{\text{RAS}}$	t_{RQH}	20	—	25	—	ns	
QSF Hold Time Referenced to $\overline{\text{CAS}}$	t_{CQH}	5	—	5	—	ns	
QSF Hold Time Referenced to $\overline{\text{DT}}$	t_{DQH}	5	—	5	—	ns	
Serial Data-in to 1st SC Delay Time	t_{SZS}	0	—	0	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Time	t_{SCP}	10	—	10	—	ns	
SC Access Time	t_{SCA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	ns	
$\overline{\text{RAS}}$ to Column Address Delay Time	t_{RAD}	15	40	20	55	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	40	—	45	—	ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{DT}}$ High Hold Time	t_{DTHH}	25	—	30	—	ns	

Pseudo Transfer Cycle, Write Transfer Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
$\overline{\text{SE}}$ Setup Time Referenced to $\overline{\text{RAS}}$	t_{ES}	0	—	0	—	ns	
$\overline{\text{SE}}$ Hold Time Referenced to $\overline{\text{RAS}}$	t_{EH}	10	—	15	—	ns	
SC Setup Time Referenced to $\overline{\text{RAS}}$	t_{SRS}	30	—	30	—	ns	
$\overline{\text{RAS}}$ to SC Delay Time	t_{SRD}	25	—	25	—	ns	
Serial Output Buffer Turn-off Time Referenced to $\overline{\text{RAS}}$	t_{SRZ}	10	45	10	50	ns	
$\overline{\text{RAS}}$ to Serial Data-in Delay Time	t_{SID}	45	—	50	—	ns	
$\overline{\text{RAS}}$ to QSF Delay Time	t_{RQD}	—	95	—	115	ns	15
$\overline{\text{CAS}}$ to QSF Delay Time	t_{CQD}	—	35	—	40	ns	15
QSF Hold Time Referenced to $\overline{\text{RAS}}$	t_{RQH}	20	—	25	—	ns	
QSF Hold Time Referenced to $\overline{\text{CAS}}$	t_{CQH}	5	—	5	—	ns	
Serial Clock Cycle Time	t_{SCC}	30	—	30	—	ns	
SC Pulse Width	t_{SC}	10	—	10	—	ns	
SC Precharge Time	t_{SCP}	10	—	10	—	ns	
SC Access Time	t_{SCA}	—	25	—	25	ns	15
$\overline{\text{SE}}$ Access Time	t_{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t_{SOH}	5	—	5	—	ns	
Serial Write Enable Setup Time	t_{SWS}	5	—	5	—	ns	
Serial Data-in Setup Time	t_{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t_{SIH}	15	—	20	—	ns	

Split Read Transfer Cycle, Split Write Transfer Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Split Transfer Setup Time	t _{STS}	20	—	25	—	ns	
Split Transfer Hold Time Referenced to RAS	t _{RST}	80	—	100	—	ns	
Split Transfer Hold Time Referenced to CAS	t _{CST}	20	—	25	—	ns	
Split Transfer Hold Time Referenced to Column Address	t _{AST}	40	—	45	—	ns	
SC to QSF Delay Time	t _{SQD}	—	25	—	30	ns	15
QSF Hold Time Referenced to SC	t _{SQH}	5	—	5	—	ns	
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Time	t _{SCP}	10	—	10	—	ns	
SC Access Time	t _{SCA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold Time	t _{SIH}	15	—	20	—	ns	
RAS to Column Address Delay Time	t _{RAD}	15	40	20	55	ns	
Column Address to RAS Lead Time	t _{RAL}	40	—	45	—	ns	

Serial Read Cycle, Serial Write Cycle

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
Serial Clock Cycle Time	t _{SCC}	30	—	30	—	ns	
SC Pulse Width	t _{SC}	10	—	10	—	ns	
SC Precharge Width	t _{SCP}	10	—	10	—	ns	
Access Time from SC	t _{SCA}	—	25	—	25	ns	15
Access Time from \overline{SE}	t _{SEA}	—	25	—	25	ns	15
Serial Data-out Hold Time	t _{SOH}	5	—	5	—	ns	
Serial Output Buffer Turn-off Time Referenced to \overline{SE}	t _{SEZ}	—	20	—	25	ns	5
Serial Data-in Setup Time	t _{SIS}	0	—	0	—	ns	
Serial Data-in Hold time	t _{SIH}	15	—	20	—	ns	
Serial Write Enable Setup Time	t _{SWS}	5	—	5	—	ns	
Serial Write Enable Hold Time	t _{SWH}	15	—	20	—	ns	
Serial Write Disable Setup Time	t _{SWIS}	5	—	5	—	ns	
Serial Write Disable Hold Time	t _{SWIH}	15	—	20	—	ns	

Logic Operation Mode

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS)	t _{CSR}	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS)	t _{CHR}	15	—	20	—	ns	




Logic Operation Mode (continued)

Parameter	Symbol	HM538123A-8		HM538123A-10		Unit	Note
		Min	Max	Min	Max		
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	ns	
Write Cycle Time	tFRC	170	—	215	—	ns	
RAS Pulse Width	tFRS	100	10000	125	10000	ns	
Page Mode Cycle Time	tFPC	70	—	80	—	ns	
CAS Pulse Width	tFCS	40	—	50	—	ns	
RAS Hold Time Referenced to CAS	tFRSH	40	—	50	—	ns	
CAS Hold Time Referenced to RAS	tFCSH	100	—	125	—	ns	
Column Address to RAS Lead Time	tFRA	60	—	70	—	ns	
Column Address to CAS Lead Time	tFCA	60	—	70	—	ns	
RAS to Column Address Delay Time	tRAD	15	40	20	55	ns	
Write Command Setup Time	tWCS	0	—	0	—	ns	
Write Command Hold Time	tWCH	15	—	20	—	ns	
Write Command Pulse Width	tWP	15	—	20	—	ns	
Write Command to RAS Lead Time	tRWL	20	—	25	—	ns	
Write Command to CAS Lead Time	tCWL	20	—	25	—	ns	
Data-in Setup Time	tDS	0	—	0	—	ns	12
Data-in Hold Time	tDH	15	—	20	—	ns	12
WE to RAS Setup Time	tWS	0	—	0	—	ns	
WE to RAS Hold Time	tWH	10	—	15	—	ns	
Mask Data to RAS Setup Time	tMS	0	—	0	—	ns	
Mask Data to RAS Hold Time	tMH	10	—	15	—	ns	
OE Hold Time Referenced to WE	tDEH	20	—	25	—	ns	
CAS Precharge Time	tCP	10	—	10	—	ns	


- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. When $t_{RCD} > t_{RCD}(\max)$ or $t_{RAD} > t_{RAD}(\max)$, access time is specified by t_{CAC} or t_{AA} .
 3. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition time t_T is measured between V_{IH} and V_{IL} .
 4. Data input must be floating before output buffer is turned on. In read cycle, read-modify-write cycle and delayed write cycle, either $t_{DZC}(\min)$ or $t_{DZO}(\min)$ must be satisfied.
 5. $t_{OFF1}(\max)$, $t_{OFF2}(\max)$ and $t_{SEZ}(\max)$ are defined as the time at which the output achieves the open circuit condition ($V_{OH} - 200$ mV, $V_{OL} + 200$ mV).
 6. Assume that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 7. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 8. When $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$, access time is specified by t_{CAC} .
 9. When $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$, access time is specified by t_{AA} .
 10. If either t_{RCH} or t_{RRH} is satisfied, operation is guaranteed.
 11. When $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle, and I/O pins remain in an open circuit (high impedance) condition.
 12. These parameters are specified by the later falling edge of \overline{CAS} or \overline{WE} .
 13. Either $t_{CDD}(\min)$ or $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by \overline{CAS} or \overline{OE} prior to applying data to the device when output buffer is on.
 14. When $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CWD} \geq t_{CWD}(\min)$ in read-modify-write cycle, the data of the selected address outputs to an I/O pin and input data is written into the selected address. $t_{ODD}(\min)$ must be satisfied because output buffer must be turned off by OE prior to applying data to the device.
 15. Measured with a load circuit equivalent to 2 TTL loads and 50 pF.
 16. After power-up, pause for 100 μ s or more and execute at least 8 initialization cycles (normal memory cycle or refresh cycle), then start operation.

■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




Note: *1. This cycle becomes a normal mode write cycle when $\overline{\text{WE}}$ is high and a mask write cycle when $\overline{\text{WE}}$ is low.


• Delayed Write Cycle



• Read-Modify-Write Cycle




• CAS Before RAS Refresh Cycle



0089-23


• Hidden Refresh Cycle



0089-24




• Color Register Set Cycle (Early Write)



0089-25


• Color Register Set Cycle (Delayed Write)



0089-26




• Color Register Read Cycle



0089-27


• Flash Write Cycle



0089-28



• Read Transfer Cycle (1)




0089-31

Notes: *1. This QSF timing is referred when SC is risen once or more between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by DT rising).

*2. This QSF timing is referred when SC isn't risen between the previous transfer cycle and CAS falling edge of this cycle (QSF is switched by RAS or CAS falling).




• Read Transfer Cycle (2)



0089-32




• Pseudo Transfer Cycle




0089-33



• Write Transfer Cycle




• Split Write Transfer Cycle




0089-36




• Serial Read Cycle




• Serial Write Cycle



• Logic Operation Set/Reset Cycle



• Logic Operation Mode Read-Modify-Write Cycle



0089-44

Note: *1. When \overline{WE} is high, this cycle enters a logic operation mode. When \overline{WE} is low, logic operation mode is reset, and a temporary mask write cycle starts.

Hitachi America, Ltd.

SEMICONDUCTOR & I.C. DIVISION

Hitachi America, Ltd.
Semiconductor & I.C. Division
Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819
Telephone: 415-589-8300
Telex: 17-1581
Twx: 910-338-2103
FAX: 415-583-4207

REGIONAL OFFICES

TELECOM REGION

Hitachi America, Ltd.
325 Columbia Turnpike
Suite 203
Florham Park, NJ 07932
201/514-2100

NORTHEAST REGION

Hitachi America, Ltd.
77 South Bedford Street
Burlington, MA 01803
617/229-2150

NORTH CENTRAL REGION

Hitachi America, Ltd.
500 Park Boulevard, Suite 415
Itasca, IL 60143
708/773-4864

NORTHWEST REGION

Hitachi America, Ltd.
1900 McCarthy Boulevard
Suite 310
Milpitas, CA 95035
408/954-8100

SOUTH CENTRAL REGION

Hitachi America, Ltd.
Two Lincoln Centre, Suite 865
5420 LBJ Freeway
Dallas, TX 75240
214/991-4510

SOUTHWEST REGION

Hitachi America, Ltd.
2030 Main Street
Suite 450
Irvine, CA 92714
714/553-8500

SOUTHEAST REGION

Hitachi America, Ltd.
401 Harrison Oaks Boulevard
Suite 100
Cary, NC 27513
919/481-3908

AUTOMOTIVE REGION

Hitachi America, Ltd.
330 Town Center Drive
Suite 311
Dearborn, MI 48126
313/271-4410

DISTRICT OFFICES

Hitachi America, Ltd.
3800 W. 80th Street, Suite 1050
Bloomington, MN 55431
612/896-3444

Hitachi America, Ltd.
21 Old Main Street, Suite 104
Fishkill, NY 12524
914/897-3000

Hitachi America, Ltd.
6161 Savoy Drive, Suite 850
Houston, TX 77036
713/974-0534

Hitachi (Canadian) Ltd.
320 March Road, Suite 602
Kanata, Ontario, Canada K2K 2E3
613/591-1990

Hitachi America, Ltd.
4901 N.W. 17th Way, Suite 302
Fort Lauderdale, FL 33309
305/491-6154





Our Standards Set Standards

Hitachi America, Ltd.
Semiconductor & I.C. Division
Hitachi Plaza
2000 Sierra Point Parkway, Brisbane, CA 94005-1819
1-415-589-8300

391/25M/RRD/RB

Order Number : M11TO11