

MB8764 Applications Manual



Multicomponents • RAE Electronics 300 North Rivermede Road Concord (Toronto), Ont. L4K 2Z4 Telephone (416) 736-1144 Telex 06-964814 Fax (416) 736-4831

> Digital Signal Processor

MB8764
Applications Manual

FUJITSU

Fujitsu Limited

Fujitsu Microelectronics, Inc.

Fujitsu Mikroelektronik GmbH

## Digital Signal Processor

MB8764
Applications Manual

Copyright © 1986 by Fujitsu Limited and Fujitsu Microelectronics, Inc.

This Publication contains information considered proprietary by Fujitsu Limited, Tokyo, Japan and Fujitsu Microelectronics, Inc. No part of this document may be copied or reproduced in any form or by any means or transferred to any third party without the prior written consent of Fujitsu Limited.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical applications; consequently complete information sufficient for construction purposes is not necessarily given. The information in this publication has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for any inaccuracies.

The information conveyed in this publication does not convey any license under the patent rights of Fujitsu Limited.

Fujitsu reserves the right to change specifications without notice.

Digital Signal Processor MB8764 Applications Manual is published by the U.S. Technical Publications Department, Fujitsu Microelectronics, 3320 Scott Blvd., Santa Clara, CA 95054-3197, (408) 727-1700

Printed in the U.S.A.

Edition 1.0 (Phase 1)

August 1986

#### **Fujitsu Limited**

Furukawa Sogo Bldg., 6-1 Marunouchi 2-Chome, Chiyoda-ku Tokyo 100, Japan Phone National (03) 216-3211 Phone International 81-3-216-3211 Telex: 2224361 FT TOR J

## Fujitsu Microelectronics, Inc.

3320 Scott Blvd.
Santa Clara, CA 95054-3197
Phone: (408) 727-1700
Telex: (910) 338-0190


## Fujitsu Mikroelektronik GmbH

Arabella Center 9, OG/A Lyoner Straβe 44-48 D-6000 Frankfurt 71, F.R. Germany Phone 069/66 320 Telex 0411 963

## **Preface**

This document describes the basic hardware/software structures and other applications-related features of the MB8764 16-bit general-purpose Digital Signal Processor (DSP). The applications spectrum of the DSP is extremely broad, ranging from relatively simple telecommunications and signal-processing requirements to very complex signal analysis, multi-order filter designs, and systems that demand the utmost in throughput and computation capabilities.

Architectural features and the general applications spectrum of the DSP are defined in Chapter 1. The remaining chapters describe programming techniques, interface characteristics, application examples, and memory–expansions options. An MB8764 Data Sheet is shown in Appendix B.



# Applications Manual MB8764 Table of Contents

Section	One – Introduction	Page
1.1	Architectural Overview	1-1
1.2	Applications Spectrum	1–1
Section	Two - Programming Techniques	
2.1	Multi-Loop Programming	2-1
<b>2</b> .2	Double Precision Addition And Subtraction	2–4
Section	Three - DSP Interfacing	
3.1	Memory Interfaces	3–1
3.2	Analog Port Interface	3-4
3.3	Interactive Processing	3–7
3.4	Interfacing Multiple DSPs	3–8
Section	Four – Design Calculations and Programming Examples	
4.1	Introduction	4–1
4.2	Infinite Impulse Responce (IIR) Filter	4–1
4.3	Finite Impulse Response (FIR) Filter (24 Taps)	4–5
4.4	Echo Canceller	4–8
4.5	Program Example For Fast Fourier Transforms (FFT)	4–1
Section	Five - ROM Expansion	
5.1	Expansion of Instruction ROM	5-1
5.2	ROM-Bank Switching	5–4
Append	ix A – FFT Computation	A-1
Annend	ix R - MR8764 Data Sheet	R_1

# Applications Manual MB8764 List of Illustrations and Programming Examples

Sec	tion One -	Introduction	Page
	Figure 1.1	Block Diagram of MB8764	1–2
	Figure 1.2	Applications Spectrum of MB8764 Digital Signal Processor	1–3
Sec	tion Two -	Programming Techniques	
	Programmin	ng Example #1. Using Nested Loops	2–1
	Programmin	ng Example #2. Using A Common Register (CO) for Inner-and-Outer Loop Counter	2–2
	Programmin	ng Example #3. Triple-Loop Program Using Index Addressing	2–3
Sed	ction Three	- DSP Interfacing	
	Figure 3.1	External ROM Interface	3–2
	Figure 3.2	External RAM Interface	3–3
	Figure 3.3	Analog Port Interface	3–4
	Figure 3.4	I/O Control Signals	3–6
	Figure 3.5	Inactive Processing With Two DSPs	3–7
	Figure 3.6	Multiple DSP Configuration	3–9
	a.	Data Transfer Concepts	3–9
	b.	System Block Diagram	3–9
	Figure 3.7	Address/DataFormats	3–10
	Figure 3.8	DMA Timing Cycle	3–11
Se	ction Four -	- Design Calculations and Programming Examples	
	Figure 4.1	Infinite Impulse Filter of the 5th Order	4–2
	Figure 4.2	Test Setup for Measuring Response of IIR Filter	4–4
	Figure 4.3	Finite Impulse Response (FIR) Filter with Input/Output Waveforms	4–5
	Figure 4.4	Test Setup for Measuring Response of FIR Filter	4-7

Figure	4.4	Test Setup for Measuring Response of FIR Filter	4–7
Figure	4.5	Echo Canceller	4–9
	a.	Concepts of Echo Cancellation	4–9
	b.	Using Multiple DSPs for Additional Memory	4–9
Figure	4.6	Input and Output Waveforms of 64-Point FFT	4–12
Figure	4.7	Frequency and Power Ratios of Waveform A' (All points not shown)	4–13
Section Fi	ve -	ROM Expansion	
Figure	5.1	External ROM Expansion and Address Table	5–2
Figure	5.2	EROM Timing	5–3
_		EROM Timing	5–3 5–4
Figure	5.3		
Figure Figure	5.3 5.4	IK Word IROM And IK Word EROM	5–4
Figure Figure Appendix	5.3 5.4 <b>A</b> – <b>F</b>	IK Word IROM And IK Word EROM	5–4 5–5
Figure Figure Appendix Figure	5.3 5.4 <b>A</b> – <b>F</b> A.1	IK Word IROM And IK Word EROM	5-4 5-5 A-1

Applications Manual MB8764

## Section One - Introduction

Conten	ats of This Section	Page
1.1	Architectural Overview	1-1
1.2	Applications Spectrum	1–1

#### 1.1 Architectural Overview

The MB8764 DSP is the ultimate answer to high-speed digital signal processing. Featuring a 100-nanosecond cycle time and a high-speed pipelined multiplier, the MB8764 provides optimum throughput for computation-intensive applications. In addition, the MB8764 provides the user with an extensive instruction set, expandable memory options, an on-chip DMA channel, and a wide assortment of peripherals and system development tools. In combination, these functions and support devices provide design flexibility, system efficiency, and the lowest possible processing costs. A simplified block diagram of the MB8764 DSP is shown in Figure 1.1.

#### 1.2 Applications Spectrum

Basic operations, processing functions, and major applications areas are shown in Figure 1.2.




Figure 1.1 Block Diagram of MB8764

#### Communications

Echo Cancellation
Data Coding, Compression
High-Speed Modems

#### **Image Processing**


Pattern Recognition Image Conversion, Coding, Compression Image Quality Improvement

#### High-Speed Controller

Numerical Control Industrial Robotics Sensors

#### Speech/Audio Processing

Voice Synthesis, Analysis, Recognition Vocoders Musical Instruments Radar & Sonar



#### Waveform Analysis

Discrete Fourier Transforms (DFT)
Fast Fourier Transforms (FFT)

## Mathematical/Algebraic Computations

Matrix Calculation Auto Correlation Vector Analysis

#### **Complex Signal Solutions**

Spectrum Analysis Phase Lock Loop (PLL) Detection & Predictive Coding

#### Digital Processing

A-to-D/D-to-A Conversions Image Enhancement Frequency Synthesis

Figure 1.2 Applications Spectrum of MB8764 Digital Signal Processor


Applications Manual MB8764

## **Section Two – Programming Techniques**

Conter	nts of This Section	Page
2.1	Multi-Loop Programming	2-1
2.2	Double Precision Addition And Subtraction	2–4


#### 2.1 Multi-Loop Programming

Programming example #1 shows how nested loops can be utilized. In this dual-loop program, the C0 register is an 8-bit counter and the C1 register is a 4-bit counter.




Programming Example #1. Using Nested Loops

A dual-loop program that uses the C0 register for both the inner-and-outer loop counter is shown in programming example #2. The number of program statements and the incrementation cycle are the same as those for programming example #1.



Programming Example #2. Using A Common Register (CO) for Inner-and-Outer Loop Counter

Programming example #3 illustrates a triple-loop counter. This example uses index addressing in each loop and, to reduce the number of statements, C1 is used as the jump condition for the innermost loop.



Programming Example #3. Triple-Loop Program Using Index Addressing

#### 2.2 Double Precision Addition And Subtraction

#### 2.2.1 Data Formats


The data word for both the augend and addend is 31-bits long and is in two's complement form. To perform a double-precision add or subtract operation, the data word is separated into two parts—the Least Significant Word (LSW) and the Most Significant Word (MSW). The LSW and MSW format is always the same and is shown in the following diagram




#### 2.2.2 Double Precision Addition

Addition is performed in the following manner:

- · Add each LSW value.
- Check if the sum is greater than or equal to two (2).
- Save the result. (The result is stored in RAM location \$85).



- Add each MSW value.
- If the sum of the LSWs is greater than or equal to two (2), add one (1) to the sum of the MSWs.
- Save the result plus the sign bit. (The result is stored in RAM location \$84)
- The final result of a double precision add is the effective 15-bit value of the LSWs (RAM location \$85) and the value of the MSWs plus the sign bit (RAM location \$84).



#### 2.2.5 Double Precision Subtraction

Subtraction is performed by adding the one's (1) or two's (2) complement of the binary expressions—refer to paragraph 2.2.4. The complementary form of the subtrahend depends on the LSW value. The rule for which complement form to use is as follows:

When all the LSWs (first 15-bits) are zero,

LSW 15-bit:

leave all zeroes

MSW 16-bit:

transform to two's complement form

When any of the LSWs (first 15-bits) are not zero,


LSW 15-bit:

transform to two's complement form

MSW 16-bit:

transform to one's complement form

In the example that follows, the length of the LSWs and MSWs are reduced to 4-bits.



#### ---- ADDRESS MAP OF EACH VALUE ----

\$80 : MSW 1 \$81 : LSW 1 \$82 : MSW 2 \$84 : MSW result

\$85 : LSW result

\$82 : MSW 2 \$83 : LSW 2

NO.	LOC	OP OPRND1/2	SOURCE ST	TATEMENT		
1				PRG DBI	PRE	
2	0000			ORG MAI	N,\$000	
5			******	*****	******	****
4				CT *		
7 8			*******	******	******	****
9 10 11 12 13	0000 0001 0002 0003 0004	401283 D08808 530000 800A83 401282	DBLSUB	MOV:NOP JOC:NOP NOP:NEG MOV:NOP MOV:NOP		;GET LSB ;CHECK FOR ALL ZERO ;IF NOT ZERO TRANSFORM TO TWO'S COMPLEMENT ;REPLACE OLD LSB ;GET MSB
14 15 16 17	0005 0006 0007 0008 0009	5F0000 800A82 F0E00C 401282 530000	ZERO	NOP:COM MOV:NOP JMP:NOP MOV:NOP NOP:NEG	D, \$82 DBLADD	TRANSFORM TO ONE'S COMPLEMENT REPLACE OLD MSB DO ADD ELSE TRANSFORM MSB TO TWO'S COMPLEMENT
18 19 20 21	0009 000A 000B	800A82 F0E00C	*	MOV:NOP JMP:NOP	D, \$82 DBLADD	REPLACE OLD MSB
22			******	******	*******	*****
23 24 25				BLE PRECISION		
26 27 28 29 30 31 32 33 34 35	000C 000D 000E 000F 0010 0011 0012 0013 0014	404281 402283 520000 800A85 474280 402282 520000 C00001 DC8416 5E0000	DBLADD	MOV:NOP MOV:NOP NOP:ADD MOV:NOP MOV:SLA MOV:NOP NOP:ADD LDI:NOP JOC:SUM NOP:RED	\$83,B D, \$85 \$80, A \$82, B #\$1 DONE, OV	:GET LSB-1 :GET LSB-2 :ADD LSB'S :SAVE LSB RESULT :GET MSB-1 & SHIFT LSB RESULT TO CHECK FOR CARR' :GET MSB-2 :ADD MSB'S :LOAD A-REGISTER WITH \$1 :CHECK FOR LSB OVERFLOW & ADD ONE TO MSB'S :IF NO OVERFLOW REDUCE MSB'S BY ONE :SAVE MSB RESULT
36 37 38	0016	800A84	DONE *	MOV:NOP END	D, \$84	SAVE MSB HESULI

## Section Three - DSP Interfacing

Conten	ats of This Section	Page
3.1	Memory Interfaces	3–1
3.2	Analog Port Interface	3-4
3.3	Interactive Processing	3-7
3.4	Interfacing Multiple DSPs	3-8

#### 3.1 Memory Interfaces

Figures 3.1 and 3.2, respectively, show how the MB8764 can be interfaced to external ROM and RAM memories. Observe that external logic or timing arbitration circuits are not required.




Figure 3.1 External ROM Interface




Figure 3.2 External RAM Interface

#### 3.2 Analog Port Interface

One method of implementing a 16-bit digital-to-analog interface is shown in Figure 3.3. In this type of interface, signal compatibility and I/O timing parameters are critical. The circuits shown address both of these areas and provide the best possible solutions. Timing for the I/O control signals is shown in Figure 3.4.




Figure 3.3 Analog Port Interface





Figure 3.3 Analog Port Interface (Cont'd)

#### Analog/Digital Converter-to-Digital Signal Processor:



#### Notes:

- 1. The above timing sequence is initiated by an 8kHz clock signal derived from the on-board 2.048 MHz master clock.
- 2. The DSP receives data in the Program (P) mode.

#### Digital Signal Processor-to-Digital/Analog Converter:




Figure 3.4 I/O Control Signals

#### 3.3 Interactive Processing

A simple interactive signal processing network is shown in Figure 3.5. The EN and DIR logic provides a bidirectional data link between the two DSPs; however, each DSP is restricted to its associated ERAM (DSP/A ERAM/A and DSP/B ERAM/B). A processing system of this type is easy to implement, requires very few parts, and essentially doubles the throughput.




Figure 3.5 Interactive Processing With Two DSPs

#### 3.4 Interfacing Multiple DSPs

Multiple DSP configurations are particularly useful in applications that require many phases of signal processing or in those requiring hybrid control features. In the example that follows, three DSPs are used to evaluate a transversal filter. Data transfer concepts and a simplified block diagram of the system are shown in Figure 3.6.

As indicated in Figrue 3.6a, data is transferred between the three DSPs in the following manner:

IN: Input new sample data.

OUT: Output result after execution.

1: Data transfer from #1 to #2.

2: Data transfer from #2 to #3.

3 : Transfer filtered result from #3 to #1.

4: Transfer filtered result from #2 to #1.

In terms of processing dynamics (Figure 3.6b), the following operations occur:

IN, OUT: Accessing ERAM #1

1 : Data transferring from #1 to #2 with address in DMA mode.


2 : Data transferring from #2 to #3 with address in DMA mode.

3 : Data transferring from #3 to #1 with address in DMA mode.

4 : Data transferring from #2 to #1 with address in DMA mode.

In operations 1 and 2 data calculated for the next cycle is transferred.

Address/data formats for each transfer cycle and a DMA timing cycle are shown in Figures 3.7 and 3.8, respectively.



#### a. Data Transfer Concepts






Figure 3.6 Multiple DSP Configuration

Page 3-9


#### INPUT/OUTPUT DATA



Transfer 2 ... #1 assigns transferring #2 to #3



Transfer 3 ... #3 to #1



Transfer 4 ... #2 to #1




Figure 3.7 Address/Data Formats




Figure 3.8 DMA Timing Cycle

# Section Four – Design Calculations and Programming Examples

Conten	ats of This Section	Page
4.1	Introduction	4–1
4.2	Infinite Impulse Response (IIR) Filter	4–1
4.3	Finite Impulse Response (FIR) Filter (24 Taps)	4-5
4.4	Echo Canceller	4-8
4.5	Program Example For Fast Fourier Transforms (FFT)	4–10

#### 4.1 Introduction

This chapter shows how the DSP can be used to solve some design problems that would otherwise require extensive logic and considerable development costs in both hardware and software. Using the DSP and its support peripherals, each of the applications that follow can be easily developed and performance-evaluated with a minimum of time and effort.

## 4.2 Infinite Impulse Response (IIR) Filter

The DSP is an ideal choice for calculating component values and frequency responses of an infinite impulse response filter similar to the configuration shown in Figure 4.1. The equation corresponding to each second-order filter section can be expressed as:

$$Yn = \frac{ao + a1Z^{-1} + a2Z^{-2}}{1 + boZ^{-1} + b1Z^{-2}} Xn \text{ and, after transformation:}$$

Yn = aoXn + n-1(a1X) + n-2(a2X)-n-1(boY)-n-2(b1Y)




Figure 4.1 Infinite Impulse Response Filter of the 5th Order

In Figure 4.1, the memory area corresponding to each signal node (encircled numbers 1 through 9) are located in the numeric area of BRAM; all coefficients are stored in queue in ARAM.

The virtual shift mode is used to sequence data shifting for each signal node. In the programming example and execution cycles that follow, it is assumed that calculations are to proceed indefinitely; thus, initial setting are omitted. As shown in the execution cycles, after the first second-order stage has been calculated, the output value is stored in address 4 and the next stage is calculated. As each stage is calculated, the output of that stage becomes the input for the next. When the last stage is calculated, the value of each signal node appears in the "after execution" column and the second processing cycle begins.

In the second iteration, the output data of each signal node is indicated with a prime mark  $(x^i)$ . Each filter coordinate (X and Y) is incrementally increased in value and addresses are advanced accordingly. The processing operation can be expanded to achieve the required response characteristics of the filter. By using the virtual shift mode in this program, data shift processing can be omitted.

## IIR Program Example (Second-Order Filter Section)

01	SET	VS			 Set virtual shift mode.
02	MOV:NOP	#\$200,PGT:PGI	м		 Set PGT and PGM.
ı	_1 EQU *				 Define as L1 = 03.
03	JOC:NOP	L1,JF			 Wait for new data.
04	MOV:NOP	D,EO			 Transfer previous data to EO.
05	MOV:NOP	#\$3,CO			 Set number of loop.
06	MOV	#\$800,EA			 Start output (in I mode).
07	MOV:NOP	#\$O,X:Y			 Reset X and Y. VP is stored in Y.
08	MOV:NOP	EI, \$80(Y)			 Set input.
1	L2 EQU *		7		•
09	LAB:NOP	\$0(X),\$0(Y)	Ш		
0A	LAB:NOP	\$1(X),\$1(Y)			
0B	LAB:MLT	\$2(X),\$2(Y)	`}	Filter	
0C	LAB:MSM	\$3(X),\$3(Y)	- (1	Processing	
0D	LAB:MSM	\$4(X),\$4(Y)	- []		
0E	NOP:MSM	,	ע		
0F	MXY : MSM	#\$4,#\$1			 Change X value.
10	MOV:NOP	D,\$81(Y)			 Result is stored in D.
11	JOC:NOP	L2,C0			 Loop control statement.
12	AVP:NOP	#\$F			 Subtact VP by 1 for next loop.
13	JMP:NOP	L1			,

### **Execution Cycles**

		2nd Cycle			
BRAM Address	Before Execu- tion	After 1st Stage	After 2nd Stage	After Execution	Before Execu- tion
0	х	Х	х	Х	Х.
1	х	х	×	х	①'
2	①	1	①	(=1)	②'
3	2	2	2	(=2)	3'
4	3	<b>4</b> )'	<b>4</b> '	(a)'	(4) <sup>'</sup>
5	4	4	4	(=4)	(5)
6	(5)	(5)	(4) (6)	6	66'
7	6	6		7 (=6)	(7) <sup>'</sup>
8	7	7	© 7 8	<b>®</b> '	<u>®</u> '
9	8	8	8	(=8)	<u>ම</u> '
A	9	9	9	х	×
В	x	x	×	х	x
С	х	×	×	х	x
D	x	×	×	x	×
E	x	x	×	х	x
F	x	x	×	х	×

## **Processing Coefficients**

Coefficie	nt E	quivaler	nt in Figure 4.1
\$2D4A		ao	
\$5A93		a1	
\$2D4A		a2	
\$A5EF		bo	
\$DAD3		b1	10
\$2614		a3	
\$4A4A		a4	
\$2614		a5	
\$901F		b2	
\$C726		b3	
\$5000		a6	
\$5000		a7	
\$0000		a8	
\$DE0D		b4	
\$0000		b5	

A test setup designed to measure the response curve of the IIR filter is shown in Figure 4.2. The spectrum analyzer provides a high-resolution display of both gain and frequency.




Figure 4.2 Test Setup for Measuring Response of IIR Filter

#### 4.3 Finite Impulse Response (FIR) Filter (24 Taps)

A FIR filter with typical input and output waveforms is shown in Figure 4.3. As shown in waveform A, all high-frequency components are present at the input of the filter. Each section of the filter is designed to attenuate specific high-order frequencies; thus, the signal at the output summing point (Yn) is nearly a pure sinewave—see waveform B. Filters of this type are frequently used for echo cancellation in communication systems – refer to paragraph 4.4.




Figure 4.3 Finite Impulse Response (FIR) Filter with Input/Output Waveforms

Because of a JMP instruction to address 17, the FIR program example that follows directly outputs the input data. To execute the filter program, the JMP instruction must be changed to a NOP instruction.

## FIR Program Example

		PRG	TDAN	c
1:		*********	TRAN	
2:		*		*
3:		* 24 TAP	S TRANSVERSAL F	ILTER FOR MB8764 *
4:		*		*
5:		* (C) 10.	OCTOBER, 1983 B	Y FUJITSU LIMITED *
6:		*		*
7:		******	*******	********
8:				
9:		ORG	TRF,\$000	
10:	TRF	EQU*		
11:		CLR	ADM:DMM:Y	
12:	IN	JOC	IN,IF	
13:		MOV	#\$800,EA	
14:		MOV	EI,\$80(Y)	
15:		MOV	EI,\$0(Y):A	
16:		MOV	A,EO	
17:		JMP	IN	
18:		LIY	#\$37	
19:		LIY	#\$F4	
20:		LIY:MLT	#\$AD	
21:		LIY : MSM	#\$29	
22:		LIY :MSM	#\$FEFC	
23:		LIY :MSM	#\$FDD2	
24:		LIY:MSM	#\$FD90	
25:		LIY :MSM	#\$FF11	
26:		LIY :MSM	#\$290	
27:		LIY :MSM	#\$762 #\$010	
28:		LIY :MSM	#\$C10	
29:		LIY :MSM	#\$EF2	
30:		LIY :MSM	#\$EF2	
31:		LIY :MSM	#\$C10 #\$762	
32: 33:		LIY :MSM	#\$762 #\$290	
34:		LIY :MSM LIY :MSM	#\$290 #\$FF11	
35:		LIY :MSM	#\$FD90	
36:		LIY :MSM	#\$FDD2	
37:		LIY :MSM	#\$FEFC	
38:		LIY :MSM	#\$29	
39:		LIY :MSM	#\$AD	
40:		LIY :MSM	#\$F4	
41:		LIY :MSM	# <b>\$</b> 37	
42:		NOP:MSM	+	
43:		MXY:MSM	#0,#\$E7	
44:		MOV	D,EO	
45:		JMP	IN	* RESTART TRANSVERSAL FILTER
46:		END		

A test setup designed to measure the response curve of the FIR filter is shown in Figure 4.4




Figure 4.4 Test Setup for Measuring Response of FIR Filter

#### 4.4 Echo Canceller

In communication systems and other configurations where signal echos are a problem, the MB8764 provides a classic solution. As shown in 4.5a, the actual echo  $\{y(k)\}$  is a spectrum of impulse frequencies caused by line mismatches and is expressed by the equation:

$$y(k) = \sum_{n=0}^{\infty} hnx(k-1) + v(k)$$

The (hk) term in Figure 4.5a represents the impulse response of an echo pass, that is, the A-to-B pass through the hybrid. To cancel the actual echo  $\{y(k)\}$ , an imaginary echo  $\{y(k)\}$ , of opposite phase is generated. These two signals  $\{y(k)\}$  and y(k) are summed at point B and the result is echo cancellation.

To generate the imaginary echo and the impulse series, the MB8764 computes the following two formulas:


$$#1 = \bigvee_{n=0}^{\Lambda} (k) = \sum_{n=0}^{\infty} hn(k) + x(k-n)$$

 $\#2=\stackrel{\wedge}{h}(k+1)=\stackrel{\wedge}{h}(k)+Kx(k-n)e(k)$ 


Reducing and solving for the instantaneous voltage at the summing point:

$$e(k) = Y(k) - \bigwedge^{\wedge} (k)$$

Formula #1 is identical to the FIR transversal filter characteristic described in paragraph 4.3. For the typical echo canceller, several taps of the transversal filter are required to accommodate system delay times. Multiple DSPs are used to satisfy the additional memory requirements; a typical configuration is shown in Figure 4.5b.



#### a. Concepts of Echo Cancellation




b. Using Multiple DSPs for Additional Memory

Figure 4.5 Echo Canceller

Page 4-9

#### 4.5 Program Example For Fast Fourier Transforms (FFT)

The DSP can be used to reduce any complex waveform into discrete component values. In the example that follows, the Fourier-transform program uses a single DSP and a 64-point matrix to analyze the input waveform. Memory location and mapping tables for the Assembly Listing that follows are shown below. A summary of FFT computations is shown in Appendix A.



The main part of the ROM table is divided into three basic areas, which are:

Data Input (0001-000A)— the input data is changed into bit reversed data and stored in the real data area of BRAM; zeroes are stored in the imaginary data area of BRAM.

Assignment Jump to FFT Computation (0080-xxxx)— assigns subroutine jump to FFT computation area.

Data Outpput (000D-001B)— the output data consists of the square of the imaginary value and the square of the real value; the data is output by the MB8764 DSP in the "I" mode.

The FFT computation area of ROM provides temporary storage for coefficients (SIN and COS data) used in butterfly computations and also provide sufficient memory space for the actual butterfly calculations.

The bit reverse address data area stores the address data required to properly arrange and correlate the input data. The SIN/COS data tables provide the sine and cosine values for each 1/32nd radian from 0 to  $\pi$ .

Some examples of a 64-point FFT are shown in Figure 4.6. Waveforms A, B, and C are input signals at different frequencies; waveforms, A', B', and C' are the corresponding output, signals. In Figure 4.7, the output signal (waveform A') is plotted to show frequency and power-ratio relationships. Point "1" indicates a frequency of 0 Hz and a power ratio of 0. Since the sampling rate of the FDSP KIT-8764 is 8 kHz, the time interval between points "1" and "2" is limited to a resolution of 4 kHz. The DSP divides the time interval into 32 equal parts and shows the power ratio for each discrete point.

Page 4-11




Figure 4.6 Input and Output Waveforms of 64-Point FFT




Figure 4.7 Frequency and Power Ratios of Waveform A<sup>I</sup> (All points not shown)

MB87	IN	PUT FFT64P	64 (V01/L	.01,8311	30)		ASSEMBLY LIST	DATE 0.0.0
NO.	LOC	OP	KT FF OPRIND1	T64P OPRINI		SOURCE STA	TEMENT	
1 2 3 4				*	PRG	% INPT OUTI	FFT64P PUT %	
756789011231456789011232223033345	0000 0000 0001 0002 0003 0004 0005 0006 0007 0008 0000 000D 000D 0011 0012 0014 0015 0014 0017 0018 0018 0018	70CF00 702040 D09002 010080 A14000 B20BC0 D04002 E04800 702040 810B80 E00100 702004 406380 4063C0 540000 580000 D09013 808000 D09013 808000 E00100 D0400F C08000 818000 B18000 D0400F			ORG MOV:I MOV:I JOC:N MOV:I JOC:N MOV:I JOC:N MOV:I JOC:N MOV:I MOV:I MOV:I MOV CLR MOV CLR MOV CLR MOV JOC:N	NOP HOP HOP NOP NOP NOP NOP NOP NOP NOP NOP NOP N	IO,\$000 #\$300,PGT:PGM:X:Y #\$40,C0 \$2,IF \$0(X),\$0 A,Y EI,\$C0(Y) \$2,C0 Y:A #\$40,C0 A,\$80(Y) \$9,C0 \$80 IF #\$0,Y:X #\$40,C0 \$80(Y),B:A \$13,IF D,EO #\$800,EA IF #\$8000 A,EO \$14,OF #\$8000,EA	
36 37						% FFT64P %		
38 39 41 42 44 45 47 48 49 51 51 52 53 55 55 55 66 62 63	0080 0080 0081 0082 0083 0084 0085 0086 0087 0088 008B 008C 008D 008D 008D 0090 0091 0092 0094 0095 0096 0097	700780 700800 E00600 C00020 810A41 C00002 810A49 C00000 810A02 910A06 602241 C00000 810A01 910A07 704000 602240 904A08 402202 422240 804A00 602801 804A00	Ć	GEN01 GEN02 GEN03	ORG MOV:I MOV:I CLR LDI:NC MOV:I LDI:NC MOV:I MO	NOP OP NOP OP NOP NOP NOP NOP NOP NOP NO	FFT,\$080 #\$380,PGT #\$0,PGM DMM:ADM #\$20 A,\$41 #\$2 A,\$42 #\$1 A,\$40 #\$6,C0 #\$0 A,\$2 C0,\$6 \$41,C0 #\$0 A,\$1 C0.\$7 #\$0,Y \$40,C0 Y,A:\$8 \$2,B \$40,B D,\$0:A \$1,X D,\$3	

(Contin	nued fron	n page 4-14	4)				
MB8		DSP3 ASM	164 (VO1/LO	1,831130)		ASSEMBLY LIST	DATE 0.0.0
		:FFT64P					
NO.	LO	TE) C OP	KT FFT6 OPRIND1	64P OPRIND2	SOUF	ICE STATEMENT	
			0.1	_			
645666786977777777777777777777777777777777	0099 0099A 0099B 0099C 0099E 0099F 000A1 000A3 000A4 000A7 000A7 000AB 000AB 000B1 000B3 000B6 000B7 000B9 000BB 0	604203 0141C0 018180 054180 054180 0881C0 840A05 684200 800A04 404205 4023C0 664203 800BC0 800BC0 800BC0 800BC0 800BC0 404204 402380 664203 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800B80 624200 800A02 404204 404204 404204 404204 404204 404204 404204 622207 800A02 404204 800A04 570000 800A42 D0408A F02000		LTB: LTB: LTB: MOV	NONT MEN TO THE PROPERTY OF TH	\$3, Y \$20(x), \$40(Y) \$40(X), \$0(Y) \$20(X), \$0(Y) \$40(X), \$40(Y) D, \$5 D, \$5 D, \$5 SO, Y D, \$4 \$5, A \$CO(Y), B \$3, Y D, \$CO(Y) D, \$CO(Y) D, \$CO(Y) \$4, A \$80(Y), B \$3, Y D, \$80(Y), B \$41, D \$41, D \$41, D \$42, D D, \$41 D, \$40 D, \$42 GENO1, C0	
104 105				*	% TA	ABLE 1%	
106 107 108	0300 0300	EEOOOO		ORG		TAB1,\$300	
109	0300	FF0000 FF0020 FF0010 FF0030 FF0008 FF0018 FF0018 FF0014 FF0014 FF0014 FF0014 FF0010 FF0020 FF0010 FF0010 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0012 FF0013 FF0014 FF0014		DCW		\$0000:\$0020:\$0010:\$0030:\$0008:\$ \$0004:\$0024:\$0014:\$0034:\$000C:\$ \$0002:\$0022:\$0012:\$0032:\$000A:\$	\$002C:\$001C:\$003C

	MB87	64 FDSP3 INPUT C:FFT	Г	(VO1/LO1	,831130)			ASSEMBI	Y LIST	DATE 0.0.0
	NO.	LOC	TEXT OP	FFT64 OPRIND1	IP OPRIND2	SOUR	CE STATE	MENT		
	111	0318	FF0006 FF0026 FF0016 FF000E FF000E FF002E		DCW		\$0006:\$002	26:\$0016:8	60036:\$000I	E:\$002E:\$001E:\$003E
٠	112	0320	FF001E FF003E FF0001 FF0021 FF0011 FF0009 FF0029		DCW		\$0001:\$002	21:\$0011:8	\$0031:\$000	9:\$0029:\$0019:\$0039
	113	0328	FF0019 FF0039 FF0005 FF0025 FF0015 FF000D FF002D FF001D		DCW		\$0005:\$002	25:\$0015:8	;0035:\$000	D:\$002D:\$001D:\$003D
	114	0330	FF003D FF0003 FF0023 FF0013 FF000B FF002B FF001B		DCV	W	\$0003:\$0	023:\$0013	:\$0033:\$00	0B:\$002B:\$001B:\$003B
	115	0338	FF003B FF0007 FF0027 FF0017 FF0037 FF000F FF002F FF001F FF003F		DCV	<b>V</b>	\$0007:\$0	027:\$0017	\$0037:\$00	0F:\$002F:\$001F:\$003F
	116 117 118				*		% -	TABLE 2%	i	
	119 120	03A0 03A0	FF4000 FF3FB1 FF3EC5 FF3D3F FF3B21 FF3871 FF3537		ORC DC\		TAB2,\$3/ \$4000:\$3	A0 FB1:\$3EC	5:\$3D3F:\$3	3B21:\$3871:\$3537:\$3179
•	121	03A8	FF3179 FF2D41 FF289A FF238E FF1E2B FF187E FF1294 FF0C7C		DCV	<b>v</b>	\$2D41:\$2	289A:\$238E	∷\$1E2B:\$1	87E:\$1294:\$0C7C:\$0646
	122	03B0	FF0646 FF0000 FFF9BA FFF384 FFED6C FFE782 FFE1D5 FFDC72 FFDC72 FFD766		DCV	v	\$0000:\$F	9BA:\$F384	1:\$ED6C:\$E	E782:\$E1D5:\$DC72:\$D766

MB87	INF	PUT	01/LO1,831180)	ASSEMBLY LIST DATE 0.0.0
	C:I	FFT64P TEXT	FFT64P	
NO.	LOC	OP OPRI	ND1 OPRIND2	SOURCE STATEMENT
123	03B8	FFD2BF FFCE87 FFCAC9 FFC78F FFC4DF FFC2C1 FFC13B	DCW	\$D2BF:\$CE87:\$CAC9:\$C78F:\$C4DF:\$C2C1:\$C13B:\$C04F
124		FFC04F	*	
125 126			*	% TABLE 3%
127 128	03C0 03C0	FF0000 FF0646	ORG DCW	TAB3,\$3C0 \$0000:\$0646:\$0C7C:\$1294:\$187E:\$1E2B:\$238E:\$289A
129	03C8	FF0C7C FF1294 FF187E FF1E2B FF238E FF289A FF2D41 FF3179 FF3537 FF3537	DCW	\$2D41:\$3179:\$3537:\$3871:\$3B21:\$3D3F:\$3EC5:\$3FB1
130	03D0	FF3B21 FF3D3F FF3EC5 FF3FB1 FF4000 FF3FB1 FF3BC5 FF3D3F FF3B21	DCW	\$4000:\$3FB1:\$3EC5:\$3D3F:\$3B21:\$3871:\$3537:\$3179
131	03D8	FF3871 FF3537 FF3179 FF2D41 FF289A FF238E FF1E2B FF187E FF1294 FF0C7C FF0646	DCW	\$2D41:\$289A:\$238E:\$1E2B:\$187E:\$1294:\$0C7C:\$0646
132 133 134 135			* * * END	

### Section Four - Design Calculations and Programming Examples

MB8764	FDSP3	ASM64 (V	01/L01,83	1130)		ASSEMBLY LIST	DATE 0.0.0
ID	SYMBOL	STAP	RT	END	VALUE	TYPE	
1 2 3 4 5	IO FFT TAB1 TAB2 TAB3	0000 0080 0300 03A0 03C0		001C 00C0 033F 03BF 03DF		SECT ABS SECT ABS SECT ABS SECT ABS SECT ABS	
MB8764	FDSP3	ASM64 (V	01/L01,83	1130)		ASSEMBLY LIST	DATE 0.0.0
SYMBO	L S	VALUE	TYPE	DEF.	REFERENCES	(STATEMENT NUMBER)	
GEN01 GEN02 GEN03	2 2 2	008A 008E 0093	A A A	49 53 58	102 94 89		
END OF	ASSEMB	LY (NO ERF	ROR)				

## Section Five – ROM Expansion


Conten	its of This Section	Page
5.1	Expansion of Instruction ROM	5-1
5.2	ROM-Bank Switching	5–4

#### 5.1 Expansion of Instruction ROM

By using the PGM register in the MB8764, the expansion ROM area can be increased from 1K to 4K words; however, the expansion RAM is reduced from 1K to 256 words. The PGM register is controlled solely by the user's program; all program addresses must be precisely organized to avoid errors. A typical expansion circuit and a properly organized address table are shown in Figure 5.1.

Operations for expanding the external ROM area to 4K words are as follows:

- Set IRM to 1.
- Reset PA9-PA0 and PGM to 0.
- Set PGM value in the last statement of each PGM area as shown in Figure 5.1.
- When an unconditional jump to another PGM area is required, two transfer instructions and a jump instruction are used—refer to address/instruction listing that follows.



At the destination address of the jump, a NOP instruction must be included. If the jump is to the same PGM area, there are no restrictions. With a conditional jump, it is not possible to assign the same PGM area as the destination.




Figure 5.1 External ROM Expansion and Address Table

A timing diagram for external ROM expansion is shown in Figure 5.2.





Figure 5.2 EROM Timing

#### 5.2 ROM-Bank Switching

The instruction area of ROM can be expanded to 4K words by simply connecting the internal/external ROM-switching pin (IRM) to EA8 or EA9. When both EA8 and EA9 are set to 0, external ROM (EROM) is selected. Figures 5.3 and 5.4 show how internal ROM (IROM) and EROM can be used together to serve a variety of applications.






Figure 5.3 IK Word IROM And IK Word EROM




Figure 5.4 1K Word IROM And 3K Word EROM

## Appendix A FFT Computations

Computations for Fast Fourier Transforms (FFT) use two digital processes to plot frequencies and power ratios of a complex waveform. In order of execution, these processes are Bit Reverse Processing and Butterfly Computations. The bit reversal process is shown in Figure A.1.

Origin	nal	Bit Reversed				
Digit	Binary	Binary	Digit			
0	000	000	0			
1	001	001	4			
2	010	010	2			
3	011	110	6			
4	100	001	1			
5	101	101	5			
6	110	011	3			
7	111	111	7			

Figure A.1 Bit-Reversal Process

In the example shown in Section Four, the bit-reversed data is prepared in ROM and stored in queue in RAM. Butterfly computations are then performed. Figure A.2 shows the computations for an 8-point FFT; the example in Section Four has been expanded to a 64-point plot.




Figure A.2 Computations for 8-Point FFT

# Appendix B MB8764 Data Sheet



## GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR

**MB 8764** 

December 1985


#### GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR

The Fujitsu MB 8764 is a general purpose silicon-gate CMOS digital signal processor (DSP) integrated circuit. The MB 8764 features a high-speed pipelined multiplier, supports concurrent operations with compound instructions and multiple data paths, offers flexible and expandable memory options and has an on-chip DMA channel.


With its high-speed operation, the MB 8764 gives high throughput in various applications, such as telecommunications, signal processing and image processing.

Being packaged in the 88-pin pin grid array, the MB 8764 allows a complex system to be built with the external program ROM and data RAM accessed through dedicated address and data buses.

- General purpose high-speed digital signal processing
- High speed operation
  - · 100ns cycle time
- Parallel pipelined multiply function
  - . 16 bits x 16 bits → 26 bits
- Divide function
  - · 26 bits ÷ 16 bits → 16 bits
- Program ROM
  - · 1024 words x 24 bits
  - · Internal (mask-programmed) and external ROM selectable
- Part of the program ROM can be used for constant data storage
- Two built-in 128 x 16 bits RAMs
- Expansion RAM function
  - Expandable up to 1024 words x 16 bits
  - · Two access speed rates can be selected
- Numerous I/O functions
  - 16-bit parallel interface
  - Three input modes and two output modes including DMA
- Powerful instruction set using compound instructions
  - One level of subroutine nesting (multi-level nesting can be programmed)
  - · Two levels of loop nesting (multi-level nesting can be programmed)
  - Compound instructions (for example, an arithmetic/logic instruction combined with a move instruction) enable concurrent processing
  - · 15 arithmetic/logic instructions
- Addressing
  - · Direct addressing
  - · Indexed addressing
  - · Immediate addressing
  - Virtual shift addressing
- Silicon-gate CMOS process
- Single 5 volt power supply, TTL I/O interface (except pins for clock signals)
- 88-pin space-saving pin grid array package
- Support tool, including cross-assembly software and evaluation board



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.




## **FUNCTION OF BLOCK**

Block	Function
Clock generator	This block generates a cycle clock $(\overline{\phi 3})$ used for internal operations. The clock pulses can be generated by supplying a clock signal from an external circuit through external pins CK1 and CK2, or by a crystal resonator and capacitors connected to CK1 and CK2. The master clock (MCLK) obtained by either of the above two methods has the same frequency as that of the CK1/CK2 clock and generates a cycle clock $\overline{\phi 3}$ having the frequency of the machine cycle (which is half the MCLK frequency). All internal operations are timed by the cycle clock $\overline{\phi 3}$ .
Sequence control block	This block controls the DSP instruction execution sequence. The program counter (PC) is reset to address 0 by the RST pulse, and is incremented by 1 at each leading edge of $\overline{\phi 3}$ after $\overline{\rm RST}$ is turned off. The PC output is connected to the address input of the internal microinstruction ROM (IROM) via the ROM pointer (DPR), and the ROM data is read out sequentially according to the PC value.
	The DPR value is also output through PA9 to PA0 to the outside to permit access to an external ROM (EROM). Data from the EROM is input to the MB 8764 through P23 to P0. At any given time, either the IROM or EROM can be used, and the choice is controlled by the IRM input. The IROM is a mask ROM with a capacity of 1,024 words x 24 bits. The ROM that has the same organization can be used for the EROM. The IROM and EROM are functionally identical. The ROM output data is transferred to the instruction register IRO at the beginning of a cycle (that is, at the leading edge of $\overline{\phi}$ 3), moved to the instruction register IR1 at the beginning of the following cycle, then decoded and executed.
	To perform a branch instruction, address can be loaded into PC through IRO and the IBUS, and the PC value can be saved in RAM or in another register through the IBUS. PCS is single PC stack used for subroutine execution. Two loop counters, CO and C1, are provided to facilitate the handling of loops.
	This block also has a cycle counter (CYC) that controls execution of multi-cycle instructions. This counter automatically stops incrementing PC during execution of a multi-cycle instruction.

## FUNCTION OF BLOCK (Cont'd)

Block	Function
Decoder .	Instruction codes fetched from the instruction ROM and transferred to instruction registers IRO and IR1 at the beginning of each cycle are moved to the look-ahead decoder (LAD) and decoder (DEC), respectively, then interpreted and executed. Execution of an instruction (the execution cycle) usually takes place while the instruction is stored in IR1. The DEC output controls the enable lines of the registers required for execution.
	Before an instruction is executed, LAD controls calculation of the effective address in RAM, interprets operations to be performed in the arithmetic and logic block, and decodes the number of cycles required for the instruction. The number of cycles required for an instruction is the number of machine cycles during which the instruction is stored in IR1.
Address	This block calculates the effective (execution) address in RAM (IRAM/ERAM) or ROM (table ROM).
calculation block	The address calculation block consists of index registers X and Y, stacks XS and YS for index registers X and Y, a 7-bit adder (AD1), an 8-bit adder (AD2), the virtual shift pointer (VP), and the virtual shift mode register (VS).
	An effective address is calculated in the LAD cycle, and the result is used as the execution address in the following execution cycle. An address in the table ROM is first calculated in AD1, then used to read table data through the table address register (TBA) and ROM pointer (DPR).
	To access IRAM by an instruction having one address, the effective address is first calculated in AD2, then the result is used to access IRAM through the RAM pointer (DPB). To access IRAM by an instruction having two addresses, the effective address in ARAM is calculated in AD1, the effective address in BRAM is calculated in AD2, and the results are used to access ARAM and BRAM through DPA and DPB.
	An address in ERAM is calculated by AD2 and the result is used to access ERAM through the ERAM pointer (DPE).
	Note that the table ROM is accessed by adding the value of page register PGT as the MSB element of the address, and the ROM data (16-bit) is output to IBUS through TBD. ERAM is accessed by adding the value of page register PGM as the MSB element of the address.
RAM	This device has two 128-word x 16-bit RAM areas called ARAM and BRAM. ARAM and BRAM can be used as two independent RAMs, or as a single RAM (IRAM) having a continuous address space. If the internal RAM is not sufficient, an external RAM (ERAM) can be connected to the chip. The ERAM can be used as an extension of BRAM or IRAM, but its address space is independent of BRAM or IRAM.
Arithmetic and logic block	Arithmetic and logic instructions are executed in this block. Execution of an instruction is timed by the machine cycle. This block consists of input registers A and B, an accumulator D that receives the operation result, a multiplier MLT, and an arithmetic and logic unit ALU.
	Multiplication is performed by a two-stage parallel multiplier in which MLT and ALU functions are pipelined.
	MLT multiplies the values of A and B unconditionally at each instruction and stores the intermediate results in the temporary registers TRO and TR1. The final result of multiplication is obtained by having the ALU add the values of TRO and TR1 according to a subsequent multiply instruction. Since the multiplier has a two-stage pipeline structure, it takes two cycles to obtain the multiplication result in D after data have been loaded into A and B.
	Operations other than multiplication are performed by the ALU alone, and the result is stored directly in D.
	The arithmetic and logic block also includes operation flags (PL, MI, ZR, and OV) that can be used to indicate conditions for conditional branch instructions. Register D has a longer bit length than the internal bus (IBUS), so a control register CLP is provided to output clipped data when the D value overflows the IBUS.
I/O interface	The I/O interface is used to exchange data between the DSP chip and an external circuit. It consists of I/O registers, an I/O controller and flags. The I/O controller controls data transfer to/from the external circuit independently of the execution of instructions.
	Data can be input from an external circuit through EI with or without address information through EIA. There are three input modes: the P, D, and A modes. These modes are distinguished by values set by instructions in the mode registers ADM and DMM. When data is set in EI, the input flag IF is set. In the P mode, the EI value is transferred to another register or to RAM by the program. In the D or A mode, the EI value is transferred to IRAM by cycle stealing. In the D mode, DMC is selected as the IRAM address, while in the A mode, EIA is selected. IF is reset when the EI contents are transferred to another location.
	Data is output to an external circuit through EA and EO. There are two output modes, and they are distinguished by the instruction data placed in EA.
	OF is set when data is placed in EA, and is reset when data output to the external circuit is completed.
	The data exchange between the DSP and an external circuit as explained above is performed through I/O control pins for synchronization with the external circuit.
	The I/O interface also includes the FO and F1 flags. These are set by external input signals and used for program control or synchronization.

## **PIN ASSIGNMENT**



No.	Name	No.	Name	No.	Name	No.	Name	No.	Name	No.	Name
1	PA1	16	EA0	31	D <sub>14</sub>	46	P23	61	EA7	76	CK2
2	PA0	17	-	32	REQ	47	P21	62	EA9	77	TST
3	P22	18	EA3	33	BCT	48	P18	63	ECE	78	PA9
4	P20	19	EA5	34	RCK	49	P16	64	D <sub>2</sub>	79	PA6
5	P19	20	EA6	35	RST	50	P15	65	D <sub>4</sub>	80	PA4
6	P17	21	EA8	36	FLO	51	P13	66	D <sub>7</sub>	81	GND
7	P14	22	EWE	37	WCK	52	P10	67	D <sub>9</sub>	82	Vcc
8	P12	23	D <sub>0</sub>	38	ESS	53	P8	68	D <sub>10</sub>	83	Vcc
9	P11	24	D <sub>1</sub>	39	CK1	54	P6	69	D <sub>12</sub>	84	GND
10	P9	25	$D_3$	40	IRM	55	P3	70	D <sub>15</sub>	85	GND
11	P7	26	D <sub>5</sub>	41	PA8	56	P1	71	ACT	86	Vcc
12	P5	27	D <sub>6</sub>	42	PA7	57	EA1	72	AIF	87	Vcc
13	P4	28	D <sub>8</sub>	43	PA5	58	_	73	FL1	88	GND
14	P2	29	D <sub>11</sub>	44	PA3	59	EA2	74	AOF		
15	P0	30	D <sub>13</sub>	45	PA2	60	EA4	75	ASL		

F				
No.	Name	1/0	Function	
78	PA9	Output	Program address	
41	PA8	Output	Program address	
42	PA7	Output	Program address	
79	PA6	Output	Program address	
43	PA5	Output	Program address	
80	PA4	Output	Program address	BIT4
44	PA3	Output	Program address	BIT3
45	PA2	Output	Program address	BIT2
1	PA1	Output	Program address	BIT1
2	PA0	Output	Program address	LSB
46	P23	I/O	Instruction	MSB
3	P22	1/0	Instruction	BIT22
47	P21	I/O	Instruction	BIT21
4	P20	1/0	Instruction	BIT20
5	P19	1/0	Instruction	BIT19
48	P18	1/0	Instruction	BIT18
6	P17	1/0	Instruction	BIT17
49	P16	1/0	Instruction	BIT16
50	P15	1/0	Instruction	BIT15
7	P14	1/0	Instruction	BIT14
51	P13	I/O	Instruction	BIT13
8	P12	1/0	Instruction	BIT12
9	P11	1/0	Instruction	BIT11
52	P10	1/0	Instruction	BIT10
10	P9	1/0	Instruction	ВІТ9
53	P8	1/0	Instruction	BIT8
11	P7	1/0	Instruction	BIT7
54	P6	1/0	Instruction	BIT6
12	P5	1/0	Instruction	BIT5
13	P4	1/0	Instruction	BIT4

No.	Name	1/0	Function	
55	Р3	I/O	Instruction	BIT3
14	P2	1/0	Instruction	BIT2
56	P1	1/0	Instruction	BIT1
15	PO	1/0	Instruction	LSB
39	CK1	Input	Master clock inpo	ut pin 1
76	CK2	Input	Master clock inp	ut pin 2
35	RST	Input	Initialization	
40	IRM	Input	Internal/external switching	ROM
77	TST	Input	Internal ROM tes	st mode
62	EA9	Output	Expansion RAM address	MSB
21	EA8	Output	Expansion RAM address	віт8
61	EA7	Output	Expansion RAM address	ВІТ7
20	EA6	Output	Expansion RAM address	віт6
19	EA5	Output	Expansion RAM address	віть
60	EA4	Output	Expansion RAM address	віт4
18	EA3	Output	Expansion RAM address	вітз
59	EA2	Output	Expansion RAM address	BIT2
57	EA1	Output	Expansion RAM address	BIT1
16	EAO	Output	Expansion RAM address	LSB
70	D15	1/0	Data bus I/O	MSB
31	D14	1/0	Data bus I/O	BIT14

Name	1/0	Function
D13	I/O	Data bus I/O BIT13
D12	I/O	Data bus I/O BIT12
D11	I/O	Data bus I/O BIT11
D10	1/0	Data bus I/O BIT10
D9	1/0	Data bus I/O BIT9
D8	I/O	Data bus I/O BIT8
D7	1/0	Data bus I/O BIT7
D6	I/O	Data bus I/O BIT6
D5	I/O	Data bus I/O BIT5
D4	1/0	Data bus I/O BIT4
D3	1/0	Data bus I/O BIT3
D2	1/0	Data bus I/O BIT2
D1	1/0	Data bus I/O BIT1
D0	1/0	Data bus I/O LSB
	Input	Data read clock
	Input	Data bus output enable
AIF	Input	Data input request
FLO	Input	Flag input
FL1	Input	Flag input
ASL	Input	Data output type speci- fication in E mode
WCK	Output	Data write clock
AOF	Output	Output data type speci-
		fication in I mode
	Output	Input enable
	Output	Data bus request
	Output	ERAM write clock
	Output	ERAM chip enable
ESS	Input	ERAM speed select
	D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 RCK BCT AIF L1 ASL WCK AOF EEEE	D13

## **ABSOLUTE MAXIMUM RATINGS\*1**

Danamatan	Complete	R	Unit		
Parameter	Symbol	Min	Max	7 Onit	
Power supply voltage	V <sub>cc</sub>	-0.3 <sup>*2</sup>	7.0	V	
Input voltage	V <sub>I</sub>	-0.3*2	V <sub>CC</sub> + 0.3*2	V	
Output voltage	Vo	-0.3*2	V <sub>CC</sub> + 0.3*2	V	
Operating temperature	T <sub>OP</sub>	0	85	°C	
Storage temperature	T <sub>STG</sub>	-55	150	°C	

Note: \*1 Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Devented	Coursels al		Limia		
Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Operating temperature	T <sub>OP</sub>	0		85	°C

## DC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise specified.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input high voltage	V <sub>IH</sub>	Other than CK1, CK2	2.0		V <sub>CC</sub> +0.3	V
input ingri voitage	V <sub>IHCK</sub>	CK1, CK2	4.0		V <sub>CC</sub> +0.3	V
Input low voltage	V <sub>IL</sub>	Other than CK1, CK2	-0.3		0.8	V
mput low voltage	VILCK	CK1, CK2	-0.3		0.6	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.7		V <sub>cc</sub>	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA			0.4	V
Input leakage current	14	V <sub>1</sub> = 0 to 5.5 V	-25		25	μΑ
Input leakage current (Three-state pin input)	I <sub>LZ</sub>	V <sub>1</sub> = 0 to 5.5 V	-40		40	μΑ
Static power supply current	I <sub>ccs</sub>			1		mA
Power supply current	Icc	$f_{OP}$ = 8 MHz		60		mA

## **CAPACITANCE**

 $(V_{CC} = V_I = 0 V, f_M = 8 MHz)$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input pin	C <sub>IN</sub>			5	pF
Output pin	C <sub>OUT</sub>			5	pF
I/O pin	C <sub>1/O</sub>			8	pF

<sup>\*2</sup> This value applies in a steady condition. It may be 0.5 V in a transient condition (for 20 to 30 ns).




## **AC CHARACTERISTICS**

#### EXTERNAL CLOCK TIMING

Parameter	Symbol	Min	Тур	Max	Unit
Cycle time *1	tcyc	100			ns
High voltage pulse width	t <sub>CKH</sub>	20			ns
Low voltage pulse width	t <sub>CKL</sub>	20			ns

Note: \*1 Value when ERAM (extended RAM) is not used. When ERAM is used, follow the specifications for the ERAM interface AC characteristics. This note also applies to the following AC characteristics.



#### INTERNAL OSCILLATOR (Crystal oscillator connected)

Parameter	Symbol	Min	Тур	Max	Unit
Cycle time	tcyc	100			ns
Crystal frequency	fcyc		16	20	MHz


#### RESET INPUT TIMING

Parameter	Symbol	Min	Тур	Max	Unit
Power-on reset *1	t <sub>PRST</sub>		1		ms
MCLK setup *2	t <sub>RSTS</sub>	20			ns
MCLK hold *2	t <sub>RSTH</sub>	15			ns
Reset input pulse width	t <sub>RSTW</sub>	t <sub>CYC</sub> +35			ns

Note: \*1 The time specification for power-on reset applies to the internal oscillation mode.


In the external clock mode, the reset pulse must be entered so that the leading edge of MCLK (CK2) can be produced while RST = 0.

<sup>\*2</sup> In the external clock mode, MCLK is considered to be CK2 (the inversion of the clock input from CK2). This note also applies to the following AC characteristics.



#### **EXTERNAL ROM INTERFACE TIMING**


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Address output delay (from MCLK pulse)	t <sub>PAD</sub>	C <sub>L</sub> = 50pF		60	75	ns
Address output hold (from MCLK pulse)	t <sub>PAH</sub>	C <sub>L</sub> = 50pF	20			ns
Data hold time (to address)	t <sub>PHA</sub>	C <sub>L</sub> = 50pF	0			ns
Data setup (before MCLK pulse)	t <sub>PS</sub>	C <sub>L</sub> = 50pF	10	10		ns



FLAG (FLO and FL1) INPUT TIMING


Parameter	Symbol	Min	Тур	Max	Unit
Setup time	t <sub>FLS</sub>	15			ns
Hold time	t <sub>FLH</sub>	30			ns
Pulse width* 1	t <sub>FLW</sub>	t <sub>CYC</sub> + 45			ns

Note: \*1  $t_{FLW}$  (Min) = 2 x  $t_{CYC}$  + 45 when ERAM is used with ESS = 1.




EXPANSION RAM INTERFACE TIMING (ESS = 0, Read Cycle)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Address output delay	t <sub>EAD</sub>	C <sub>L</sub> = 50pF		50	60	ns
Address output hold	t <sub>EAH</sub>	C <sub>L</sub> = 50pF	10	13		ns
Chip enable output delay	t <sub>CED</sub>	C <sub>L</sub> = 50pF		57	70	ns
Chip enable output hold	t <sub>CEH</sub>	C <sub>L</sub> = 50pF	17	19		ns
Output disable	t <sub>DHZ</sub>	C <sub>L</sub> = 50pF	0			ns
Data input setup time	terds	C <sub>L</sub> = 50pF	30	25		ns
Data input hold time	terdh	C <sub>L</sub> = 50pF	0			ns



#### EXPANSION RAM INTERFACE TIMING (ESS = 1, Read Cycle)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Address output delay	t <sub>EAD</sub>	C <sub>L</sub> = 50pF		50	60	ns
Address output hold	t <sub>EAH</sub>	C <sub>L</sub> = 50pF	10	13		ns
Chip enable output delay	t <sub>CED</sub>	C <sub>L</sub> = 50pF		57	70	ns
Chip enable output hold	t <sub>CEH</sub>	C <sub>L</sub> = 50pF	17	19		ns
Data input setup time	t <sub>ERDS</sub>	C <sub>L</sub> = 50pF	30	25		ns
Data input hold time	t <sub>ERDH</sub>	C <sub>L</sub> = 50pF	0			ns






#### EXPANSION RAM INTERFACE TIMING (ESS = 0, Write Cycle)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Address output delay	t <sub>EAD</sub>	C <sub>L</sub> = 50pF		50	60	ns
Address output hold	t <sub>EAH</sub>	C <sub>L</sub> = 50pF	10	13		ns
Address hold (after EWE)	twea	C <sub>L</sub> = 50pF	5			ns
Chip enable output delay	t <sub>CED</sub>	C <sub>L</sub> = 50pF		57	70	ns
Chip enable output hold	t <sub>CEH</sub>	C <sub>L</sub> = 50pF	17	19		ns
Write enable output delay	t <sub>WED</sub>	C <sub>L</sub> = 50pF		40	50	ns
Write enable output hold	t <sub>WEH</sub>	C <sub>L</sub> = 50pF	5		35	ns
Write enable pulse width	t <sub>WEW</sub>	C <sub>L</sub> = 50pF	$\frac{t_{CYC}}{2}$ -30			ns
Data output delay	t <sub>DD</sub>	C <sub>L</sub> = 50pF + 1TTL		52	70	ns
Data setup (before EWE)	t <sub>DSW</sub>	C <sub>L</sub> = 50pF + 1TTL	$\frac{t_{CYC}}{2} - 50$			ns
Data hold (after EWE)	t <sub>DHW</sub>	C <sub>L</sub> = 50pF + 1TTL	5			ns
Data output active delay	t <sub>DAC</sub>	C <sub>L</sub> = 50pF + 1TTL		52	70	ns



#### EXPANSION RAM INTERFACE TIMING (ESS = 1, Write Cycle)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Address output delay	t <sub>EAD</sub>	C <sub>L</sub> = 50pF		50	60	ns
Address output hold	t <sub>EAH</sub>	C <sub>L</sub> = 50pF	10	13		ns
Address output hold (after EWE)	tweA	C <sub>L</sub> = 50pF		25		ns
Chip enable output delay	t <sub>CED</sub>	C <sub>L</sub> = 50pF		57	70	ns
Chip enable output hold	t <sub>CEH</sub>	C <sub>L</sub> = 50pF	17	19		ns
Write enable output delay	t <sub>WED</sub>	C <sub>L</sub> = 50pF			50	ns
Write enable output hold	t <sub>WEH</sub>	C <sub>L</sub> = 50pF	10		35	ns
Write enable pulse width	t <sub>WEW</sub>	C <sub>L</sub> = 50pF	t <sub>CYC</sub> - 40			ns
Data output active delay	t <sub>DAC</sub>	C <sub>L</sub> = 50pF + 1TTL		57	75	ns
Data setup (during EWE)	t <sub>DSW</sub>	C <sub>L</sub> = 50pF + 1TTL	t <sub>CYC</sub> - 65			ns
Data hold (after EWE)	t <sub>DHW</sub>	C <sub>L</sub> = 50pF + 1TTL	5			ns



#### P MODE AND D MODE INPUT TIMING

Parameter	Symbol	Condition	Min	Тур	Max	Unit
AIF setup	t <sub>AFS</sub>		30			ns
AIF hold	t <sub>AFH</sub>		20			ns
AIF pulse width *1	t <sub>AFW</sub>		t <sub>CYC</sub> +50			ns
ACT fall delay	t <sub>ACT</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns
ACT reset delay	t <sub>ACTRD</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns
RCK input enable	tRCKAC		0			ns
RCK pulse width	t <sub>RCKW</sub>		40			ns
RCK enable setup	t <sub>DES</sub>		35			ns
RCK enable hold	t <sub>DEH</sub>		25			ns
Data setup	t <sub>DDS</sub>		25			ns
Data hold	t <sub>DDH</sub>		25			ns
ACT reset setup	t <sub>ACTRS</sub>		60			ns
ACT reset hold	t <sub>ACTRH</sub>		10			ns


Note: \*1  $t_{AFW}$  (Min) =2 x  $t_{CYC}$  + 50 when ERAM is used with ESS = 1.



#### A MODE INPUT TIMING

Parameter	Symbol	Condition	Min	Тур	Max	Unit
AIF setup	t <sub>AFS</sub>		30			ns
AIF hold	t <sub>AFH</sub>		20			ns
AIF pulse width *1	t <sub>AFW</sub> .		t <sub>CYC</sub> + 50			ns
ACT fall delay	t <sub>ACT</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns
ACT reset delay	t <sub>ACTRD</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns
RCK input enable	t <sub>RCKAC</sub>		0			ns
RCK pulse width	t <sub>RCKW</sub>		40			ns
RCK enable hold	t <sub>AEH</sub>		25			ns
RCK enable setup	t <sub>DES</sub>		35			ns
RCK enable hold	t <sub>DEH</sub>		25			ns
Address setup	t <sub>ADS</sub>		25			ns
Address hold	t <sub>ADH</sub>		25			ns
Data setup	t <sub>DDS</sub>		25			ns
Data hold	t <sub>DDH</sub>		25			ns
ACT reset setup	tACTRS		60			ns
ACT reset hold	t <sub>ACTRH</sub>		10			ns


Note: \*1  $t_{AFW}$  (Min) = 2 x  $t_{CYC}$  + 50 when ERAM is used with ESS = 1.



#### I MODE OUTPUT TIMING

Parameter	Symbol	Condition	Min	Тур	Max	Unit
REQ output delay	t <sub>REQ</sub>	C <sub>L</sub> = 50pF + 1TTL			75	ns
AOF output delay	t <sub>AOF</sub>	C <sub>L</sub> = 50pF + 1TTL			65	ns
BCT level 0 setup	t <sub>BLS</sub>		40			ns
BCT level 0 hold	t <sub>BLH</sub>		15			ns
BCT level 1 setup	t <sub>BHS</sub>		40			ns
BCT level 1 hold	t <sub>BHH</sub>		15			ns
BCT level 1 pulse width *1	t <sub>BHW</sub>		t <sub>CYC</sub> + 55			ns
WCK fall delay	twckD	C <sub>L</sub> = 50pF + 1TTL			65	ns
WCK rise delay	twcku	C <sub>L</sub> = 50pF + 1TTL			65	ns
Address output delay	t <sub>AUD</sub>	C <sub>L</sub> = 50pF + 1TTL			85	ns
Data output delay	t <sub>DUD</sub>	C <sub>L</sub> = 50pF + 1TTL			80	ns
Data output disable	t <sub>DDD</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns
Address setup	t <sub>ADOS</sub>	C <sub>L</sub> = 50pF + 1TTL	170			ns
Address hold	t <sub>ADOH</sub>	C <sub>L</sub> = 50pF + 1TTL	65			ns
Data setup	t <sub>DOS</sub>	C <sub>L</sub> = 50pF + 1TTL	170			ns
Data hold	t <sub>DOH</sub>	C <sub>L</sub> = 50pF + 1TTL	65			ns


Note: \*1  $t_{BHW}$  (Min) = 2 x  $t_{CYC}$  + 55 when ERAM is used with ESS = 1.



#### E MODE OUTPUT TIMING

Parameter	Symbol	Condition	Min	Тур	Max	Unit
REQ output delay	t <sub>REQ</sub>	C <sub>L</sub> = 50pF + 1TTL			75	ns
BCT level 0 setup	t <sub>BLS</sub>		40			ns
BCT level 0 hold	t <sub>BLH</sub>		15			ns
BCT level 1 setup	t <sub>BHS</sub>		40			ns
BCT level 1 hold	t <sub>BHH</sub>		15			ns
BCT level 1 pulse width *1	t <sub>BHW</sub>		t <sub>CYC</sub> +55			ns
Output active delay	t <sub>BCA</sub>	C <sub>L</sub> = 50pF + 1TTL			85	ns
Address output from fall of ASL	t <sub>DSA</sub>	C <sub>L</sub> = 50pF + 1TTL			85	ns
Data output from rise of ASL	t <sub>DSD</sub>	C <sub>L</sub> = 50pF + 1TTL			85	ns
Output inactive	t <sub>BCD</sub>	C <sub>L</sub> = 50pF + 1TTL			70	ns


Note: \*1  $t_{BHW}$  (Min) = 2 x  $t_{CYC}$  + 55 when ERAM is used with ESS = 1.






#### AC CHARACTERISTICS MEASUREMENT CONDITIONS

Parameter	Symbol	Condition
Power supply voltage	V <sub>DD</sub>	5 V ± 10%
Ambient temperature	T <sub>A</sub>	0 to 85°C



## **APPLICATION INFORMATION**





## **INSTRUCTION SET**

#### ARITHMETIC AND LOGIC INSTRUCTIONS

Mnemonic	Processing performed	Mnemonic	Processing performed
NOP	No operation	ABS	$ D  \rightarrow D$
ADD	A + B → D	NEG	_D → D
MLT	$A \times B \rightarrow D$	SRA	Shift D right arithmetic → D
SUB	$B - A \rightarrow D$	SLA	Shift D left arithmetic → D
MSM	$D + A \times B \rightarrow D$	AND	$D \cap A \rightarrow D$
MRD	$D - A \times B \rightarrow D$	ORA	$D \cup A \rightarrow D$
SUM	$D + A \rightarrow D$	DIV	$D \div A \rightarrow D$
RED	$D - A \rightarrow D$	сом	$\overline{D} \to D$

#### TRANSFER INSTRUCTIONS

	Mnemonic		Processing performed
LTB:	(Arithmetic/logic instruction)	\$a, \$b	ROMT → A, BRAM/ERAM → B
LAB:	(Arithmetic/logic instruction)	\$a, \$b	ARAM → A, BRAM/ERAM → B
MAB:	(Arithmetic/logic instruction)	\$a, \$b	ARAM → BRAM/ERAM
MBA:	(Arithmetic/logic instruction)	\$a, \$b	BRAM/ERAM → ARAM
MOV:	(Arithmetic/logic instruction)	\$a, Reg [:Reg ]	IRAM/ERAM → Register
MOV:	(Arithmetic/logic instruction)	#\$d, Reg [:Reg]	Immediate data (d) → Register
MOV:	(Arithmetic/logic instruction)	Reg, Reg [:Reg ]	Register → Register
LDI:	(Arithmetic/logic instruction)	# <b>\$</b> d	$d \rightarrow A$
LIB:	(Arithmetic/logic instruction)	# <b>\$</b> d	$d \rightarrow A$ , BRAM $\rightarrow B$


#### JUMP INSTRUCTIONS

	Mnemonic		Processing performed
JMP:	(Arithmetic/logic instruction)	# <b>\$</b> d	Unconditional jump (d → PC)
JOC:	(Arithmetic/logic instruction)	#\$d, flag	Conditional jump (d→PC)
JOC:	(Arithmetic/logic instruction)	\$a, flag	Conditional jump (IRAM/ERAM → PC)
JSR:	(Arithmetic/logic instruction)	# <b>\$</b> d	Jump to subroutine (PC $\rightarrow$ PCS, d $\rightarrow$ PC)
RTS:	(Arithmetic/logic instruction)		Return from subroutine

#### **MISCELLANEOUS INSTRUCTIONS**

	Mnemonic		Processing performed
CLR:	[Reg [:Reg ] ]		Clear register
SET:	[Reg [:Reg ] ]		Set register
MXY:	(Arithmetic/logic instruction)	#\$d <sub>1</sub> , #\$d <sub>2</sub>	$X + d_1 \rightarrow X, Y + d_2 \rightarrow Y$
LIY:	(Arithmetic/logic instruction)	# <b>\$</b> d	$d \rightarrow A,BRAM \rightarrow B, Y + 1 \rightarrow Y$
AVP:	(Arithmetic/logic instruction)	# <b>\$</b> d	$VP + d \rightarrow VP$
LVP:	(Arithmetic/logic instruction)	# <b>\$</b> d	$d \rightarrow VP$
ADY:	(Arithmetic/logic instruction)		$Y+YS \rightarrow Y$
GXY:	(Arithmetic/logic instruction)		$XS \rightarrow X, YS \rightarrow Y$
SXY:	(Arithmetic/logic instruction)	# \$d	$d \rightarrow C1, X \rightarrow XS, Y \rightarrow YS, O \rightarrow X, O \rightarrow Y$
NOP:	(Arithmetic/logic instruction)		No operation

## **PACKAGE DIMENSIONS**



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.



## FUJITSU LIMITED

Communications and Electronics

6-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100, Japan Phone: National (03) 216-3211 International (Int'l Prefix) 81-3-216-3211 Telex: J22833 Cable: "FUJITSULIMITED TOKYO"

For further information please contact: FUJITSU LIMITED

Semiconductors Marketing: Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome, Chiyoda-ku, Tokyo 100, Japan Phone: National (03) 216-3211 International (Int'l Prefix) 81-3-216-3211 Telex: 2224361 FTTOR J FUJITSU MICROELECTRONICS, INC.:

3320 Scott Blvd., Santa Clara, CA95054-3197, U.S.A. Phone: 408-727-1700 Telex: 910-338-0190 FUJITSU SNTA

FUJITSU MIKROELEKTRONIK GmbH.:

Arabella Center 9. OG./A

Lyoner Straße 44.48 D-6000 Frankfurt 71, F.R. Germany
Phone: 069/66 320 Telex: 0411 963