

ParaSol Debugger Kit

(Part No. 900038)

USER'S MANUAL

**Processor Technology
Corporation**

7100 Johnson Industrial Drive
Pleasanton, CA 94566
Telephone (415) 829-2600

Copyright (C) 1978, Processor Technology Corporation
First Printing, April, 1978
Manual No. 730018
All rights reserved.

CONTENTS

SECTION		PAGE
1	INTRODUCTION	
1.0	Scope of This Manual.....	1-1
1.1	Introduction to The ParaSol.....	1-1
1.1.1	Physical Configuration.....	1-1
1.1.2	Operation.....	1-1
2	ASSEMBLY AND HARDWARE CHECKOUT.....	2-0
2.0	Introduction.....	2-1
2.1	Assembly of ParaSol Debugger Board.....	2-1
2.2	Assembly of Cable Adapter.....	2-2
2.2.1	Installation of Connectors.....	2-2
2.2.2	Installation of Sol Rev Level Configuration Plug.....	2-2
2.3	Test Procedure.....	2-3
2.4	Parts List.....	2-6
3	HARDWARE THEORY OF OPERATION.....	3-0
3.1	Overview.....	3-1
3.2	The Sol Parallel Interface.....	3-1
3.3	The ParaSol Parallel Interface.....	3-2
3.4	The ParaSol S-100 Interface.....	3-2
3.5	Control Sequences.....	3-3
4	SOFTWARE THEORY OF OPERATION.....	4-1
4.0	Introduction.....	4-1
4.1	Transferring Source Files to Disk.....	4-1
4.2	Basic ParaSol Subroutines.....	4-1
4.2.1	SETCTL.....	4-1
4.2.2	SETDIO.....	4-2
4.2.3	SETKBD.....	4-2
4.2.4	GETDIO.....	4-2
4.2.5	GETSTA.....	4-2
4.2.6	GETADR.....	4-2
4.2.7	SSTEP.....	4-2
4.2.8	MLTST.....	4-3
4.2.9	FINDM1.....	4-3
4.2.10	TILM1.....	4-3
4.2.11	AJAM.....	4-3
4.2.12	POKE.....	4-3
4.2.13	PEEK.....	4-3
4.2.14	PORTI.....	4-3
4.2.15	JUMP1.....	4-4

CONTENTS (Continued)

SECTION	PAGE
4.3 I/O Routines.....	4-4
4.3.1 OSOUT.....	4-4
4.3.2 INA.....	4-4
4.3.3 INCHR.....	4-4
4.3.4 ADOUT.....	4-4
4.3.5 HEXA.....	4-4
4.3.6 BINOT.....	4-4
4.3.7 BINOX.....	4-4
4.3.8 AOUTB.....	4-5
4.3.9 TEXTO.....	4-5
4.4 Flowcharts.....	4-5
4.5 Source Listing.....	4-10
5 OPERATING INSTRUCTIONS.....	5-1
5.1 Introduction.....	5-1
5.2 System Configuration.....	5-1
5.3 Operating Instructions.....	5-1
5.4 The Debugger Program.....	5-3
5.4.1 Loading and Executing Instructions.	5-3
5.4.2 The Test Mode (Description of Test Routines).....	5-3
5.4.3 The Trace Mode.....	5-5
6 DRAWINGS	

FIGURES

2-1 ParaSol Debugger System Interconnect Diagram...	2-0
2-2 Orientation of Debugger Cable Connections.....	2-3
3-1 ParaSol Functional Block Diagram.....	3-0
5-1 Orientation of Debugger Cable Connections.....	5-2
6-1 ParaSol Debugger PCB Assembly	Fig. 6-1
6-2 ParaSol Adapter PCB Assembly	Fig. 6-2
6-3 ParaSol Adapter Foil Pattern	Fig. 6-3
6-4 ParaSol Debugger PCB Schematic	Fig. 6-4

TABLES

2-1 Pin Connections for Configuration Plugs.....	2-3
3-1 PIE and PUS Selection Codes.....	3-3

SECTION 1

INTRODUCTION

1.0 SCOPE OF THIS MANUAL

The ParaSol Debugger Kit User's Manual is divided into 6 sections. The first, which you are now reading, introduces the manual itself and then the ParaSol Debugger hardware/software system.

Section 2, Assembly and Hardware Checkout, provides the directions for building the Debugger and Cable Adapter boards. After the ParaSol is assembled, a test procedure is provided to assure it is ready for use. At the end of Section 2 is a complete parts list for the ParaSol.

Section 3, Hardware Theory of Operation, describes the interfaces between the Debugger Board and the known-good Sol (Master Sol) and the Sol being debugged (Slave Sol). It describes the signal flow between these three components, the logic operation of the debugger board, and the sequence of operations which control the Debugger.

Section 4, Software Theory of Operation, describes the procedure used to transfer the source files for the Debugger Program from cassette tape to disk. The basic subroutines used to control the Debugger are described in addition to the input/output routines of the Debugger Program. A set of flow charts for the test routines and a complete listing of the Debugger Program is also included in this section.

Section 5, Operating Instructions, contains instructions for connecting the Debugger to the Master and Slave Sols, and the procedure for loading the Debugger Program. Each test performed by the Debugger program is described, and the commands available during the trace mode are listed and described.

Section 6, Drawings, provides the assembly drawings and schematic which are used to build, understand and maintain the ParaSol Debugger.

1.1 INTRODUCTION TO THE ParaSol

1.1.1 PHYSICAL CONFIGURATION

The ParaSol consists of a main logic board called the Debugger Board and an adapter board which interfaces the Debugger to the Master Sol (known-good Sol) through its parallel interface connector. The Debugger board plugs into the S-100 bus connector of the Slave Sol (unit to be debugged). The kit includes necessary cables and a cassette containing the Debugger Program.

1.1.2 OPERATION

The ParaSol Debugger allows the known-good Sol to automatically test the slave Sol. If the tests do not uncover a problem in the buses or memory of the slave Sol, the ParaSol then allows you to trace through the personality module program of the slave Sol, single stepping one cycle at a time, or running at high speed until a breakpoint is reached. You can even examine the contents of the CPU registers of the slave Sol while the program is running.




Fig. 2-1. ParaSol Debugger System Interconnect Diagram

SECTION 2

ASSEMBLY AND HARDWARE CHECKOUT

2.0 INTRODUCTION

1. Unpack the unit and check contents against parts lists in 2.4 of this section.
2. Visually check the PCBs for defects.
3. Using an ohmmeter, check to see there are no shorts between the DC power buses and GND.

2.1 ASSEMBLY OF ParaSol DEBUGGER BOARD

(Refer to Fig. 6-1, ParaSol Debugger PCB Assembly and 2.4, Parts List.)

1. Install R1.
2. Install 14-pin DIP socket at U1.
3. Install 16-pin DIP sockets at U2 through U12.
4. (Optional:) Install test point loop at P1, pin 50, GND.
5. Install capacitors C1 through C8. Observe polarity of C7 and C8.
6. Install header J1. Pin 1 is indicated by molded triangle on header. Orient with triangle as shown on assembly drawing.
7. Install 20-pin header J2. Observe same polarity as J1.
8. Install regulator IC U13. Apply heatsink compound between PCB surface and bottom of the regulator. (Refer to Detail A-A on Fig. 6-1.
9. Install J3, Sol backplane DC power cable assembly. Proper orientation is critical! The two white wires should be toward the regulator. The white/yellow wire should be toward J2. Fasten the cable assembly with plastic cable tie for strain relief.

10. Using a VOM, check for shorts between +8 VDC and GND (across C7). Check between +5 VDC and GND (across C8).
11. Plug the PCB into the known-good Sol backplane and check +8 VDC across C7. Check for +5 VDC across C8.
12. If OK, unplug PCB from backplane and install ICs U1 through U12.
13. Sight under ICs for bent out or bent under pins.
14. Mark Rev. level on component side of PCB. (Refer to Fig. 6-1, note 1.)

2.2 ASSEMBLY OF CABLE ADAPTER BOARD (Refer to Fig. 6-2, ParaSol adapter PCB and corresponding parts list in Sec. 7.)

2.2.1 INSTALLATION OF CONNECTORS

1. On the component side of the PCB, install the 25-pin PC-mount socket connector at J1. Solder all pins and check for shorts and bad solder joints.
2. Mount the header end of the 50-conductor ribbon cable assembly on the component side of the adapter board. Solder and check for shorts and bad connections.

2.2.2 INSTALLATION OF Sol REV LEVEL CONFIGURATION SOCKET

The adapter board is wired to match the parallel I/O connector signals of Sols of rev E and above. Below rev E, the signals PID0 through PID7 are in reverse order. The following procedure allows the adapter board to be configured for any revision of the Sol. (Parts for this modification are not provided in the kit.)

1. On the trace side of the cable adapter PCB, cut each of the 8 traces between the two vertical rows of socket pads provided for a 16-pin socket at J3. Cut them down the middle.
2. Install a 16-pin socket on the component side at J3.
3. Make a Rev. E configuration plug from a 16-pin component carrier by reconstructing with jumper wire the pattern of the traces which you cut in step 1. Check for shorts and bad solder joints.
4. Wire a second configuration plug for rev D and lower from another 16-pin component carrier by reversing the connections to pins 9 through 16 as shown below in Table 2-1, Pin Connections for Configuration Plugs. Check for shorts and bad solder joints.

Table 2-1. Pin Connections for Configuration Plugs

REV E PIN CONNECTIONS

FROM	TO
1 --	16
2 --	15
3 --	14
4 --	13
5 --	12
6 --	11
7 --	10
8 --	9

REV D PIN CONNECTIONS

FROM	TO
1 --	9
2 --	10
3 --	11
4 --	12
5 --	13
6 --	14
7 --	15
8 --	16

2.3 TEST PROCEDURE

(Refer to Fig 2-1, System Interconnect Diagram.)

1. Connect the female end of the 50-conductor flat cable to the header J1 of the Debugger PCB. Observe the orientation of pin 1. A colored stripe on one side of the cable and an arrow on the cable connector indicates pin 1. Proper orientation will result in the cable leading off from J1 toward J2. (Refer to Fig. 2-2, Orientation of Debugger Cable Connections.)




Fig. 2-2. Orientation of Debugger Cable Connections.

CAUTION

Once the flat cable is installed, do not remove unless necessary. The cable and header are not built for frequent removal and re-installation.

2. Disconnect the backplane power cable from the backplane of a Sol, and mate it with the J3 power connector on the debugger board. Do not plug the debugger Board into the S-100 Bus of the Sol. Place the debugger Board on a piece of cardboard or other non-conductive material so there is no possibility of shorts.
3. Next plug the 25-pin connector on the cable adapter board into the parallel I/O connector (J2) of another Sol.
4. Apply power to both Sols.
5. Use the ENTR command to load the following program into the Sol which has the adapter board installed (referred to as the master Sol).

```
C900 AF          XRA A
C901 D3 FA      OUT 0FAH    PIE HIGH
C903 3E 08      MVI A,8
C905 D3 FA      OUT 0FAH    PIE LOW
C907 C3 00 C9   JMP 0C900H   OVER AND OVER
```

6. Now EXEC C900. The PIE signal on pin 5 of U1 on the debugger board should be a square wave with a normal TTL swing.
7. Change the byte at C904 to 10 hex; then EXEC C900 again. The PUS signal on pin 1 of U1 on the debugger board should be a square wave with a normal TTL swing.
8. Enter the following program to check the keyboard register:

```
C900 3E 00      MVI A,0
C902 D3 FA      OUT 0FAH    SELECT KEYBOARD REG.
C904 3C          INR A
C905 D3 FD      OUT 0FDH    LOAD KEYBOARD REG.
C907 C3 04 C9   JMP 0C904H   LOOP
```

9. EXEC C900. PIE should be high and PUS should be low. All 8 outputs of the keyboard register should be square waves. KBD1 should be oscillating at half the rate of KBD0, KBD2 should be half the rate of KBD1, etc. The outputs of the keyboard register are pins 11, 12, 13, and 14 of U4 and U5.

10. Enter the following program to check the DIO register, and the bit of the control register that enables the DIO register outputs:

```

C900  3E 10      MVI A,10H
C902  D3 FA      OUT 0FAH      SELECT CONTROL REG.
C904  AF         XRA A
C905  D3 FD      OUT 0FDH      ENABLE DIO REGISTER
C907  3E 18      MVI A,18H
C909  D3 FA      OUT 0FAH      SELECT DIO REG.
C90B  3C         INR A
C90C  D3 FD      OUT 0FDH      LOAD DIO REG.
C90E  C3 0B C9   JMP 0C90BH    LOOP

```

11. EXEC C900. PIE should be low, PUS should be high. Pins 1 and 2 of the DIO register ICs, U3 and U7 should be low. All 8 outputs of the DIO register should be square waves with the same rate relationship as the keyboard register outputs during the previous test. The DIO register outputs are pins 3, 4, 5, and 6 of U3 and U7.

12. Enter this program to test the control register:

```

C900  3E 10      MVI A,10H
C902  D3 FA      OUT 0FAH      SELECT CONTROL REG.
C904  3C         INR A
C905  D3 FD      OUT 0FDH      LOAD CONTROL REG.
C907  C3 04 C9   JMP 0C904H    LOOP

```

13. EXEC C900. The outputs of the control register should all be square waves as in the previous two tests. These outputs are pins 3, 4, 5, and 6 of U6 and U8. The signal at pin 8 of U1 should be a narrow pulse which goes low for a period of 1/2 to 1 microsecond.

All debugger board outputs are now tested. Inputs are tested at the beginning of the debugger program. If a bad input is detected the system stops with all signals in a static state so the error can be easily traced.

2.4 PARTS LIST - PARASOL DEBUGGER, TOP ASSEMBLY (900038A)

ITEM #	PART #	QTY	REFERENCE CODE	STANDARD PART#/DESCRIPTION
3	727051	1		Cassette, Software, Parasol Debugger

PARTS LIST - PARASOL DEBUGGER, PCB ASSEMBLY (900043A)

ITEM #	PART #	QTY	REFERENCE CODE	STANDARD PART #/DESCRIPTION
1	900040	1		Fab, PCB, Parasol Debugger
4	717002	1	J2	Header, Male, PC, 20 Pin
5	717003	1	J1	Header, Male, PC, 50 Pin
6	103003	1	J3	Assy, Power Cable, Sol Backplane Board
8	720024	1		Pan Head Machine Screw, 6-32 x 3/8
9	720011	1		Hex Nut, 6-32
10	720041	1		Internal Tooth Lock Washer, #6
12	707034	1	R1	Resistor, 560 ohms, 1/4 W, 5%
13	707036	1	C7	Cap, 15uf, Tant, 20 V, 10%
14	707032	1	C8	Cap, 1.0 uf, Tant, 35 V, 10%
15	707023	5	C2,3,4,5,6	Cap, .047 uf, Disc Cer, +80-20%
16	707011	1	C1	Cap, 680 pf, Disc Cer, 10%
18	701162	1	U13	<u>7805</u> , * LM340T-5, Volt Reg., +5
19	701124	1	U1	74LS132, Quad 2-Input Nand
20	701188	1	U2	8T98, Hex Buf/Inv
21	701134	4	U9,10,11,12	74LS153, Dual 4-to-1 Line MPX
22	701077	4	U3,6,7,8	<u>74173</u> , 8T10, TRI-State 4 Bit Latch
23	701142	2	U4,5	74LS163, Synch 4-Bit Bin Cntr
25	713004	1	U1	Socket, DIP, 14-Pin
26	713006	11	U2-U12	Socket, DIP, 16-Pin
27	722011	1		Tie, Cable, Plastic
28	721000	A/R	U13	Heatsink Compound

PARTS LIST - PARASOL ADAPTER, PCB ASSEMBLY, (900042A)

ITEM #	PART #	QTY	REFERENCE CODE	STANDARD PART #/DESCRIPTION
1	900041	1		Fab, PCB, Parasol Adapter
4	900032	1	J2	Assy, Cable, 50 Cond, Gen. Purpose
5	717011	1	J1	Socket, 25-Pin, PC
6	720013	2		Pan Head Machine Screw, 4-40 x 7/16"
7	720038	2		Internal Tooth Lock Washer, #4
8	720020	2		Hex Nut, 4-40

*The underline number is the standard vendor part number, others are possible equivalents.

SECTION 3

HARDWARE THEORY OF OPERATION

3.1 OVERVIEW

The ParaSol Debugger contains the logic necessary to connect the parallel interface of a master Sol to S-100 bus of a slave Sol. This is a master slave relationship since the Sol whose parallel interface is connected to the ParaSol is in control of the slave Sol. The master Sol can act as a front panel for the slave Sol, displaying the address bus, data bus, and status signals of the slave Sol. The master Sol can start, stop, or single step the Slave. The master Sol can automatically test the buses and memory of the slave Sol as well as trace through a program sequence.

A program in the master Sol controls all the operations of the ParaSol. The logic on the Debugger board allows input/output instructions which reference the parallel interface of the master Sol to access the address, data, status, and control signals of the S-100 bus of the slave. These control signals are XRDY, DIGI, PRESET, MWRITE, FRDY, DO DSBL, and PHANTOM. XRDY is used to stop the CPU of the slave Sol mid-way through a machine cycle. While stopped, the master Sol can then input the data on the buses of the slave, or use DIGI to substitute data from a register on the Debugger board for the data from the slave's memory.

An 8080 instruction cycle is defined as the time required to fetch and execute an instruction. Every instruction cycle consists of one to five machine cycles. The ParaSol debugger single steps one machine cycle at a time. A machine cycle is the sequence of events that occur when the 8080 accesses memory or an I/O port. Each machine cycle consists of three to five T-states of 500 nanoseconds each. The timing of signals during the T-states of a machine cycle cannot be monitored or controlled by the ParaSol Debugger. Refer to the 8080 Microcomputer Systems Users Manual from Intel for detailed information on the operation of the 8080.

3.2 THE Sol PARALLEL INTERFACE

The ParaSol Debugger interfaces to the master Sol through the parallel interface connector at the rear of the unit. Data is sent to the Debugger on the eight lines named POD0 to POD7. The signal POL (low active) is the output strobe. Data is received from the Debugger on the eight lines named PID0 to PID7. The 8080 accesses these data lines through port FD (hex). The signals PIE and PUS are Sol output lines used to select the source or destination of data within the debugger. The 8080 controls PIE through bit 3 of port FA (hex); PUS is controlled by bit 4 of the same port.

3.3 THE PARASol PARALLEL INTERFACE

A 50-conductor flat cable forms a path for the parallel interface signals between the master Sol and the debugger board. An adapter board on the Sol end of the flat cable connects the signals to the even-numbered conductors, and ground to all odd-numbered conductors. The interface signals enter the debugger board through a 50-conductor header designated J1.

The eight PID lines connect to the outputs of 74LS153 four-to-one multiplexers, U9, U10, U11, and U12. The POD lines connect to the data inputs of three 8-bit registers. The keyboard data register is made up of two 74LS163 ICs, U4 and U5. The DIO register, U3 and U7, consists of two 74173 ICs. The control register is made up of two more 74173s, U6 and U8. The signals PIE and PUS connect to the select inputs of the four-to-one multiplexer to control which group of S-100 bus signals will be placed on the PID lines. PIE and PUS also connect to the enable inputs of the ICs that make up the three 8-bit registers. The clock inputs of the three registers are all connected to the signal \overline{POL} . When \overline{POL} makes a transition from low to high the data on the POD lines is loaded into the register enabled by PIE and PUS.

3.4 THE PARASol S-100 INTERFACE

Inputs to the ParaSol Debugger from the S-100 bus of the slave Sol are multiplexed onto the PID lines in four groups. One group consists of the eight DIO lines. Address lines A0 to A7 and A8 to A15 form two other groups. The following status signals form the last group:

PID Line	Status Signal	
PID0	SM1	*PID5 is not connected
PID1	SINP	to the S-100 bus. Op-
PID2	SOUT	tionally, it could be
PID3	SSTACK	connected to a test
PID4	MEMRITE	probe or auxilliary
PID5	*	input.
PID6	PDBIN	
PID7	PWAIT	

Outputs from the Debugger to the S-100 bus of the slave Sol consist of seven lines from the control register, and the eight outputs of the DIO register. Bit 0 of the control register pulls the S-100 signal XRDY low (not ready) when it is zero. If XRDY has been pulled low by bit 0, then when Bit 1 of the control register makes a transition from zero to one, XRDY will go high (ready) for a period of time greater than 500 nanoseconds and less than 1 microsecond. Thus, a positive transition on bit 1 of the control register single steps the slave Sol. The S-100 signal $\overline{DIG1}$ (low active) is controlled by bit 2 of the control register. When bit 2 is low, $\overline{DIG1}$ forces PDBIN inactive and switches the data input multiplexers of the Sol to the DIO bus, also the tri-state outputs of the DIO register on the Debugger are enabled. This is how the DIO register contents are jammed into the 8080 of the slave Sol.

Bit 3 of the control register controls the S-100 signal PRESET (low active). When bit 3 is low the 8080 of the slave Sol is reset. When bit 4 of the control register is low the S-100 signal FRDY (low active) disables the MWRITE tri-state driver in the slave Sol, and a tri-state driver on the Debugger board forces MWRITE low (inactive). In this state the memory of the slave Sol is write-protected. The S-100 signal \overline{DO} \overline{DSBL} (low active) which disables the tri-state drivers between the 8080 of the slave Sol and the DIO bus is controlled by bit 5 of the control register. Bit 6 of the control register is connected to the S-100 signal PHANTOM (low active) in the slave Sol. This signal causes the personality module of the Sol to be addressed at location zero. Finally, bit 7 of the control register activates the signal KDR (low active) at the twenty pin header on the Debugger board (J2) used to connect to the keyboard input of the slave Sol. When Bit 7 makes a positive transition, the KDR flip-flop in the slave Sol is set to indicate that keyboard data is ready.

The S-100 lines designated DIO0 to DIO7 are connected to the tri-state outputs of the DIO register. When these outputs are enabled by bit 2 of the control register the contents of the DIO register is placed on the DIO bus of the slave Sol.

The outputs of the keyboard register are connected to the appropriate pins of the 20-pin header on the Debugger board (J2) used to connect to the keyboard input of the slave Sol via a flat cable.

3.5 CONTROL SEQUENCES

The ParaSol Debugger is controlled by input and output instruction sequences of the program in the master Sol. A sequence normally begins with an output to port FA (hex). Bits 4 and 5 of this port control the parallel interface signals PIE and PUS which are used by the debugger to select the source or destination for data. Table 3.1 below summarizes the PIE and PUS selection codes.

Table 3-1, PIE and PUS SELECTION CODES

PUS	PIE	SOURCE	DESTINATION
0	0	A8 to A15	Keyboard Register
0	1	A0 to A7	Keyboard Register
1	0	DIO Bus	Control Register
1	1	Status	DIO Register

For example, if the value 10(hex) is output to port FA(hex), then PUS will be a one and PIE will be one also since it is connected to the Q output of a flip-flip. The status lines will become the source for data and the DIO register will be the destination. The next input or output instruction of the sequence references port FD(hex) to either load the accumulator with the data on the status lines of the slave Sol, or transfer the contents of the accumulator to the DIO register on the Debugger board.

J2 PARALLEL INTERFACE
CONNECTOR OF MASTER Sol




Fig. 3-1. Parasol Functional Block Diagram

SECTION 4

SOFTWARE THEORY OF OPERATION

4.0 INTRODUCTION

This section includes instructions for loading the source files of the Debugger program, descriptions of the subroutines used in the program, flow charts of test routines, and a source listing of the debugger program.

4.1 TRANSFERRING SOURCE FILES TO DISK

Follow this procedure to load the source files for the Debugger Program and transfer them to PTDOS disk files. Note that these files are not directly compatible with the ALS-8.

1. Insert a PTDOS System diskette in the disk drive. Enter the command: `BOOT`
2. Connect a tape recorder to the Sol as described in Section 7 of the Sol Systems Manual. This Sol must also have a Helios II Disk System installed.
3. Place the cassette tape in the recorder; depress the play lever, and enter this command: `GET PSRC1`
4. When the file is loaded, the Sol will display the first address, and the load count like this: `PSRC1 XXXX YYYY`
The first address is represented here by `XXXX`; the load count is represented by `YYYY`. Write down these two numbers since they will be erased from the screen shortly.
5. `TYPE: EX BCB0.`
6. When the PTDOS prompt (*) appears, use the two addresses you wrote down when the cassette file was loaded in this PTDOS command: `WRITE PSRC1,XXXX,>YYYY`
7. Repeat this procedure from step 4 for the two remaining files, `PSRC2` and `PSRC3`.
8. To return to SOLOS from PTDOS, use the command `EXEC C004`. To reenter PTDOS from SOLOS use the command `EXEC BCB0`.

4.2 BASIC PARASol SUBROUTINES

4.2.1 SETCTL

This routine is called to change the contents of the control register on the debugger board. A RAM buffer named `CTLSAV` is updated by `SETCTL`. `CTLSAV` contains a copy of the control register contents and is used when individual bits are to be changed. No registers or flags are altered by `SETCTL`.

Example 1: Set PRESET low.

```
LDA CTL SAV      GET CURRENT CONTENTS
ANI FF-RESET    AND WITH F7 hex
CALL SETCTL     CHANGE CONTROL REG.
```

Example 2: Set PRESET high.

```
LDA CTL SAV      GET CURRENT CONTENTS
ORI RESET       OR WITH 08 hex
CALL SETCTL     CHANGE CONTROL REG.
```

4.2.2 SETDIO

This subroutine is called to load the DIO register. When called, the value in the accumulator is transferred to the DIO register. No registers or flags are altered.

Example: Load DIO register with C3 hex.

```
MVI A,0C3H      ACCUMULATOR=C3
CALL SETDIO     DIO REGISTER=C3
```

4.2.3 SETKBD

This routine is called to simulate the depression of a key on the keyboard of the slave Sol. The value in the accumulator is sent to the slave Sol. The accumulator and flags are altered.

Example: Simulate depression of the A key:

```
MVI A,'A'       ACCUMULATOR=A
CALL SETKBD     SEND TO SLAVE
```

4.2.4 GETDIO

Call this subroutine to move the contents of the DIO bus of the slave Sol to the accumulator, and to the RAM buffer DIOBUF.

4.2.5 GETSTA

Call this subroutine to move the contents of the status lines of the slave Sol to the accumulator and the RAM buffer SBUF.

4.2.6 GETADR

Call this subroutine to move the contents of the address bus of the slave Sol to registers H and L and to the RAM buffer ADBUF. The accumulator is altered by this subroutine.

4.2.7 SSTEP

Call this subroutine to allow the slave Sol to complete the current machine cycle and begin the next cycle. The accumulator and flags are altered.

4.2.8 M1TST

This subroutine returns with the zero flag set if the current machine cycle is an instruction fetch cycle. The accumulator and flags are altered.

4.2.9 FINDM1

If the current cycle is not a fetch cycle, this subroutine will call SSTEP until a fetch cycle is reached. If the current cycle is an instruction fetch cycle, FINDM1, will return without single stepping. The accumulator and flags are altered.

4.2.10 T1LM1

This subroutine first calls SSTEP then checks for an instruction fetch cycle. If necessary the process is repeated until an instruction fetch cycle is reached. T1LM1 differs from FINDM1 in that if the current cycle is an instruction fetch cycle, T1LM1 will single step to the next instruction fetch cycle; FINDM1 will not.

4.2.11 AJAM

This subroutine is used to jam the contents of the accumulator into the 8080 of the slave Sol. To accomplish this, the subroutine loads the DIO register, calls SETCTL to activate the DIGI signal, checks that the DIO bus matches the data, and finally calls SSTEP. If the DIO bus does not match the data, a jump to the error routine DIBAB takes place. The B-register and flags are altered.

4.2.12 POKE

Call this subroutine to move the contents of the accumulator to the memory location pointed to by register-pair HL. This is like a MOV M,A instruction except that the memory referenced is in the slave Sol. No registers or flags are altered.

4.2.13 PEEK

Call this subroutine to move the contents of the memory location pointed to by register-pair HL to the accumulator. This is like a MOV A,M instruction except that the memory referenced is in the slave Sol. The accumulator is altered.

Example: Move location 1000 in the slave Sol to the accumulator.

```
LXI H,1000H      POINT HL
CALL PEEK        GET THE DATA
```

4.2.14 PORTI

Call this routine to move the data at an input port to the accumulator. When called, register A should contain the port number to be accessed. The accumulator and the flags are altered.

Example: Load the accumulator from port FF hex of the slave Sol.

```
MVI A,0FFH          PORT TO BE READ
CALL PORTI          GET THE DATA
```

4.2.15 JUMPl

Call this routine to cause the slave Sol to jump to the address in register-pair HL. The accumulator and flags are altered.

Example: Jump slave Sol to address C000 hex:

```
LXI H,0C000H       DESIRED ADDRESS
CALL JUMPl         JUMP THERE
```

4.3 I/O ROUTINES

4.3.1 OSOUT

Call this subroutine with the character to be output in register-B.

4.3.2 INA

This subroutine waits for a character from the keyboard. If the ESCAPE key is pressed this routine exits to SOLOS. If any other key is pressed it is returned in the accumulator and register-B.

4.3.3 INCHR

This subroutine checks the keyboard once. On return, if a key has been pressed and it is not the ESCAPE key, the character is in the accumulator and B-register, and the zero flag is reset. If no key has been pressed, the zero flag is set. If the ESCAPE key has been pressed this subroutine returns control to SOLOS.

4.3.4 ADOUT

This subroutine prints the contents of register-pair HL as a 4 digit hex number.

4.3.5 HEXA

This subroutine prints the contents of the accumulator as a 2 digit hex number.

4.3.6 BINOT

This subroutine prints the contents of the accumulator as a binary number.

4.3.7 BINOX

This Subroutine is similar to BINOT except that instead of printing a binary number with ones and zeros, the character in register L is substituted for zeros, and the character in register H is substituted

for ones. This subroutine is used to print the error report for the RAM tests.

4.3.8 AOUTB

Call this routine to print the contents of register pair HL as a binary number.

4.3.9 TEXTO

This subroutine is called to print strings of text. Register-pair HL should be loaded with the address of the beginning of the string. When the up-arrow character (^) is encountered in the string, all the characters until the next up-arrow character are converted to control characters. The slash character (/) terminates the string.

Example:

```
                LXI H,MSG1          POINT TO STRING
                CALL TEXTO          PRINT IT

MSG1 ASC "LINE 1^MJ^LINE 2^MJ^LINE 3/"
```


Prints as:

```
                LINE 1
                LINE 2
                LINE 3
```


4.4 FLOW CHARTS

The following flowcharts depict the test routines run during the Test Mode by the Debugger Program. They are presented here to provide information concerning what the debugger program was doing when an error was encountered.


TEST CONTROLS




TEST ADDRESS BUS




TEST DIO BUS




TEST INTERNAL BUS & PERSONALITY MODULE




KEYBOARD INTERFACE TEST




TEST VIDEO RAM



TEST SYSTEM RAM



1K MEMORY TEST



4.5 SOURCE LISTING

The Source listing which follows is included in this manual to encourage and assist you in expanding the usefulness of the Debugger Program. It may also be of assistance when a question arises as to how the program has identified an error.

```

0000 *****
0001 ** ParaSol Debugger Program **
0002 **                               **
0003 **           Rev. A           **
0004 **                               **
0005 **           4/1/78           **
0006 **                               **
0007 ** Copyright (C) 1978, by **
0008 ** Processor Technology **
0009 ** Corporation **
0010 ** All rights reserved. **
0011 *****
0012 *
0013 *
0000 0014          ORG          0
0015          XEQ          0
0016 *
0017 ** PIE & PUS SELECTION EQUATES
0018 *
0019 ** DATA DESTINATIONS
0020 *
0018 0021 OUTDIO EQU 18H DIO REGISTER
0010 0022 OUTCTL EQU 10H CONTROL REGISTER
0000 0023 OUTKBD EQU 0 KEYBOARD REGISTER
0024 *
0025 ** DATA SOURCES
0026 *
0010 0027 INDIO EQU 10H DIO BUS
0018 0028 INSTAT EQU 18H STATUS
0000 0029 INHIAD EQU 0 A8 TO A15
0008 0030 INLOAD EQU 8 A0 TO A7
0031 *
0032 ** PORT EQUATES
0033 *
00FA 0034 SELECT EQU 0FAH PIE PUS PORT
00FD 0035 DATA EQU 0FDH DATA PORT
00FC 0036 KPORT EQU 0FCH KEYBOARD PORT
0037 *
0038 ** CONTROL REGISTER BIT EQUATES
0039 *
0001 0040 STOP EQU 1 STOP/RUN BIT
0002 0041 STEP EQU 2 SINGLE STEP BIT
0004 0042 JAM EQU 4 DIG1 CONTROL BIT
0008 0043 RESET EQU 8 RESET BIT
0010 0044 FRDY EQU 10H FRDY BIT
0020 0045 DODSB EQU 20H DO DSBL BIT
0040 0046 PHNTM EQU 40H PHANTOM BIT
0080 0047 KDR EQU 80H KBD. STROBE BIT
0048 *
00FF 0049 FF EQU 0FFH
0050 *
0051 *
0052 *****
0053 ** MAIN ROUTINE. EXECUTION BEGINS HERE **
0054 *****
0055 *
0056 *
0000 C3 0C 00 0057 JMP MAIN STARTUP FROM 0000 IS NORMAL
0058 *
0003 31 FF CB 0059 LXI SP,0CBFFH STARTUP FROM 0003 SKIPS TESTS
0006 CD 73 02 0060 CALL TITLE
0009 C3 E1 04 0061 JMP DISP
0062 *

```


0080 E6 40	0126	ANI	40H	PDBIN LO ?
0082 C2 5E 02	0127	JNZ	ERR05	NO ---->
	0128 *			
0085 AF	0129	XRA	A	
0086 CD A8 08	0130	CALL	AJAM	NOP TO TEST Sol
0089 CD 73 08	0131	CALL	GETADR	
008C AF	0132	XRA	A	CHECK ADRS
008D B4	0133	ORA	H	H=0
008E C2 67 02	0134	JNZ	ERR07	NO ---->
0091 7D	0135	MOV	A,L	
0092 3D	0136	DCR	A	L=1 ?
0093 C2 67 02	0137	JNZ	ERR07	NO ---->
0096 3A 2D 0C	0138	LDA	CTLSAV	
0099 F6 04	0139	ORI	JAM	
009B CD 34 08	0140	CALL	SETCTL	DIG1 HI
009E AF	0141	XRA	A	
009F C9	0142	RET	.	CONTROLS OK
	0143 *			
	0144 **	CHECK DIO BUS		
	0145 *			
00A0 3A 2D 0C	0146	CKDIO	LDA	CTLSAV
00A3 E6 DB	0147		ANI	FF-JAM-DODSB
00A5 CD 34 08	0148		CALL	SETCTL
00A8 06 00	0149		MVI	B,0
	0150 *			
00AA 78	0151	CKD11	MOV	A,B
00AB CD 40 08	0152		CALL	SETDIO
00AE CD 61 08	0153		CALL	GETDIO
00B1 B8	0154		CMP	B
00B2 C2 A7 01	0155		JNZ	DIBAD
00B5 04	0156		INR	B
00B6 C2 AA 00	0157		JNZ	CKD11
	0158 *			
00B9 3A 2D 0C	0159		LDA	CTLSAV
00BC F6 24	0160		ORI	JAM+DODSB
00BE CD 34 08	0161		CALL	SETCTL
00C1 AF	0162		XRA	A
00C2 C9	0163		RET	. Z SET=DIO BUS OK
	0164 *			
	0165 **	CHECK ADDRESS BUS		
	0166 *			
00C3 21 00 00	0167	CKADR	LXI	H,0
00C6 0E 11	0168		MVI	C,17
	0169 *			
00C8 CD 42 09	0170	CKA1	CALL	JUMP1
00CB CD E2 00	0171		CALL	ADCHK
00CE 29	0172		DAD	H
00CF 23	0173		INX	H
00D0 0D	0174		DCR	C
00D1 C2 C8 00	0175		JNZ	CKA1
	0176 *			
00D4 0E 10	0177		MVI	C,16
00D6 29	0178	CKA2	DAD	H
00D7 CD 42 09	0179		CALL	JUMP1
00DA CD E2 00	0180		CALL	ADCHK
00DD 0D	0181		DCR	C
00DE C2 D6 00	0182		JNZ	CKA2
00E1 C9	0183		RET	.
	0184 *			
00E2 EB	0185	ADCHK	XCHG	DE=TEST PATTERN
00E3 CD 73 08	0186		CALL	GETADR
00E6 7A	0187		MOV	A,D
00E7 BC	0188		CMP	H
				HI BYTE OK ?

00E8 C2 F6 01	0189	JNZ	ADBAD	NO --->
00EB 7B	0190	MOV	A,E	LO BYTE OK ?
00EC BD	0191	CMP	L	NO --->
00ED C2 F6 01	0192	JNZ	ADBAD	HL=TEST PATTERN
00F0 EB	0193	XCHG	.	ADRS OK
00F1 C9	0194	RET	.	
	0195 *			
	0196 **	CHECK PERSONALITY MODULE		
	0197 *			
00F2	0198 CKPER	EQU	\$	
00F2 21 00 C0	0199	LXI	H,0C000H	P.M. STARTS HERE
	0200 *			
00F5 CD 0A 09	0201 CKPE1	CALL	PEEK	GET TEST VALUE
00F8 BE	0202	CMP	M	COMPARE WITH MASTER
00F9 C2 04 01	0203	JNZ	PMBAD	IT'S BAD
	0204 *			
00FC 23	0205	INX	H	BUMP POINTER
00FD 7C	0206	MOV	A,H	
00FE FE C8	0207	CPI	0C8H	DONE ?
0100 C2 F5 00	0208	JNZ	CKPE1	NOT YET
0103 C9	0209	RET		
	0210 *			
0104 F5	0211 PMBAD	PUSH	PSW	SAVE DATA
0105 E5	0212	PUSH	H	SAVE ADDRESS
0106 21 C4 03	0213	LXI	H,ERM30	
0109 CD 60 0B	0214	CALL	TEXTO	"AT P.M. ADDRESS "
	0215 *			
010C E1	0216	POP	H	
010D E5	0217	PUSH	H	DISPLAY ERROR ADDRESS
010E CD 05 0B	0218	CALL	ADOUT	
	0219 *			
0111 21 ED 03	0220	LXI	H,ERM31	
0114 CD 60 0B	0221	CALL	TEXTO	"INT BUS S.B."
0117 E1	0222	POP	H	
0118 7E	0223	MOV	A,M	
0119 CD 0E 0B	0224	CALL	HEXA	DISP. CORRECT DATA
	0225 *			
011C 21 AC 03	0226	LXI	H,ERM18	
011F CD 60 0B	0227	CALL	TEXTO	"INSTEAD OF "
0122 F1	0228	POP	PSW	
0123 CD 0E 0B	0229	CALL	HEXA	DISPLAY BAD DATA
0126 C3 D3 01	0230	JMP	ERS	
	0231 *			
	0232 **	TEST KBD INTERFACE		
	0233 *			
0129 06 00	0234 CKKBD	MVI	B,0	INITIALIZE PATTERN
	0235 *			
012B 78	0236 CKBD1	MOV	A,B	
012C CD 46 08	0237	CALL	SETKBD	PRESS A KEY
012F 3E FC	0238	MVI	A,KPORT	
0131 CD 53 09	0239	CALL	IPOINT	INPUT KBD PORT
0134 B8	0240	CMP	B	DATA OK ?
0135 C2 12 02	0241	JNZ	KBBAD	NO. PROCESS ERROR
0138 04	0242	INR	B	YES
0139 C2 2B 01	0243	JNZ	CKBD1 TRY	NEXT PATTERN
	0244 *			
	0245 *	TEST VIDEO RAM		
	0246 *			
013C 21 00 CC	0247 CKVID	LXI	H,0CC00H	SCREEN MEMORY
013F CD 54 01	0248	CALL	CKRAM	IS TESTED
0142 7B	0249	MOV	A,E	
0143 B7	0250	ORA	A	ANY ERRORS ?
0144 C2 30 02	0251	JNZ	VIBAD	YES

0147 C9	0252	RET	.	NO
	0253 *			
	0254 **	TEST SYSTEM RAM		
	0255 *			
0148 21 00 C8	0256	CKSYS	LXI	H,0C800H
014B CD 54 01	0257		CALL	CKRAM
014E 7B	0258		MOV	A,E
014F B7	0259		ORA	A
0150 C2 42 02	0260		JNZ	SYBAD
0153 C9	0261		RET	.
	0262 *			
	0263 **	THIS ROUTINE TESTS 1K OF MEMORY BEGINNING AT THE		
	0264 **	ADDRESS POINTED TO BY HL. ON RETURN E REGISTER		
	0265 **	BITS WHICH ARE 1 CORRESPOND TO BAD MEMORY BITS.		
	0266 *			
0154 2E 00	0267	CKRAM	MVI	L,0
0156 7C	0268		MOV	A,H
0157 E6 FC	0269		ANI	0FCH
0159 67	0270		MOV	H,A
	0271 *			
015A C6 04	0272		ADI	4
015C 57	0273		MOV	D,A
	0274 *			
015D 1E 00	0275		MVI	E,0
015F 43	0276		MOV	B,E
	0277 *			
0160 48	0278	MPASS	MOV	C,B
	0279 *			
0161 79	0280	MPOKE	MOV	A,C
0162 CD C8 08	0281		CALL	POKE
	0282 *			
0165 B7	0283		ORA	A
0166 CA 6D 01	0284		JZ	SET11
0169 17	0285		RAL	.
016A C3 6E 01	0286		JMP	MTES3
	0287 *			
016D 3C	0288	SET11	INR	A
	0289 *			
016E 4F	0290	MTES3	MOV	C,A
016F 23	0291		INX	H
0170 7C	0292		MOV	A,H
0171 BA	0293		CMP	D
0172 C2 61 01	0294		JNZ	MPOKE
	0295 *			
0175 7C	0296		MOV	A,H
0176 DE 04	0297		SBI	4
0178 67	0298		MOV	H,A
	0299 *			
0179 48	0300		MOV	C,B
017A CD 0A 09	0301	MPEEK	CALL	PEEK
017D A9	0302		XRA	C
017E CA 83 01	0303		JZ	NOERR
	0304 *			
0181 B3	0305		ORA	E
0182 5F	0306		MOV	E,A
	0307 *			
0183 79	0308	NOERR	MOV	A,C
0184 B7	0309		ORA	A
0185 CA 8C 01	0310		JZ	SET12
	0311 *			
0188 17	0312		RAL	.
0189 C3 8D 01	0313		JMP	MTES4
	0314 *			

018C 3C	0315 SET12	INR	A	INC. PATTERN
	0316 *			
018D 4F	0317 MTES4	MOV	C,A	C=NEW PATTERN
018E 23	0318	INX	H	
018F 7C	0319	MOV	A,H	
0190 BA	0320	CMP	D	1K CHECKED ?
0191 C2 7A 01	0321	JNZ	MPEEK	NOPE
	0322			
0194 7C	0323	MOV	A,H	YES
0195 DE 04	0324	SBI	4	REWIND ADDRESS
0197 67	0325	MOV	H,A	
	0326 *			
0198 78	0327	MOV	A,B	
0199 B7	0328	ORA	A	CARRY=0. MASTER PATTERN=0
019A C2 A1 01	0329	JNZ	MTES5	NO. JUST ROTATE
	0330 *			
019D 04	0331	INR	B	ELSE UPDATE TO 1
019E C3 60 01	0332	JMP	MPASS	NEW PASS
	0333 *			
01A1 17	0334 MTES5	RAL	.	NEW MASTER
01A2 D8	0335	RC	.	DONE IF 9 PASSES
01A3 47	0336	MOV	B,A	ELSE UPDATE PATTERN
01A4 C3 60 01	0337	JMP	MPASS	NEW PASS
	0338 *			
	0339 **	THESE ROUTINES PROCESS ERRORS, THEN CONTROL GOES		
	0340 **	BACK TO MAIN THROUGH THE ROUTINE ERS.		
	0341 *			
	0342 **	DISP. DIO BUS ERRORS		
	0343 *			
	0344 DIBAD	EQU	\$	
01A7	0345	MOV	A,B	
01A7 78	0346	PUSH	PSW	SAVE WRITE PATTERN
01A8 F5	0347	LXI	H,ERM08	
01A9 21 94 03	0348	CALL	TEXTO	"DIO S.B."
01AC CD 60 0B	0349	POP	PSW	WRITE PAT.
01AF F1	0350	CALL	BINOT	
01B0 CD 2B 0B	0351	LXI	H,ERM18	
01B3 21 AC 03	0352	CALL	TEXTO	"INSTEAD OF"
01B6 CD 60 0B	0353	LDA	DIOBUF	READ PAT.
01B9 3A 2E 0C	0354	CALL	BINOT	
01BC CD 2B 0B	0355	CALL	CRLF	
01BF CD 84 0B	0356	LDA	CTLSAV	
01C2 3A 2D 0C	0357	ORI	JAM+DODSB	
01C5 F6 24	0358	CALL	SETCTL	DIG1&DO DSBL HI
01C7 CD 34 08	0359	JMP	ERS	ERROR RETURN
01CA C3 D3 01	0360 *			
	0361 ERR01	LXI	H,ERM01	
01CD 21 7A 02	0362	CALL	TEXTO	"NO WAIT"
01D0 CD 60 0B	0363 *			
	0364 **	ERRORS END UP HERE		
	0365 *			
	0366 ERS	LXI	H,ERM11	
01D3 21 A4 02	0367	CALL	TEXTO	"CR TO RESTART"
01D6 CD 60 0B	0368 ERS1	CALL	INA	WAIT FOR A KEY
01D9 CD EF 0A	0369	CPI	0DH	CR ?
01DC FE 0D	0370	JNZ	ERS1	---> NO
01DE C2 D9 01	0371	LDA	SETCTL	
01E1 3A 34 08	0372	ORI	JAM	
01E4 F6 04	0373	CALL	SETDIO	DIG1 HI
01E6 CD 40 08	0374	ORA	A	
01E9 B7	0375	JMP	MAIN	START FRESH
01EA C3 0C 00	0376 *			
	0377 ERR02	LXI	H,ERM02	
01ED 21 C5 02				

01F0 CD 60 0B	0378	CALL	TEXTO	"ADRS. <> 0000"
01F3 11 00 00	0379	LXI	D,0	
	0380	*		
	0381	** DISP. ADRS BUS ERRORS		
	0382	*		
01F6 21 D5 02	0383	ADBAD	LXI	H,ERM12
01F9 CD 60 0B	0384	CALL	TEXTO	"ADRS S.B."
01FC EB	0385	XCHG	.	GOOD ADRS.
01FD CD 51 0B	0386	CALL	AOUTB	IN BINARY
0200 21 EF 02	0387	LXI	H,ERM22	
0203 CD 60 0B	0388	CALL	TEXTO	"INSTEAD OF"
0206 2A 30 0C	0389	LHLD	ADBUF	BAD ADRS.
0209 CD 51 0B	0390	CALL	AOUTB	IN BINARY
020C CD 84 0B	0391	CALL	CRLF	
020F C3 D3 01	0392	JMP	ERS	
	0393	*		
	0394	** PROCESS KEYBOARD ERRORS **		
	0395	*		
0212 78	0396	KBBAD	MOV	A,B
0213 F5	0397		PUSH	PSW
0214 21 35 04	0398		LXI	H,ERM60
0217 CD 60 0B	0399		CALL	TEXTO "KEYBOARD PORT S.B."
021A F1	0400		POP	PSW
021B CD 2B 0B	0401		CALL	BINOT
	0402	*		
021E 21 EF 02	0403		LXI	H,ERM22
0221 CD 60 0B	0404		CALL	TEXTO "INSTEAD OF"
0224 3A 2E 0C	0405		LDA	DIOBUF
0227 CD 2B 0B	0406		CALL	BINOT
022A CD 84 0B	0407		CALL	CRLF
022D C3 D3 01	0408		JMP	ERS
	0409	*		
	0410	** PROCESS VIDEO RAM ERRORS **		
	0411	*		
0230 F5	0412	VIBAD	PUSH	PSW
0231 21 05 04	0413		LXI	H,ERM40
0234 CD 60 0B	0414		CALL	TEXTO "SCREEN RAM ERROR: "
	0415	*		
0237 2E 47	0416	MAPX	MVI	L, 'G'
0239 26 58	0417		MVI	H, 'X'
023B F1	0418		POP	PSW
023C CD 2F 0B	0419		CALL	BINOX
023F C3 D3 01	0420		JMP	ERS
	0421	*		
	0422	** PROCESS SYSTEM RAM ERRORS **		
	0423	*		
0242 F5	0424	SYBAD	PUSH	PSW
0243 21 1D 04	0425		LXI	H,ERM50
0246 CD 60 0B	0426		CALL	TEXTO "SYSTEM RAM ERROR: "
0249 C3 37 02	0427		JMP	MAPX
	0428	*		
024C 21 09 03	0429	ERR03	LXI	H,ERM03
024F CD 60 0B	0430		CALL	TEXTO "SM1 S.B. 1"
0252 C3 D3 01	0431		JMP	ERS
	0432	*		
0255 21 2C 03	0433	ERR04	LXI	H,ERM04
0258 CD 60 0B	0434		CALL	TEXTO "PDBIN S.B. 1"
025B C3 D3 01	0435		JMP	ERS
	0436	*		
025E 21 55 03	0437	ERR05	LXI	H,ERM05
0261 CD 60 0B	0438		CALL	TEXTO "PDBIN S.B. 0"
0264 C3 D3 01	0439		JMP	ERS
	0440	*		

0267	21	7E	03	0441	ERR07	LXI	H,ERM07	
026A	CD	60	0B	0442		CALL	TEXT0	"AFTER S.S."
026D	11	01	00	0443		LXI	D,0001	
0270	C3	F6	01	0444		JMP	ADBAD	DISP. ADRS'S.
				0445				
				0446	**	ANNOUNCE	PROGRAM	
				0447	*			
0273	21	4F	04	0448	TITLE	LXI	H,TIMSG	
0276	CD	60	0B	0449		CALL	TEXT0	
0279	C9			0450		RET		
				0451				
				0452	**	ERROR	MESSAGES	
				0453	*			
027A	5E	4D	4A	5E	0454	ERM01	ASC	"^MJ^'PWAIT' SHOULD BE 1 WITH 'XRDY' AT 0./
	27	50	57	41				
	49	54	27	20				
	53	48	4F	55				
	4C	44	20	42				
	45	20	31	20				
	57	49	54	48				
	20	27	58	52				
	44	59	27	20				
	41	54	20	30				
	2E	2F						
02A4	5E	4D	4A	5E	0455	ERM11	ASC	"^MJ^TYPE 'CR' TO RESTART PROGRAM/"
	54	59	50	45				
	20	27	43	52				
	27	20	54	4F				
	20	52	45	53				
	54	41	52	54				
	20	50	52	4F				
	47	52	41	4D				
	2F							
					0456	*		
02C5	5E	4D	4A	5E	0457	ERM02	ASC	"^MJ^AFTER RESET/"
	41	46	54	45				
	52	20	52	45				
	53	45	54	2F				
02D5	5E	4D	4A	5E	0458	ERM12	ASC	"^MJ^ADRS. BUS SHOULD BE: /
	41	44	52	53				
	2E	20	42	55				
	53	20	53	48				
	4F	55	4C	44				
	20	42	45	3A				
	20	2F						
02EF	5E	4D	4A	5E	0459	ERM22	ASC	"^MJ^ INSTEAD OF: /
	20	20	20	20				
	20	20	20	20				
	20	49	4E	53				
	54	45	41	44				
	20	4F	46	3A				
	20	2F						
					0460	*		
0309	5E	4D	4A	5E	0461	ERM03	ASC	"^MJ^'SM1' SHOULD BE 1 AFTER RESET./
	27	53	4D	31				
	27	20	53	48				
	4F	55	4C	44				
	20	42	45	20				
	31	20	41	46				
	54	45	52	20				
	52	45	53	45				
	54	2E	2F					
					0462	*		

032C	5E 4D 4A 5E 27 50 44 42 49 4E 27 20 53 48 4F 55 4C 44 20 42 45 20 31 20 46 4F 52 20 49 4E 53 54 2E 20 46 45 54 43 48 2E 2F	0463	ERM04	ASC	"^MJ^'PDBIN' SHOULD BE 1 FOR INST. FETCH./	
0355	5E 4D 4A 5E 50 44 42 49 4E 27 20 53 48 4F 55 4C 44 20 42 45 20 30 20 57 49 54 48 20 27 44 49 47 31 27 20 41 54 20 30 2E 2F	0464 *	0465	ERM05	ASC	"^MJ^PDBIN' SHOULD BE 0 WITH 'DIG1' AT 0./
037E	5E 4D 4A 5E 41 46 54 45 52 20 53 49 4E 47 4C 45 20 53 54 45 50 2F	0466 *	0467	ERM07	ASC	"^MJ^AFTER SINGLE STEP/
0394	5E 4D 4A 5E 44 49 4F 20 42 55 53 20 53 48 4F 55 4C 44 20 42 45 3A 20 2F	0468 *	0469	ERM08	ASC	"^MJ^DIO BUS SHOULD BE: /
03AC	5E 4D 4A 5E 20 20 20 20 20 20 20 49 4E 53 54 45 41 44 20 4F 46 3A 20 2F	0470	ERM18	ASC	"^MJ^ INSTEAD OF: /	
03C4	5E 4D 4A 5E 50 45 52 53 4F 4E 41 4C 49 54 59 20 4D 4F 44 55 4C 45 20 45 52 52 4F 52 20 41 54 20 41 44 44 52 45 53 53 20 2F	0471 *	0472	ERM30	ASC	"^MJ^PERSONALITY MODULE ERROR AT ADDRESS /"
03ED	5E 4D 4A 5E 49 4E 54 20 42 55 53 20 53 48 4F 55 4C 44 20 42 45 3A 20 2F	0473	ERM31	ASC	"^MJ^INT BUS SHOULD BE: /"	

53 43 52 45
45 4E 20 52
41 4D 20 45
52 52 4F 52
3A 20 20 2F

041D 5E 4D 4A 5E
53 59 53 54
45 4D 20 52
41 4D 20 45
52 52 4F 52
3A 20 20 2F

0435 5E 4D 4A 5E
4B 42 44 2E
20 50 4F 52
54 20 53 48
4F 55 4C 44
20 42 45 3A
20 2F

044F 5E 4B 4A 4A
4A 5E 20 20
20 20 20 20
20 20 20 20
50 72 6F 63
65 73 73 6F
72 20 54 65
63 68 6E 6F
6C 6F 67 79
20 43 6F 72
70 2E 5E 4D
4A 4A 5E

047E 20 20 20 20
20 20 20 20
20 20 50 61
72 61 53 6F
6C 20 20 44
65 62 75 67
67 65 72 20
20 50 72 6F
67 72 61 6D
5E 4D 4A 4A
5E

04A7 20 20 20 20
20 20 20 20
20 20 20 20
20 20 20 20
20 20 20 20
52 65 76 2E
20 41 5E 4D
4A 4A 4A 5E
54 45 53 54
53 20 49 4E
20 50 52 4F
47 52 45 53
53 2E 2E 2E
5E 4D 4A 4A
5E 2F

0476 *
0477 ERM50 ASC "^MJ^SYSTEM RAM ERROR: /"

0478 *
0479 ERM60 ASC "^MJ^KBD. PORT SHOULD BE: /"

0480 *
0481 TIMSG ASC "^KJJJ^ Processor Technology Corp.^MJJ^"

0482 ASC " ParaSol Debugger Program^MJJ^"

0483 ASC " Rev. A^MJJJ^TESTS IN PROGRESS...^MJJ^/"

0484 *
0485 *
0486 *****
0487 ** TRACE MODE MAIN ROUTINE **

```

0488 *****
0489 *
0490 *
0491 DISP EQU $
0492 *
04E1
04E1 3E FE 0493 DISPC MVI A,FF-STOP
04E3 CD 34 08 0494 CALL SETCTL SET XRDY LO
04E6 21 B6 09 0495 LXI H,STMSG DISPLAY
04E9 CD 60 0B 0496 CALL TEXTO START-UP MESSAGE
04EC CD 43 07 0497 DISPL CALL START START-UP P.M.
04EF CD 44 06 0498 CALL BRINI INITIALIZE BREAK CONDITION
0499 *
04F2 3A 37 0C 0500 DISPI LDA SFLAG
04F5 F6 01 0501 ORI 1
04F7 32 37 0C 0502 STA SFLAG FORCE SINGLE STEP MODE
0503 *
04FA CD 84 0B 0504 DISPI2 CALL CRLF
04FD CD 6A 08 0505 CALL GETSTA GET STATUS BITS
0500 CD 99 08 0506 CALL M1CHK M1 CYCLE ?
0503 C2 09 05 0507 JNZ NOTM1 NO--->
0506 CD 84 0B 0508 CALL CRLF FOR LF BETWEEN INST'S
0509 CD 2D 07 0509 NOTM1 CALL DISPA DISPLAY CYCLE ON SCREEN
0510 *
050C
050C CD FF 0A 0511 DISPI3 EQU $
050F C2 1D 05 0512 CALL INCHR GOT A KEY ?
0513 JNZ DISP4 YES. GO PROCESS
0514 *
0512 3A 37 0C 0515 LDA SFLAG NO KEY. BUT...
0515 E6 01 0516 ANI 1 ARE WE SINGLE STEPPING ?
0517 C2 0C 05 0517 JNZ DISP3 YES. KEEP CHECKING KBD.
051A C3 72 05 0518 JMP CYCLE NO. DO ANOTHER CYCLE
0519 *
0520 ** IS IT A COMMAND KEY ?
0521 *
051D FE 53 0522 DISP4 CPI 'S' RESTART ?
051F CA E1 04 0523 JZ DISP YES --->
0522 FE 20 0524 CPI NEXT CYCLE ?
0524 CA 65 05 0525 JZ SINGL YES --->
0527 FE 4A 0526 CPI 'J' JUMP ?
0529 CA 5C 06 0527 JZ GOTO YES --->
052C FE 42 0528 CPI 'B' BREAK ?
052E CA 78 05 0529 JZ BREAK YES --->
0531 FE 43 0530 CPI 'C' RE-BREAK ?
0533 CA CE 05 0531 JZ TRAO YES --->
0536 FE 46 0532 CPI 'F' FREE RUN ?
0538 CA 7E 06 0533 JZ FREE YES --->
053B FE 52 0534 CPI 'R' REGISTER DUMP ?
053D CA A1 06 0535 JZ REGS YES --->
0536 *
0537 ** MAYBE IT'S A SPEED CONTROL KEY
0538 *
0540 FE 3A 0539 CPI '9'+1 BIGGER THAN 9 ?
0542 D2 72 05 0540 JNC CYCLE YES. DO ANOTHER CYCLE
0545 FE 31 0541 CPI '1' GREATER THAN 0 ?
0547 DA 72 05 0542 JC CYCLE NO. DO ANOTHER CYCLE
0543 *
0544 * IT IS A SPEED CONTROL KEY !
0545 *
0546 * 1=FASTEST, 9= SLOWEST
0547 *
C80B
0548 SPEED EQU 0C80BH SOLOS DISPLAY SPEED PARAMETER
0549 *
054A D6 30 0550 SUI 30H REMOVE ASCII BIAS

```

054C 4F	0551	MOV	C,A	
054D AF	0552	XRA	A	
054E 37	0553	STC	.	START WITH 1/2
054F 0D	0554 SLOWER	DCR	C	COUNT VALUE DOWN
0550 CA 57 05	0555	JZ	SETSP	
0553 17	0556	RAL	.	MULTIPLY BY 2
0554 C3 4F 05	0557	JMP	SLOWER	AND LOOP
	0558 *			
0557 32 0B C8	0559 SETSP	STA	SPEED	LOAD TRANSLATED VALUE
055A 3A 37 0C	0560	LDA	SFLAG	
055D E6 FE	0561	ANI	0FEH	STOP SINGLE STEPPING
055F 32 37 0C	0562	STA	SFLAG	
0562 C3 72 05	0563	JMP	CYCLE	AND DO NEXT CYCLE
	0564 *			
	0565 **	SP KEY=SINGLE STEP		
	0566 *			
0565 3A 37 0C	0567 SINGL	LDA	SFLAG	
0568 F6 01	0568	ORI	1	SET SINGLE STEP FLAG
056A 32 37 0C	0569	STA	SFLAG	
056D 3E 04	0570	MVI	A,4	
056F 32 0B C8	0571	STA	SPEED	SET DISP. SPEED
	0572 *			
0572 CD 88 08	0573 CYCLE	CALL	SSTEP	STEP ONCE
0575 C3 FA 04	0574	JMP	DISP2	AND LOOP
	0575 *			
	0576 *****			
	0577 **	TRACE MODE ROUTINES	**	
	0578 *****			
	0579 *			
	0580 **	BREAK POINT OPERATION		
	0581 *			
0578 21 E5 09	0582 BREAK	LXI	H,BRKMS	
057B CD 60 0B	0583	CALL	TEXTO	ASK FOR SPECIFICATION
057E CD DE 0B	0584	CALL	GCLIN	GET IT
0581 CD 0C 0C	0585	CALL	GSAD	FIND ON SCREEN
	0586 *			
0584 CD C2 0B	0587	CALL	SKIP	FIND CYCLE NAME
0587 CA BD 05	0588	JZ	BROP0	THERE ISN'T ONE
058A E5	0589	PUSH	H	SAVE ITS ADDRESS
058B CD 24 06	0590	CALL	SMOVE	PUT IN BUFFER
	0591 *			
058E E1	0592	POP	H	
058F CD C2 0B	0593	CALL	SKIP	FIND ADDRESS
0592 CA BD 05	0594	JZ	BROP0	THERE ISN'T ONE
0595 EB	0595 TRAP2	XCHG	DE=SCREEN	ADRS.
0596 CD 8F 0B	0596	CALL	SHEX1	ASCII TO HEX
0599 CA A5 05	0597	JZ	TRAOK	VALUE OK --->
059C 21 D7 0A	0598	LXI	H,QUMES	MARK BAD VALUE
059F CD 60 0B	0599	CALL	TEXTO	
05A2 C3 78 05	0600	JMP	BREAK	TRY AGAIN
	0601 *			
05A5 22 35 0C	0602 TRAOK	SHLD	TADRS	SAVE ADDRESS!
	0603 *			
05A8 3A 38 0C	0604	LDA	CBUFF	GET CYCLE NAME
05AB 21 3A 06	0605	LXI	H,CYTAB	NAME TABLE
05AE 11 3F 06	0606	LXI	D,OPTAB	MASK TABLE
05B1 06 05	0607	MVI	B,5	
	0608 *			
	0609 *	THIS TRANSLATES CYCLE NAME TO STATUS MASK		
	0610 *			
05B3 BE	0611 BROP1	CMP	M	TEST CYCLE NAME
05B4 CA C6 05	0612	JZ	BROP2	IT MATCHES !
05B7 23	0613	INX	H	NEXT NAME

05B8 13	0614	INX	D	NEXT STATUS MASK
05B9 05	0615	DCR	B	
05BA C2 B3 05	0616	JNZ	BROP1	5 TIMES
05BD 21 D7 0A	0617 BROP0	EQU	\$	
05C0 CD 60 0B	0618	LXI	H,QUMES	
05C3 C3 78 05	0619	CALL	TEXTO	"???"
	0620	JMP	BREAK	
	0621 *			
05C6 78	0622 BROP2	MOV	A,B	
05C7 32 49 0C	0623	STA	CYNUM	SAVE FOR LATER
05CA 1A	0624	LDAX	D	
05CB 32 48 0C	0625	STA	BRKST	
	0626 *			
05CE 21 0C 0A	0627 TRAO	LXI	H,BRKM2	
05D1 CD 60 0B	0628	CALL	TEXTO	"BREAK CONDITION="
05D4 21 38 0C	0629	LXI	H,CBUFF	
05D7 CD 60 0B	0630	CALL	TEXTO	"CY. NAME"
	0631 *			
05DA 2A 35 0C	0632	LHLD	TADRS	GET TRAP ADRS.
05DD 3A 49 0C	0633	LDA	CYNUM	IT'S LATER
05E0 FE 03	0634	CPI	3	IS AN I/O BREAK ?
05E2 DA EB 05	0635	JC	TRAO1	YES
	0636 *			
05E5 CD 05 0B	0637	CALL	ADOUT	ELSE DISPLAN AN
05E8 C3 F3 05	0638	JMP	TRAO2	ADDRESS
	0639 *			
05EB 7D	0640 TRAO1	MOV	A,L	GET PORT #
05EC 67	0641	MOV	H,A	COPY IN H
05ED 22 35 0C	0642	SHLD	TADRS	RESTORE TO MEMORY
05F0 CD 0E 0B	0643	CALL	HEXA	DISPLAY IT
	0644 *			
05F3 21 3A 0A	0645 TRAO2	LXI	H,BRKM3	
05F6 CD 60 0B	0646	CALL	TEXTO	MENTION ABORT
05F9 CD 88 08	0647	CALL	SSTEP	FOR C. OPTION
	0648 *			
05FC CD 71 07	0649 TRAP3	CALL	TSTEP	BREAK ELSE STEP
05FF CA 1B 06	0650	JZ	FOUND	SPRING THE TRAP
0602 CD FF 0A	0651	CALL	INCHR	CHECK KBD
0605 CA FC 05	0652	JZ	TRAP3	KEEP STEPPING
0608 FE 53	0653	CPI	'S'	
060A CA E1 04	0654	JZ	DISP	RESET IF "S"
060D FE 41	0655	CPI	'A'	ABORT ?
060F C2 FC 05	0656	JNZ	TRAP3	NO --->
0612 21 53 0A	0657	LXI	H,ABTMS	<--- YES
0615 CD 60 0B	0658	CALL	TEXTO	SAY SO
0618 C3 F2 04	0659	JMP	DISPI	BACK TO NORMAL
	0660 *			
061B 21 72 0A	0661 FOUND	LXI	H,FMSG1	
061E CD 60 0B	0662	CALL	TEXTO	SAY "FOUND"
0621 C3 F2 04	0663	JMP	DISPI	SHOW IT
	0664 *			
0624 11 38 0C	0665 SMOVE	LXI	D,CBUFF	COMMAND BUFFER
	0666 *			
0627 7E	0667 SMOV1	MOV	A,M	FROM SCREEN
0628 E6 7F	0668	ANI	7FH	KILL CURSOR
062A 12	0669	STAX	D	TO BUFFER
062B FE 20	0670	CPI	20H	FOUND SPACE ?
062D CA 35 06	0671	JZ	SMOV2	YES
	0672 *			
0630 23	0673	INX	H	ELSE CONTINUE
0631 13	0674	INX	D	
0632 C3 27 06	0675	JMP	SMOV1	
	0676 *			

0635 13	0677 SMOV2	INX	D	
0636 3E 2F	0678	MVI	A,2FH	//
0638 12	0679	STAX	D	FOR TEXT0
0639 C9	0680	RET		
	0681 *			
	0682 CYTAB	EQU	\$	CYCLE NAME TABLE
063A 063A	0683	DB	'F','R','W','I','O'	
46 52 57 49				
4F				
	0684 *			
	0685 OPTAB	EQU	\$	BREAK STATUS MASKS
063F 11	0686	DB	11H	FETCH
0640 10	0687	DB	10H	READ
0641 00	0688	DB	00H	WRITE
0642 02	0689	DB	02H	INPUT
0643 04	0690	DB	04H	OUTPUT
	0691 *			
	0692 **	INITIALIZATION OF BREAK CONDITION		
	0693 *			
0644 21 56 06	0694 BRINI	LXI	H,ICY	
0647 CD 24 06	0695	CALL	SMOVE	IS'S A FETCH
064A 3E 11	0696	MVI	A,11H	
064C 32 48 0C	0697	STA	BRKST	LOAD STATUS MASK
064F 21 00 00	0698	LXI	H,0	ADRS=0000
0652 22 35 0C	0699	SHLD	TADRS	
0655 C9	0700	RET		
	0701 *			
0656 46 45 54 43	0702 ICY	ASC	"FETCH "	
48 20				
	0703 *			
	0704 *			
	0705 **	JUMP OPERATION		
	0706 *			
	0707 *			
065C 21 98 0A	0708 GOTO	LXI	H,GOTMS	
065F CD 60 0B	0709	CALL	TEXT0	ASK FOR ADRS.
0662 CD DE 0B	0710	CALL	GCLIN	TYPE IN ADRS
0665 CD 0C 0C	0711	CALL	GSAD	FIND ON SCREEN
0668 EB	0712	XCHG	.	DE=SCREEN ADRS.
0669 CD 8F 0B	0713	CALL	SHEX1	ASCII->BINARY
066C CA 78 06	0714	JZ	GOTO1	VALUE OK
	0715 *			
066F 21 D7 0A	0716	LXI	H,QUMES	
0672 CD 60 0B	0717	CALL	TEXT0	MARK ERROR
0675 C3 5C 06	0718	JMP	GOTO	BAD VALUE
	0719 *			
0678 CD 42 09	0720 GOTO1	CALL	JUMP1	GO TO IT
067B C3 FA 04	0721	JMP	DISP2	AND DISPLAY
	0722 *			
	0723 *			
	0724 **	FREE RUN OPERATION		
	0725 *			
	0726 *			
067E 3E FF	0727 FREE	MVI	A,FF	ALL BITS HI
0680 CD 34 08	0728	CALL	SETCTL	AWAY WE GO
0683 21 66 09	0729	LXI	H,FREMS	
0686 CD 60 0B	0730	CALL	TEXT0	SAY "FREE RUNNING"
	0731 *			
0689 CD EF 0A	0732 FREE1	CALL	INA	WAIT FOR A KEY
068C FE 53	0733	CPI	'S	RESET ?
068E CA E1 04	0734	JZ	DISP	YES --->
0691 FE 20	0735	CPI	'S	STOP AGAIN ?
0693 C2 89 06	0736	JNZ	FREE1	NO --->
	0737 *			

0696 3E FE	0738	MVI	A,FF-STOP	<--- YES
0698 CD 34 08	0739	CALL	SETCTL	READY LO
069B CD 9E 08	0740	CALL	FINDM1	GET A FETCH CYCLE
069E C3 F2 04	0741	JMP	DISPI	DISPLAY MODE
	0742 *			
	0743 *			
	0744 **	REGISTER DUMP		
	0745 *			
	0746 *			
06A1 CD 96 08	0747 REGS	CALL	M1TST	NEED A FETCH
06A4 CA B6 06	0748	JZ	REGS1	GOT IT
06A7 CD 88 08	0749	CALL	SSTEP	ELSE SINGLE STEP
06AA CD 84 0B	0750	CALL	CRLF	
06AD CD 6A 08	0751	CALL	GETSTA	GET STATUS
06B0 CD 2D 07	0752	CALL	DISPA	DISPLAY CYCLE
06B3 C3 A1 06	0753	JMP	REGS	TRY AGAIN
	0754 *			
06B6 21 B4 0A	0755 REGS1	LXI	H,REGMS	
06B9 CD 60 0B	0756	CALL	TEXT0	PRINT LABELS
	0757 *			
06BC 3E 77	0758	MVI	A,77H	MOV M,A
06BE CD 00 07	0759	CALL	REGET	
06C1 CD 24 07	0760	CALL	BOUT3	
	0761 *			
06C4 3E 70	0762	MVI	A,70H	MOV M,B
06C6 CD 00 07	0763	CALL	REGET	
06C9 CD 26 0B	0764	CALL	BOUT	
	0765 *			
06CC 3E 71	0766	MVI	A,71H	MOV M,C
06CE CD 00 07	0767	CALL	REGET	
06D1 CD 24 07	0768	CALL	BOUT3	
	0769 *			
06D4 3E 72	0770	MVI	A,72H	MOV M,D
06D6 CD 00 07	0771	CALL	REGET	
06D9 CD 26 0B	0772	CALL	BOUT	
	0773 *			
06DC 3E 73	0774	MVI	A,73H	MOV M,E
06DE CD 00 07	0775	CALL	REGET	
06E1 CD 24 07	0776	CALL	BOUT3	
	0777 *			
06E4 3E 74	0778	MVI	A,74H	MOV M,H
06E6 CD 00 07	0779	CALL	REGET	
06E9 CD 26 0B	0780	CALL	BOUT	
	0781			
06EC 3E 75	0782	MVI	A,75H	MOV M,L
06EE CD 00 07	0783	CALL	REGET	
06F1 CD 24 07	0784	CALL	BOUT3	
	0785 *			
06F4 2A 30 0C	0786	LHLD	ADBUF	
06F7 CD 42 09	0787	CALL	JUMP1	
06FA CD 84 0B	0788	CALL	CRLF	
06FD C3 0C 05	0789	JMP	DISP3	
	0790 *			
0700 F5	0791 REGET	PUSH	PSW	
0701 3A 2D 0C	0792	LDA	CTLSAV	
0704 E6 EF	0793	ANI	FF-FRDY	PROTECT MEMORY
0706 CD 34 08	0794	CALL	SETCTL	
	0795 *			
0709 CD 9E 08	0796	CALL	FINDM1	CHECK FOR FETCH CYCLE
070C F1	0797	POP	PSW	GET MOVE INST
070D CD A8 08	0798	CALL	AJAM	TO SLAVE 8080
	0799 *			
0710 CD 61 08	0800	CALL	GETDIO	GET REGISTER DATA

0713	CD	88	08	0801	CALL	SSTEP		
0716	3A	2D	0C	0802	LDA	CTLSAV		
0719	F6	10		0803	ORI	FRDY	UN-PROT. MEMORY	
071B	CD	34	08	0804	CALL	SETCTL		
071E	3A	2E	0C	0805	LDA	DIOBUF		
0721	C3	0E	0B	0806	JMP	HEXA	DISPLAY DATA & RET	
				0807	*			
0724	CD	26	0B	0808	BOUT3	CALL	BOUT	
0727	CD	26	0B	0809	CALL	BOUT		
072A	C3	26	0B	0810	JMP	BOUT		
				0811	*			
				0812	*			
				0813	**	DISPLAY A CYCLE		
				0814	*			
				0815	*			
072D	CD	73	08	0816	DISPA	CALL	GETADR	GET ADDRESS
0730	CD	05	0B	0817	CALL	ADOUT	DISPLAY IT	
0733	CD	26	0B	0818	CALL	BOUT		
0736	CD	26	0B	0819	CALL	BOUT	2 SPACES	
0739	CD	61	08	0820	CALL	GETDIO	GET DIO BUS	
073C	CD	0E	0B	0821	CALL	HEXA	DISPLAY IT	
073F	CD	91	07	0822	CALL	SDECO	DISPLAY STATUS	
0742	C9			0823	RET			
				0824	*			
				0825	*			
				0826	**	START UP SLAVE PERSONALITY MODULE		
				0827	*			
				0828	*			
0743	CD	9E	08	0829	START	CALL	FINDM1	GET A FETCH CYCLE
0746	21	00	00	0830	LXI	H,0	ADDRESS 0	
0749	CD	42	09	0831	CALL	JUMP1	GO THERE	
				0832	*			
074C	3A	2D	0C	0833	LDA	CTLSAV	GET CTL BITS	
074F	E6	BF		0834	ANI	FF-PHNTM	PHANTOM LO	
0751	CD	34	08	0835	CALL	SETCTL		
0754	06	04		0836	MVI	B,4	FOUR PHASES	
0756	C5			0837	STAR1	PUSH	B	
0757	CD	6A	08	0838	CALL	GETSTA	GET STATUS	
075A	CD	2D	07	0839	CALL	DISPA	DISPLAY ALL	
075D	CD	84	0B	0840	CALL	CRLF		
0760	C1			0841	POP	B		
0761	CD	88	08	0842	CALL	SSTEP		
0764	05			0843	DCR	B	4 CYCLES ?	
0765	C2	56	07	0844	JNZ	STAR1	NO --->	
				0845	*			
0768	3A	2D	0C	0846	LDA	CTLSAV	GET CTL BITS	
076B	F6	40		0847	ORI	PHNTM	PHANTOM HI	
076D	CD	34	08	0848	CALL	SETCTL		
0770	C9			0849	RET	.	THAT'S IT !	
				0850	*			
				0851	TSTEP	EQU	\$	GENERAL BREAK POINT ROUTINE
				0852	*			
0771	CD	73	08	0853	CALL	GETADR	TEST Sol ADRS.	
0774	EB			0854	XCHG	TO DE		
0775	2A	35	0C	0855	LHLD	TADRS	TRAP ADRS	
0778	7C			0856	MOV	A,H	COMPARE ADDRESSES	
0779	BA			0857	CMP	D	HI MATCH ?	
077A	C2	8D	07	0858	JNZ	NOTRP	NO --->	
077D	7D			0859	MOV	A,L	<--- YES	
077E	BB			0860	CMP	E	LO MATCH ?	
077F	C2	8D	07	0861	JNZ	NOTRP	NOPE	
				0862	*			
0782	CD	6A	08	0863	CALL	GETSTA		

0785 E6 1F	0864	ANI	1FH	IGNORE BITS 5,6,7
0787 47	0865	MOV	B,A	GET STATUS TO B
0788 3A 48 0C	0866	LDA	BRKST	COMPARE WITH BREAK CONDITION
078B B8	0867	CMP	B	
078C C8	0868	RZ	.	FOUND IT
	0869 *			
078D CD 88 08	0870 NOTRP	CALL	SSTEP	NEXT CYCLE
0790 C9	0871	RET	NZ SET=NO MATCH	
	0872 *			
	0873 **			
	0874 **	DECODE STATUS BITS IN SBUF		
	0875 *			
	0876 *			
0791 3A 2F 0C	0877 SDECO	LDA	SBUF	GET STATUS
0794 E6 1F	0878	ANI	1FH	IGNORE BITS 5,6,7
0796 21 BB 07	0879	LXI	H,STABL	TABLE POINTER
0799 47	0880	MOV	B,A	PUT STATUS HERE
079A 0E 07	0881	MVI	C,7	ENTRY COUNT
	0882 *			
079C 7E	0883 SDEC1	MOV	A,M	GET TABLE KEY
079D B8	0884	CMP	B	STAT=KEY ?
079E CA B2 07	0885	JZ	SFIND	YES -->
	0886 *			
07A1 0D	0887	DCR	C	LAST ENTRY ?
07A2 C2 AC 07	0888	JNZ	SDEC2	NO ---->
07A5 21 27 08	0889	LXI	H,BADS <--	YES
07A8 CD 60 0B	0890	CALL	TEXTO	PRINT "BAD"
07AB C9	0891	RET		
	0892 *			
07AC 23	0893 SDEC2	INX	H	TRY
07AD 23	0894	INX	H	NEXT
07AE 23	0895	INX	H	ENTRY
07AF C3 9C 07	0896	JMP	SDEC1	
	0897 *			
07B2 23	0898 SFIND	INX	H	TO MSG ADRS.
07B3 7E	0899	MOV	A,M	
07B4 23	0900	INX	H	
07B5 66	0901	MOV	H,M	H=HI BYTE
07B6 6F	0902	MOV	L,A	L=LO BYTE
07B7 CD 60 0B	0903	CALL	TEXTO	PRINT SATAUS MSG.
07BA C9	0904	RET		
	0905 *			
	0906 **	MSG POINTER TABLE		
	0907 *			
07BB 11	0908 STABL	DB	11H	
07BC D0 07	0909	DW	INST	
07BE 10	0910	DB	10H	
07BF DE 07	0911	DW	MEMR	
07C1 00	0912	DB	0	
07C2 EC 07	0913	DW	MEMW	
07C4 18	0914	DB	18H	
07C5 FB 07	0915	DW	STKR	
07C7 08	0916	DB	8	
07C8 08 08	0917	DW	STKW	
07CA 02	0918	DB	2	
07CB 16 08	0919	DW	INPT	
07CD 04	0920	DB	4	
07CE 1E 08	0921	DW	OUTP	
	0922 *			
	0923 **	STATUS MESSAGES		
	0924 *			
07D0 20 20 49 4E	0925 INST	ASC	"	INST. FETCH/"
53 54 2E 20				

	46 45 54 43				
	48 2F				
07DE	20 20 4D 45	0926	MEMR	ASC	" MEMORY READ/"
	4D 4F 52 59				
	20 52 45 41				
	44 2F				
07EC	20 20 4D 45	0927	MEMW	ASC	" MEMORY WRITE/"
	4D 4F 52 59				
	20 57 52 49				
	54 45 2F				
07FB	20 20 53 54	0928	STKR	ASC	" STACK READ/"
	41 43 4B 20				
	52 45 41 44				
	2F				
0808	20 20 53 54	0929	STKW	ASC	" STACK WRITE/"
	41 43 4B 20				
	57 52 49 54				
	45 2F				
0816	20 20 49 4E	0930	INPT	ASC	" INPUT/"
	50 55 54 2F				
081E	20 20 4F 55	0931	OUTP	ASC	" OUTPUT/"
	54 50 55 54				
	2F				
0827	20 20 42 41	0932	BADS	ASC	" BAD STATUS/"
	44 20 53 54				
	41 54 55 53				
	2F				
		0933	*		

```

0934
0935 *
0936 *
0937 *
0938 *****
0939 ** THESE ARE THE BASIC PARASOL SUBROUTINES **
0940 *****
0941 *
0942 *
0943 ** THESE THREE MOVE DATA FROM THE ACCUMULATOR
0944 ** TO A REGISTER ON THE DEBUGGER BOARD
0945 *
0946 ** MOVE TO CONTROL REGISTER
0947 *
0834 F5 0948 SETCTL PUSH PSW SAVE ARG.
0835 32 2D 0C 0949 STA CTL SAV
0838 3E 10 0950 MVI A,OUTCTL
083A D3 FA 0951 SET1 OUT SELECT
083C F1 0952 POP PSW GET ARG.
083D D3 FD 0953 OUT DATA
083F C9 0954 RET
0955 *
0956 ** MOVE TO DIO REGISTER
0957 *
0840 F5 0958 SETDIO PUSH PSW
0841 3E 18 0959 MVI A,OUTDIO
0843 C3 3A 08 0960 JMP SET1
0961 *
0962 ** MOVE TO KEYBOARD REGISTER
0963 ** AND STROBE KDR
0964 *
0846 F5 0965 SETKBD PUSH PSW
0847 3E 00 0966 MVI A,OUTKBD
0849 D3 FA 0967 OUT SELECT SET PIE & PUS
084B F1 0968 POP PSW
084C D3 FD 0969 OUT DATA LOAD DATA
0970 *
084E 3E 10 0971 MVI A,OUTCTL
0850 D3 FA 0972 OUT SELECT SELECT CTL REG
0852 3A 2D 0C 0973 LDA CTL SAV GET CONTROL BYTE
0974 *
0855 C5 0975 PUSH B MAKE SOME ROOM
0856 06 80 0976 MVI B,KDR
0858 E6 7F 0977 ANI FF-KDR
085A D3 FD 0978 OUT DATA KDR LOW
085C B0 0979 ORA B
085D D3 FD 0980 OUT DATA KDR HIGH
085F C1 0981 POP B THANK YOU
0860 C9 0982 RET
0983 *
0984 ** THESE FOUR ROUTINES GET DATA FROM BUS OF SLAVE
0985 * AND ALSO PUT THE DATA IN A RAM BUFFER
0986 *
0987 ** FROM DIO BUS
0988 *
0861 3E 10 0989 GETDIO MVI A,INDIO SEL. DIO
0863 CD 83 08 0990 CALL GET1 GET DATA
0866 32 2E 0C 0991 STA DIOBUF SAVE IT
0869 C9 0992 RET
0993 *
0994 ** FROM STATUS LINES
0995 *
086A 3E 18 0996 GETSTA MVI A,INSTAT SEL. STATUS

```

086C CD 83 08	0997	CALL	GET1	GET DATA
086F 32 2F 0C	0998	STA	SBUF	SAVE IT
0872 C9	0999	RET		
	1000 *			
	1001 ** FROM ADDRESS BUS			
	1002 *			
0873 3E 08	1003 GETADR	MVI	A,INLOAD	
0875 CD 83 08	1004	CALL	GET1	
0878 6F	1005	MOV	L,A	L=LO ADRS
0879 3E 00	1006	MVI	A,INHIAID	
087B CD 83 08	1007	CALL	GET1	
087E 67	1008	MOV	H,A	H=HI ADRS
087F 22 30 0C	1009	SHLD	ADBUF	SAVE ADRS
0882 C9	1010	RET		
	1011 *			
	1012 ** THE THREE ABOVE CALL THIS			
	1013 *			
0883 D3 FA	1014 GET1	OUT	SELECT	POINT MULTIPLEXER
0885 DB FD	1015	IN	DATA	GET DATA
0887 C9	1016	RET		
	1017 *			
	1018 ** CALL HERE TO SINGLE STEP SLAVE			
	1019 *			
0888 3A 2D 0C	1020 SSTEP	LDA	CTLSAV	
088B E6 FD	1021	ANI	FF-STEP	
088D CD 34 08	1022	CALL	SETCTL	SET STEP LO
0890 F6 02	1023	ORI	STEP	
0892 CD 34 08	1024	CALL	SETCTL	NOW HI
0895 C9	1025	RET		
	1026 *			
	1027 ** SET ZERO IF INSTRUCTION FETCH CYCLE			
	1028 *			
0896 CD 6A 08	1029 MITST	CALL	GETSTA	STATUS TO ACC.
0899 E6 1F	1030 MCHK	ANI	1FH	IGNORE BITS 5,6,7
089B FE 11	1031	CPI	11H	M1+MEMR
089D C9	1032	RET		
	1033 *			
	1034 ** SINGLE STEP TO AN INSTRUCTION FETCH CYCLE			
	1035 ** UNLESS THIS IS ONE.			
	1036 *			
089E CD 96 08	1037 FINDM1	CALL	MITST	
08A1 C8	1038	RZ		
	1039 *			
	1040 ** ENTER HERE TO SINGLE STEP TO NEXT			
	1041 ** INSTRUCTION FETCH CYCLE			
	1042 *			
08A2 CD 88 08	1043 TILLM1	CALL	SSTEP	
08A5 C3 9E 08	1044	JMP	FINDM1	
	1045 *			
	1046 ** JAM ACCUMULATOR ONTO DIO BUS			
	1047 ** THEN SINGLE STEP.			
	1048 ** JMP TO DIBAD IF ERROR			
	1049 *			
08A8 CD 40 08	1050 AJAM	CALL	SETDIO	ACC. TO DIO BUS
08AB 47	1051	MOV	B,A	SAVE DATA
08AC 3A 2D 0C	1052	LDA	CTLSAV	GET CTL BITS
08AF E6 FB	1053	ANI	FF-JAM	DIG1 LO
08B1 CD 34 08	1054	CALL	SETCTL	JAM IT
08B4 CD 61 08	1055	CALL	GETDIO	
08B7 B8	1056	CMP	B	DIO=DATA ?
08B8 C2 A7 01	1057	JNZ	DIBAD	DIO <> DATA
	1058 *			
08BB CD 88 08	1059	CALL	SSTEP	NOW STEP

08BE	3A 2D 0C	1060	LDA	CTLSAV	
08C1	F6 04	1061	ORI	JAM	DIG1 HI
08C3	CD 34 08	1062	CALL	SETCTL	
08C6	78	1063	MOV	A,B	
08C7	C9	1064	RET		
		1065	*		
		1066	**	DEPOSIT ACCUMULATOR CONTENTS AT ADDRESS	
		1067	**	POINTED TO BY HL. KEEP REGISTERS CLEAN	
		1068	*		
08C8	E5	1069	POKE	PUSH	H
08C9	D5	1070		PUSH	D
08CA	C5	1071		PUSH	B
08CB	F5	1072		PUSH	PSW
08CC	F5	1073		PUSH	PSW
		1074	*		EXTRA COPY OF ACC
08CD	CD 9E 08	1075		CALL	FINDM1
08D0	3A 2D 0C	1076		LDA	CTLSAV
08D3	E6 FB	1077		ANI	FF-JAM
08D5	CD 34 08	1078		CALL	SETCTL
		1079	*		DIG1 ON
08D8	3E 32	1080		MVI	A,32H
08DA	CD 40 08	1081		CALL	SETDIO
08DD	CD 88 08	1082		CALL	SSTEP
08E0	7D	1083		MOV	A,L
08E1	CD 40 08	1084		CALL	SETDIO
08E4	CD 88 08	1085		CALL	SSTEP
08E7	7C	1086		MOV	A,H
08E8	CD 40 08	1087		CALL	SETDIO
08EB	CD 88 08	1088		CALL	SSTEP
		1089	*		HI ADDRESS
08EE	3A 2D 0C	1090		LDA	CTLSAV
08F1	E6 DF	1091		ANI	FF-DODSB
08F3	CD 34 08	1092		CALL	SETCTL
		1093	*		DODSBL ON
08F6	F1	1094		POP	PSW
08F7	CD 40 08	1095		CALL	SETDIO
08FA	CD 88 08	1096		CALL	SSTEP
		1097	*		GET DATA
08FD	3A 2D 0C	1098		LDA	CTLSAV
0900	F6 24	1099		ORI	DODSB+JAM
0902	CD 34 08	1100		CALL	SETCTL
		1101	*		DODSBL & DIG1 OFF
0905	F1	1102		POP	PSW
0906	C1	1103		POP	B
0907	D1	1104		POP	D
0908	E1	1105		POP	H
0909	C9	1106		RET	
		1107	*		UNSTACK EVERYTHING
		1108	**	LOAD ACCUMULATOR FROM ADDRESS POINTED TO	
		1109	**	BY HL. KEEP REGISTERS CLEAN	
		1110	*		
090A	E5	1111	PEEK	PUSH	H
090B	D5	1112		PUSH	D
090C	C5	1113		PUSH	B
090D	F5	1114		PUSH	PSW
		1115	*		STACK UP EVERYTHING
090E	CD 9E 08	1116		CALL	FINDM1
0911	3A 2D 0C	1117		LDA	CTLSAV
0914	E6 FB	1118		ANI	FF-JAM
0916	CD 34 08	1119		CALL	SETCTL
		1120	*		DIG1 ON
0919	3E 3A	1121		MVI	A,3AH
091B	CD 40 08	1122		CALL	SETDIO
					'LDA' OP CODE

091E CD 88 08	1123	CALL	SSTEP	TO CPU
	1124 *			
0921 7D	1125	MOV	A,L	LO ADDRESS
0922 CD 40 08	1126	CALL	SETDIO	
0925 CD 88 08	1127	CALL	SSTEP	TO CPU
0928 7C	1128	MOV	A,H	HI ADDRESS
0929 CD 40 08	1129	CALL	SETDIO	
092C CD 88 08	1130	CALL	SSTEP	TO CPU
	1131 *			
092F 3A 2D 0C	1132	LDA	CTLSAV	
0932 F6 04	1133	ORI	JAM	DIG1 OFF
0934 CD 34 08	1134	CALL	SETCTL	
0937 CD 61 08	1135	CALL	GETDIO	GET DATA
	1136 *			
093A F1	1137	POP	PSW	
093B C1	1138	POP	B	UNSTACK EVERYTHING
093C D1	1139	POP	D	
093D E1	1140	POP	H	
093E 3A 2E 0C	1141	LDA	DIODUF	DATA TO ACCUMULATOR
0941 C9	1142	RET		
	1143 *			
	1144 **	FORCE SLAVE Sol TO ADRS IN HL		
	1145 *			
0942 CD 9E 08	1146	JUMP1	CALL	FINDM1
0945 3E C3	1147		MVI	A,0C3H
0947 CD A8 08	1148	JUMP2	CALL	AJAM
094A 7D	1149		MOV	A,L
094B CD A8 08	1150		CALL	AJAM
094E 7C	1151		MOV	A,H
094F CD A8 08	1152		CALL	AJAM
0952 C9	1153		RET	
	1154 *			
	1155 **	INPUT PORT SELECTED BY ACCUMULATOR		
	1156 *			
0953 C5	1157	IPOINT	PUSH	B
0954 F5	1158		PUSH	PSW
0955 CD 9E 08	1159		CALL	FINDM1
	1160 *			
0958 3E DB	1161		MVI	A,0DBH
095A CD A8 08	1162		CALL	AJAM
095D F1	1163		POP	PSW
095E CD A8 08	1164		CALL	AJAM
0961 CD 61 08	1165		CALL	GETDIO
0964 C1	1166		POP	B
0965 C9	1167		RET	
	1168 *			
	1169	***** END OF BASIC ROUTINES *****		
	1170 *			
	1171 *			
0966 5E 4D 4A 4A	1172	FREMS	ASC	"^MJJ^SLAVE Sol IS FREE RUNNING.^MJ^"
5E 53 4C 41				
56 45 20 53				
6F 6C 20 49				
53 20 46 52				
45 45 20 52				
55 4E 4E 49				
4E 47 2E 5E				
4D 4A 5E				
0989 53 54 52 49	1173		ASC	"STRIKE SPACE BAR TO STOP, 'S' TO RESTART^MJ^/"
4B 45 20 53				
50 41 43 45				
20 42 41 52				
20 54 4F 20				

53 54 4F 50
2C 20 27 53
27 20 54 4F
20 52 45 53
54 41 52 54
5E 4D 4A 5E
2F

09B6 5E 4B 4A 4A
5E 53 4C 41
56 45 20 53
6F 6C 20 53
54 41 52 54
45 44 20 46
52 4F 4D 20
41 44 44 52
45 53 53 20
30 30 30 30
2E 5E 4D 4A
4A 5E 2F

09E5 5E 4D 4A 4A
5E
09EA 45 4E 54 45
52 20 42 52
45 41 4B 20
50 4F 49 4E
54 20 43 4F
4E 44 49 54
49 4F 4E 2E
5E 4D 4A 5E
20 2F

0A0C 5E 4D 57 5E
53 4C 41 56
45 20 53 6F
6C 20 52 55
4E 4E 49 4E
47 20 57 49
54 48 20 42
52 45 41 4B
20 43 4F 4E
44 49 54 49
4F 4E 20 3D
20 2F

0A3A 5E 4A 4D 4D
5E 54 59 50
45 20 27 41
27 20 54 4F
20 41 42 4F
52 54 20 20
2F

0A53 5E 4D 57 5E
42 52 45 41
4B 20 53 45
41 52 43 48
20 41 42 4F
52 54 45 44
5E 4D 4A 4D
4A 5E 2F

0A72 5E 57 4D 4D
5E 42 52 45
41 4B 20 43

1174 *

1175 STMSG ASC "^KJJ^SLAVE Sol STARTED FROM ADDRESS 0000.^MJJ^/"

1176 *

1177 BRKMS ASC "^MJJ^"

1178 BRKM1 ASC "ENTER BREAK POINT CONDITION.^MJ^ /"

1179 BRKM2 ASC "^MW^SLAVE Sol RUNNING WITH BREAK CONDITION = /"

1180 BRKM3 ASC "^JMM^TYPE 'A' TO ABORT /"

1181 *

1182 ABTMSG ASC "^MW^BREAK SEARCH ABORTED^MJMJ^/"

1183 FMSG1 ASC "^WMM^BREAK CONDITION ENCOUNTERED^JMM^/"


```

4F 4E 44 49
54 49 4F 4E
20 45 4E 43
4F 55 4E 54
45 52 45 44
5E 4A 4D 4D
5E 2F
0A98 5E 4D 4A 4A
5E 45 4E 54
45 52 20 4A
55 4D 50 20
41 44 44 52
45 53 53 5E
4D 4A 5E 2F
1184 *
1185 GOTMS ASC "^MJJ^ENTER JUMP ADDRESS^MJ^/"

1186 *
1187 REGMS ASC "^MJJ^A B C D E H L^MJ^/"

1188 *
1189 QUMES ASC "???"
1190 *
1191 COPY TSTIO.S/1
1192 *
1193 *****
1194 *** INPUT/OUTPUT INTERFACE FOR ***
1195 *** PARASOL PROGRAM ***
1196 *****
1197 *
1198 *
1199 OSOUT PUSH H DON'T ALTER IT
1200 MVI L,SOUT PAGE OFFSET
1201 JMP OSIO
1202 *
1203 OSIN PUSH H DON'T ALTER IT
1204 MVI L,SINP PAGE OFFSET
1205 *
1206 OSIO PUSH D DON'T ALTER IT
1207 MVI H,0C0H HL=ENTRY POINT
1208 LXI D,IORTN RETURN ADDRESS
1209 PUSH D TO STACK
1210 PCHL . TO ENTRY POINT
1211 *
1212 IORTN POP D DONT FORGET !
1213 POP H
1214 RET . I/O DONE
1215 *
1216 INA CALL OSIN INPUT READY ?
1217 JZ INA NO. KEEP TRYING
1218 INB ANI 7FH ELSE KILL PARITY
1219 CPI 1BH ESCAPE ?
1220 JZ 0C004H YES. BACK TO SOLOS
1221 MOV B,A ELSE
1222 ORA A CORRECT STATUS
1223 RET . WITH A & B = INPUT
1224 *
1225 INCHR CALL OSIN INPUT READY ?

0ADB E5
0ADC 2E 19
0ADE C3 E4 0A
0AE1 E5
0AE2 2E 1F
0AE4 D5
0AE5 26 C0
0AE7 11 EC 0A
0AEA D5
0AEB E9
0AEC D1
0AED E1
0AEE C9
0AEF CD E1 0A
0AF2 CA EF 0A
0AF5 E6 7F
0AF7 FE 1B
0AF9 CA 04 C0
0AFC 47
0AFD B7
0AFE C9
0AFF CD E1 0A

```

0B02 C3 F5 0A	1226	JMP	INB	TRY JUST ONCE
	1227	*		
	1228	* PRINT HL AS HEX. NUMBER		
	1229	*		
0B05 7C	1230	ADOUT	MOV A,H	HI BYTE FIRST
0B06 CD 0E 0B	1231		CALL HEXA	PRINTED IN HEX
0B09 7D	1232		MOV A,L	LO BYTE NEXT
0B0A CD 0E 0B	1233		CALL HEXA	PRINTED IN HEX
0B0D C9	1234		RET	
	1235	*		
0B0E 4F	1236	HEXA	MOV C,A	SAVE VALUE
0B0F 0F	1237		RRC	
0B10 0F	1238		RRC	
0B11 0F	1239		RRC	SWAP NIBBLES
0B12 0F	1240		RRC	
0B13 CD 17 0B	1241		CALL HEXA1	CONVERT HI NIBBLE
0B16 79	1242		MOV A,C	
	1243	*		
0B17 E6 0F	1244	HEXA1	ANI 0FH	CONVERT LO NIBBLE
0B19 C6 30	1245		ADI 48	ADD ASCII BIAS
0B1B FE 3A	1246		CPI 58	GREATER THAN 9 ?
0B1D DA 22 0B	1247		JC HEXA2	NOPE
0B20 C6 07	1248		ADI 7	YES. CONVERT TO A-F
0B22 47	1249	HEXA2	MOV B,A	
0B23 C3 DB 0A	1250		JMP OSOUT	PRINT IT & RETURN
	1251	*		
0B26 06 20	1252	BOUT	MVI B,20H	
0B28 C3 DB 0A	1253		JMP OSOUT	PRINT 1 SPACE
	1254	*		
	1255	* BINARY OUTPUT		
	1256	*		
	1257	BINOT	EQU \$	
0B2B	1258		MVI L,'0'	MARK 0 BITS
0B2B 2E 30	1259		MVI H,'1'	MARK 1 BITS
0B2D 26 31	1260	*		
	1261	BINOX	MOV E,A	VALUE TO PRINT
0B2F 5F	1262		MVI D,8	BIT COUNT
0B30 16 08	1263		CALL BOUT	A SPACE
0B32 CD 26 0B	1264	*		
	1265	BINOL	MOV A,E	
0B35 7B	1266		RLC	MSB ON LEFT
0B36 07	1267		MOV E,A	
0B37 5F	1268		MOV B,L	0 MARK
0B38 45	1269		JNC BPUT	IF BIT IS 0
0B39 D2 3D 0B	1270		MOV B,H	ELSE 1 MARK
0B3C 44	1271	BPUT	CALL OSOUT	PRINT IT
0B3D CD DB 0A	1272		CALL BOUT	ADD A SPACE
0B40 CD 26 0B	1273	*		
	1274		DCR D	8 BITS DONE ?
0B43 15	1275		RZ	YES. DONE
0B44 C8	1276	*		
	1277		MOV A,D	
0B45 7A	1278		CPI 4	ONE BYTE DONE ?
0B46 FE 04	1279		JNZ BINOL	NO. LOOP
0B48 C2 35 0B	1280		CALL BOUT	YES. ADD EXTRA SPACE
0B4B CD 26 0B	1281		JMP BINOL	LOOP
0B4E C3 35 0B	1282	*		
	1283	* PRINT HL AS BINARY NUMBER		
	1284	*		
	1285	AOUTB	PUSH D	KEEP IT CLEAN
0B51 D5	1286		MOV A,H	
0B52 7C	1287		PUSH H	
0B53 E5	1288		CALL BINOT	PRINT HI BYTE
0B54 CD 2B 0B				

0B57	E1	1289	POP	H	
0B58	7D	1290	MOV	A,L	
0B59	E5	1291	PUSH	H	
0B5A	CD 2B 0B	1292	CALL	BINOT	PRINT LO BYTE
0B5D	E1	1293	POP	H	
0B5E	D1	1294	POP	D	IT'S CLEAN
0B5F	C9	1295	RET		
		1296	*		
001F		1297	SINP	EQU	1FH
0019		1298	SOUT	EQU	19H
		1299	*		
		1300	*		
		1301	*	TEXT OUTPUT ROUTINE	
		1302	*	HL POINT TO STRING	
		1303	*	TOGGLES BETWEEN NORM. & CTL. CHARS.	
		1304	*	IE. ^M^ IS EQUIVALENT TO C/R.	
		1305	*	/ IS TERMINATOR CHAR.	
		1306	*		
		1307	*		
0B60	0B60	1308	TEXTO	EQU	\$
0B60	0E FF	1309		MVI	C,0FFH
		1310	*		
0B62	7E	1311	TEXTL	MOV	A,M
0B63	23	1312		INX	H
0B64	FE 2F	1313		CPI	2FH
0B66	C2 6A 0B	1314		JNZ	TEXT1
0B69	C9	1315		RET	.
		1316	*		
0B6A	FE 5E	1317	TEXT1	CPI	5EH
0B6C	C2 76 0B	1318		JNZ	TEXT2
		1319	*		
0B6F	79	1320		MOV	A,C
0B70	EE E0	1321		XRI	0E0H
0B72	4F	1322		MOV	C,A
0B73	C3 62 0B	1323		JMP	TEXTL
		1324	*		
0B76	A1	1325	TEXT2	ANA	C
0B77	CD 7D 0B	1326		CALL	PUT
0B7A	C3 62 0B	1327		JMP	TEXTL
		1328	*		
0B7D	C5	1329	PUT	PUSH	B
0B7E	47	1330		MOV	B,A
0B7F	CD DB 0A	1331		CALL	OSOUT
0B82	C1	1332		POP	B
0B83	C9	1333		RET	GOOD AS NEW
		1334	*		
		1335	*	PRINT CR AND LF	
		1336	*		
0B84	3E 0D	1337	CRLF	MVI	A,0DH
0B86	CD 7D 0B	1338		CALL	PUT
0B89	3E 0A	1339		MVI	A,0AH
0B8B	CD 7D 0B	1340		CALL	PUT
0B8E	C9	1341		RET	
		1342	*		
		1343	**	THE END OF TSTIO.S**	
		1344		COPY	UTIL.S/1
		1345	*		
		1346	*		
		1347	**	UTILITY ROUTINES	
		1348	*		
		1349	*	CONVERT ASCII STRING POINTED TO	
		1350	*	BY DE TO BINARY VALUE IN HL.	
		1351	*	NZ SET = ERROR.	

	1352 *				
0B8F 21 00 00	1353 SHEX1	LXI	H,0		CLEAR IT
0B92 0E 05	1354	MVI	C,5		
0B94 1A	1355 SHE2	LDAX	D		GET CHAR.
0B95 FE 20	1356	CPI	20H		SP ?
0B97 C8	1357	RZ	DONE		
0B98 FE A0	1358	CPI	0A0H		CURSOR ?
0B9A C8	1359	RZ	DONE		
0B9B 0D	1360	DCR	C		5TH BYTE
0B9C CA BF 0B	1361	JZ	SHERR		TOO MANY !
0B9F 29	1362	DAD	H		
0BA0 29	1363	DAD	H		SHIFT
0BA1 29	1364	DAD	H		HL LEFT
0BA2 29	1365	DAD	H		4 BITS
0BA3 CD B5 0B	1366	CALL	HCOV2		ASCII TO HEX
0BA6 D2 BF 0B	1367	JNC	SHERR		
0BA9 85	1368	ADD	L		
0BAA 6F	1369	MOV	L,A		WITH NEW BYTE
0BAB 13	1370	INX	D		TO NEXT CHAR
0BAC 7B	1371	MOV	A,E		PAST END
0BAD E6 3F	1372	ANI	3FH		OF LINE ?
0BAF CA BF 0B	1373	JZ	SHERR		---> YES
0BB2 C3 94 0B	1374	JMP	SHE2		
	1375 *				
0BB5 D6 30	1376 HCOV2	SUI	48		ASCII BIAS
0BB7 FE 0A	1377	CPI	10		
0BB9 D8	1378	RC	.		< 9
0BBA D6 07	1379	SUI	7		ALPHA BIAS
0BBC FE 10	1380	CPI	10H		
0BBE C9	1381	RET			
	1382 *				
0BBF AF	1383 SHERR	XRA	A		
0BC0 3C	1384	INR	A		
0BC1 C9	1385	RET	.		NZ SET=ERROR
	1386 *				
	1387 *				
	1388 **	SKIP TO NEXT ARG. ON RETURN			
	1389 **	Z SET=PAST END OF LINE			
	1390 *				
0BC2 06 0F	1391 SKIP	MVI	B,15		
0BC4 7E	1392 SKIP1	MOV	A,M		GET CHAR
0BC5 E6 7F	1393	ANI	7FH		KILL CURSOR
0BC7 FE 20	1394	CPI			SPACE ?
0BC9 CA D2 0B	1395	JZ	SKP2		---> YES
0BCC 23	1396	INX	H		NEXT CHAR.
0BCD 05	1397	DCR	B		TOO FAR ?
0BCE C8	1398	RZ	.		YES ---> Z SET=ERROR
0BCF C3 C4 0B	1399	JMP	SKIP1		TILL SPACE FOUND
	1400 *				
0BD2 23	1401 SKP2	INX	H		NEXT CHAR.
0BD3 05	1402	DCR	B		TOO FAR ?
0BD4 C8	1403	RZ	.		YES ---> Z SET=ERROR
0BD5 7E	1404	MOV	A,M		GET CHAR
0BD6 E6 7F	1405	ANI	7FH		KILL CURSOR
0BD8 FE 20	1406	CPI			SPACE ?
0BDA CA D2 0B	1407	JZ	SKP2		---> TILL NON-SPACE FOUND
0BDD C9	1408	RET	NZ SET=OK		
	1409 *				
	1410 **	GET AN INPUT LINE			
	1411 *				
0BDE CD EF 0A	1412 GCLIN	CALL	INA		WAIT FOR CHAR
0BE1 FE 0D	1413	CPI	0DH		CR ?
0BE3 C8	1414	RZ	.		YES ---> GOT A LINE

0BE4 FE 0A	1415	CPI	0AH	LF ?
0BE6 CA DE 0B	1416	JZ	GCLIN	IGNORE IT
0BE9 FE 18	1417	CPI	18H	CANCEL ?
0BEB C2 F4 0B	1418	JNZ	DELL	NO --->
0BEE CD 01 0C	1419	CALL	CANCL	ERASE LINE
0BF1 C3 DE 0B	1420	JMP	GCLIN	TRY AGAIN
0BF4 FE 7F	1421 DELL	CPI	7FH	DEL ?
0BF6 C2 FB 0B	1422	JNZ	ECHO	NO --->
0BF9 06 5F	1423	MVI	B,5FH	SUBSTITUTE BS
0BFB CD DB 0A	1424 ECHO	CALL	OSOUT	
0BFE C3 DE 0B	1425	JMP	GCLIN	
	1426 *			
0C01 06 0D	1427 CANCL	MVI	B,0DH	
0C03 CD DB 0A	1428	CALL	OSOUT	GOBBLE TO END
0C06 06 0D	1429	MVI	B,0DH	
0C08 CD DB 0A	1430	CALL	OSOUT	GOBBLE THE REST
0C0B C9	1431	RET		
	1432 *			
	1433 ** GET LINE ADRS. TO SADRS			
	1434 *			
0C0C 3A 09 C8	1435 GSAD	LDA	0C809H	LINE POS.
0C0F 6F	1436	MOV	L,A	
0C10 3A 0A C8	1437	LDA	0C80AH	TEXT OFFSET
0C13 85	1438	ADD	L	
0C14 0F	1439	RRC		
0C15 0F	1440	RRC		
0C16 47	1441	MOV	B,A	
0C17 E6 C0	1442	ANI	0C0H	FOR START OF LINE
0C19 6F	1443	MOV	L,A	
0C1A 78	1444	MOV	A,B	
0C1B E6 03	1445	ANI	3	
0C1D C6 CC	1446	ADI	0CCH	
0C1F 67	1447	MOV	H,A	
0C20 22 32 0C	1448	SHLD	SADRS	SAVE ADRS
0C23 C9	1449	RET		
	1450 *			
	1451 ** GET CURSOR POS. TO CPOS			
	1452 *			
0C24 3A 08 C8	1453 GCPOS	LDA	0C808H	NCHR
0C27 32 34 0C	1454	STA	CPOS	
0C2A C9	1455	RET		
	1456 *			
	1457 ** END OF UTIL.S **			
	1458 *			
	1459 *			
0C2B	1460 END	EQU	\$	
0C2B 00	1461 SUM1	DB	0	
0C2C A6	1462 SUM2	DB	0A6H	CORRECT CHECKSUM
	1463 *			
	1464 *			
	1465 ** RAM AREA FOLLOWS **			
	1466 *			
	1467 *			
0C2D	1468 CTLSAV	DS	1	COPY OF CTL REG.
0C2E	1469 DIOBUF	DS	1	CURRENT DIO BUS
0C2F	1470 SBUF	DS	1	CURRENT STATUS
0C30	1471 ADBUF	DS	2	CURRENT ADRS. BUS
0C32	1472 SADRS	DS	2	SCREEN LINE ADRS.
0C34	1473 CPOS	DS	1	CURSOR POSITION
0C35	1474 TADRS	DS	2	TRAP ADRS
0C37	1475 SFLAG	DS	1	G.P. FLAGS
0C38	1476 CBUFF	DS	16	BREAK CYCLE NAME
0C48	1477 BRKST	DS	1	BREAK STATUS MASK
0C49	1478 CYNUM	DS	1	BREAK OPREATION #
	1479 *			

SECTION 5

OPERATING INSTRUCTIONS

5.1 INTRODUCTION

This section describes how to connect the ParaSol Debugger to the master and slave Sols and how to operate the Debugger Program. Some of the terminology used in this section is explained in the Hardware Theory of Operation section. If you have not read the Hardware Theory of Operation, please do so at this time, then return to this section. Refer to the Software Theory of Operation section for flow charts, source listings, and additional information on the routines that make up the Debugger Program.

5.2 SYSTEM CONFIGURATION

The master Sol should be a unit that you have as much confidence in as possible. If the master Sol has a bug that causes the Debugger Program to incorrectly identify errors or ignore errors, much time could be wasted on a wild goose chase. A Sol which reliably runs the Helios Disk System, or large BASIC programs would make a good master Sol. If the parallel interface has never been checked, the Debugger Board test programs in Section 2, Assembly and Hardware Checkout, can be used to test it.

5.3 OPERATING INSTRUCTIONS

(Refer to Fig. 2-1, ParaSol Debugger System Interconnect Diagram.)

1. Be sure power is OFF in both Sols.
2. Position the Sol to be debugged alongside the master Sol.
3. Plug the 25-pin connector J2 on the cable adapter board into the parallel interface connector of the master Sol. Remember that since there is a difference between the signal connections to the parallel interface between revision D and revision E Sols, the correct configuration plug must be installed in J3 of the cable adapter board or the master Sol must be a revision E unit. For details see Section 2.2.2, Installation of Sol Rev Level Configuration Socket.
4. If the Sol to be debugged does not have the backplane installed, plug the Debugger Board into the 100-pin S-100 Bus connector on the Sol P.C. with the component side of the Debugger toward the power connector of the Sol P.C.
5. Connect the 5-pin molex backplane power connector of the Sol to the J3 auxilliary power connector on the debugger board.
6. If the Sol to be debugged has the backplane installed, plug the Debugger Board into the 100-pin S-100 Bus connector mounted vertically on the top of the backplane. Be sure the component side of the Debugger board is facing toward the keyboard. Also be sure the backplane power cable is connected to the backplane.

7. Disconnect the keyboard cable of the slave Sol from the keyboard and remove the keyboard assembly. The keyboard cable should extend from the connector on the Sol P.C. toward DIP switch S1. Be sure the keyboard cable DOES NOT extend toward the Debugger Board. Plug the free end of the keyboard cable into the J2 20-pin connector on the Debugger board so the flat cable extends upward from the J2 connector. Be sure the cable DOES NOT extend downward from the connector. See Figure 5-1 for an illustration of the proper keyboard cable orientation.

WARNING. INCORRECT INSTALLATION OF THE KEYBOARD CABLE CAN DAMAGE ICs!




Fig. 5-1. Orientation of Debugger Cable Connections.

8. Remove the phantom jumper from the slave Sol. It is located between U64 and U77 on the Sol PC, and connects between points F and G. During the tests the Debugger Board controls the PHANTOM signal. Do not forget to reinstall the phantom jumper when the Debugger is removed.

9. Check that the same personality module version is installed in the master and slave Sols. The Debugger Program makes a byte for byte comparison of the two personality modules. If different modules are installed an error message will be generated when no problem exists.

10. Apply power to the master and slave Sol.

5.4 THE DEBUGGER PROGRAM

5.4.1 PROGRAM LOADING INSTRUCTIONS

The tape cassette provided with the ParaSol Debugger contains the Debugger Program in both source code and machine code. The machine code version loads into memory at address 0. The source code is split up into 3 files compatible with the PTDOS EDIT and ASSM commands. See the Software Theory of Operation, Section 4, for the procedure used to load the source files and convert them into PTDOS files.

1. To load the machine-code version of the Debugger Program, set up the master Sol with a cassette recorder as described in the Sol Systems Manual, Section 7.
2. Insert the cassette into the recorder with the label up. Be sure the tape is rewound.
3. Set the volume control to the middle of its range, and set the tone control for maximum treble.
4. Depress the PLAY lever.
5. Type the command: XEQ PDEBUG

The program will automatically load and begin execution at address 0.

6. To restart the program from the beginning, execute address 0. Before the actual Debugger Program starts, a checksum routine verifies that the program is correctly loaded into memory. If the program is incorrectly loaded, it attempts to display an error message and return control to SOLOS. If the program is correctly loaded it will display this message:

Processor Technology Corp.

ParaSol Debugger Program

Rev. A

TESTS IN PROGRESS...

5.4.2 THE TEST MODE (DESCRIPTION OF TEST ROUTINES)

The debugger program is now performing a series of tests on the slave Sol. If an error is detected the program will stop and display a message describing the error, otherwise the program will enter the trace mode and start up the personality module program in the slave Sol.

The test routines which the Debugger Program performs will now be described. Flow charts in Section 4, Software Theory of Operation, will aid in understanding the routines and diagnosing the problem when an error is detected. Reference to the source listing in the same section can be of help.

1. CONTROL SIGNAL TEST ROUTINE

This routine tests the signals which the Debugger Board uses to control the slave Sol. The XRDY signal is exercised, and a reset of the slave Sol is performed. Then the Address and Status signals are checked for the correct levels following a reset. $\overline{\text{DIGI}}$ (low active) is exercised and the Debugger attempts to jam all DIO lines low. Following a single step sequence, the address lines are checked for the address 0001 (hex). If an error occurs, the program will stop with the buses in a static state so that signals can be easily traced.

2. DIO BUS TEST ROUTINE

This routine activates the $\overline{\text{DIGI}}$ and $\overline{\text{DO DSBL}}$ (low active) signals, then jams a pattern onto the DIO bus. The pattern starts at 0 and increments to FF (hex). For each pattern the DIO bus is checked. If an error occurs, the program will stop and display the error, and the buses will be in a static state. If the DIO bus is good, $\overline{\text{DIGI}}$ and $\overline{\text{DO DSBL}}$ (low active) will go inactive at the conclusion of the test.

3. ADDRESS BUS TEST ROUTINE

This test routine utilizes a jump instruction to place a marching pattern on the address bus of the slave Sol. The pattern begins with all zeros; then first A0, then A1, then A2, etc., fill with ones. When all address lines are one, A0, then A1, then A2, etc., fill with zeros until all address lines are zero. For each pattern the address bus is checked, and if an error occurs it will be displayed, and the buses will be in a static state.

4. INT BUS AND PERSONALITY MODULE TEST ROUTINE

Using the PEEK subroutine in the Debugger Program, this routine compares each byte of the personality module in the master Sol with the personality module in the slave Sol. If the two bytes do not match, The address and the data in both modules are displayed, and the buses are in a static state. Since the INT bus is in the data path between the personality module and the Debugger Board, failures during this test could be caused by a bad INT bus or a bad personality module.

5. KEYBOARD INTERFACE TEST ROUTINE

This routine uses the keyboard register on the Debugger Board to test the keyboard interface of the slave Sol. An incrementing pattern as in the DIO bus test is used. If an error is encountered it is displayed and the buses are in a static state.

6. VIDEO RAM TEST ROUTINE

This routine uses the PEEK and POKE subroutines to perform a 1K memory test on the RAM at CC00 (hex). When an error is encountered it is accumulated with any other errors until the test is completed. Then if any errors occurred, a row of Xs and Gs is displayed. One X or G for

each bit of the memory. Bit 7 is on the left and bit 0 is on the right. Bits marked with a G tested good, bits marked with an X tested bad. Each RAM IC contains 1 bit of the memory; thus bad RAMS are easily identified. For example, if the display is:

G X G G G G G X

Bits 6 and 0 are bad. The bad ICs are U20, and U14.

If the error is not caused by a bad RAM, the problem is more difficult to isolate. Familiarity with the signals on the RAM pins while the test is running will help with these kinds of problems. Running this test on a good Sol for comparison is worthwhile.

7. SYSTEM RAM TEST ROUTINE

The only difference between this routine and the Video RAM Test is that this test is run on system RAM at C800 (hex).

5.4.3 THE TRACE MODE

If the Test Mode does not detect any errors, the Debugger program enters the Trace Mode. This mode can be used to help diagnose problems which occur during the operation of the personality module program. It could also be used as a general program debugging tool. During the trace mode, individual machine cycles are displayed as the Debugger single steps through a program. Each line of the display presents the data on the buses for the cycle currently being executed. For example:

CC00 20 MEMORY WRITE

The address bus currently contains CC00 hex, the DIO bus contains 20 hex, and the 8080 is performing a memory write cycle.

SPEED CONTROL. When the Trace Mode is entered, a new cycle is displayed each time the space bar is depressed. The number keys 1 to 9 can be used to single step at variable rates. When the 1 key is depressed the Debugger will single step at the fastest rate. Depressing the next higher numbered key cuts the display rate in half until 9 sets the slowest rate. Depressing the space bar sets the display speed to one line at a time.

COMMAND KEYS. During the trace mode, six keys are used to control the operation of the program.

- [S] Striking the S key causes the program to start up the personality module program in the slave Sol. It is equivalent to a reset operation.
- [F] Striking the F key causes the Debugger to release the bus of the slave Sol. The slave free runs at full speed until the space bar is depressed to stop the slave and return to the normal trace mode. Alternately, the S key may be depressed to reset the slave and return to the normal trace mode.

[J] Striking the J key allows you to force the slave Sol to jump to any address. The program will ask for an address; then when the return key is depressed, a jump instruction will be jammed onto the bus of the slave Sol.

[B] Striking the B key allows you enter a break point condition, then the debugger program will rapidly single step the slave Sol without displaying cycles until the break point condition is met.

When the program requests a break point condition, one of 5 different conditions (as follows) may be specified by typing the name of the cycle, and a memory or I/O port address. <address> is a hex number between 0 and FFFF. <port> is a hex number between 0 and FF.

1. FETCH <address> The break occurs when an instruction is fetched from the address specified.
2. READ <address> The break occurs when a memory read cycle accesses the address specified. Fetching an instruction is not considered a memory read cycle.
3. WRITE <address> The break occurs when a memory write cycle accesses the address specified.
4. INPUT <port> The break occurs when an input cycle accesses the port specified.
5. OUTPUT <port> The break occurs when an output cycle accesses the port specified.

For example, if you wanted to let the slave Sol run until the last screen address location is cleared you would type: WRITE CFFF

Then strike the return key. The slave Sol will run until the write-to-address-CFFF causes a break to occur. The slave Sol will then be stopped and the normal trace mode will be restored.

[C] Striking the C key will cause the Debugger program to single step rapidly without displaying cycles until the most recently entered break point condition is met. This command allows you to step through a looping program segment without having to describe the break-point condition each time.

[R] Striking the R key during the trace mode causes the program to display the registers of the 8080 in the slave Sol. The display looks like this:

A	B	C	D	E	H	L
12	34	56	78	9A	01	23

SECTION 6


DRAWINGS

Fig. 6-1 ParaSol Debugger PCB Assembly

Fig. 6-2 ParaSol Adapter PCB Assembly

Fig. 6-3 ParaSol Adapter Foil Pattern

Fig. 6-4 ParaSol Debugger PCB Schematic




©1978 By Processor Technology Corp.

PIN 1 - COMP. SIDE
PIN 51 - SOLD. SIDE

ASSY 900043 REV


NOTES:
 ▲ MARK REV LETTER IN APPROXIMATE AREA SHOWN.
 ▲ APPLY HEATSINK COMPOUND UNDER U13



SEE SEPARATE BILL OF MATERIAL

Fig. 6-1 ParaSol Debugger PCB Assembly

Fig. 6-2 Parasol Adapter PCB Assembly







Fig. 6-3 ParaSol Adapter Foil Pattern




Fig. 6-4 ParaSol Debugger PCB Schematic