Publication Number 29-280R01

M80-000 and M80-001
MODEL 80
MAINTENANCE MANUAL

Consists Of:

GENERAL DESCRIPTION		
	General Description	29-280A12
PROCESSOR		
	Processor Installation Specification	01-053A20
	Processor Maintenance Specification	01-053R01A21
MEMORY		
	Memory Maintenance Specification	02-247A21
MEMORY PROTECT		
	Memory Protect Controller Programming Specification	02-248A22
	Memory Protect Controller Installation Specification	02-248A20
	Memory Protect Controller Maintenance Specification	02-248A21
SELECTOR CHANNEL		
	Selector Channel Installation Specification	02-232M01A20
	Selector Channel Maintenance Specification	02-232M01A21
POWER SYSTEM		
	Power System Description	02-261A12
DRAWINGS		
	Model 80 Processor (Reference)	01-053D08
	Cable Information	01-051R03C12
	Central Processing Unit Schematic	35-403R12D08
	Arithmetic Logic Unit Schematic	35-404R06D08
	Input/Output Unit Schematic	35-405R09D08
	Input/Output Unit Locator	35-405R05C12
	Input/Output Unit Locator (M01)	35-405M01D12
	Selector Channel Schematic	02-232M01D08
	Memory Bank Controller Schematic	35-407R07D08
	Memory Storage Unit Schematic	02-247R09D08
	Memory Protect Schematic	02-248R01D08
	Memory Protect Locator	35-408R01D03
	Model 80 Memory Power Supply Schematic	34-014R03D08
	50 Ampere Power Supply Schematic	34-015R02D08
	Power Supply Installation Information	02-261C12
	External Battery Information	39-019C20
	Display Panel Schematic	09-051R07D08

INTERDATA®

2 Crescent Place, Oceanport, New Jersey 07757

April 1973

29-280R03S-1-4
(1893, 1905)
(1781)
(1918, 1919, 1964)
(1968, 2014, 2018)
(2028, 2047) (2060)

SUPPLEMENT TO MODEL 80 MAINTENANCE MANUAL

Publication Number 29-280R01

Publication Number 29-280R03 consists of a 29-280R01 Manual and this Supplement.

In General Description 29-280A12, Appendix 1, add:

NOTE

This is a comprehensive list of parts used in INTERDATA equipment. All parts are not used in every system. These parts may or may not be in your particular Processor.

In 01-053R01A21, Sheet 34, Change "AS011" to "AS001".

On Sheet 35, fourth line from top should read:

"IF (AWRT0 AZR01 RZR01) B00:15→0, A00:15→0

In 02-247A21, Sheet 22, Change:



In 02-247A21, Sheet 39, Paragraph 17.1:

Voltage Adjustments should be:

	P15	P22	P5	P5S
1.	15.3*	21.0	5.10	5.10
2.	15.5*	21.0	5.10	5.10
3.	15.4	19.5*	5.10	5.10
4.	15.4	22.5*	5.10	5.10
5.	15.4	21.0	4.85*	5.10
6.	15.4	21.0	5.35*	5.10
7.	15.4	21.0	5.10	4.85*
8.	15.4	21.0	5.10	5.35*
Normal	15.4	21.0	5.10	5.10

In 35-403R10D08, Sheet 1, Area FG1, Change Mnemonics TREPO to TWDTHO and TWDTHO to TREPO.

Sheet 3, Area M2 on 14K: Add Pin 6 designation:



In 35-404R06D08, Sheet 7, Area L4 and 5, Change Mnemonics TREPO to TWDTHO and TWDTHO to TREPO.

Add ACU Component Locator, Sheets 10 and 11 of 35-404D08 and CPU Component Locator, Sheets 11 and 12 of 35-403D08 to manual.

In 02-247A21, Sheet 34, Figure 19: Delete numbers on the four lines between (A)(B) Chip Select Drivers and (A)(B) Half MOS Chip Array.

In 02-247A21, Sheet 39, Paragraph 19.1, in the first and third lines and in Figure 23 title, change 11-127 to 28-015.

Replace Functional Schematic 02-247R09D08 by 02-247R10D08.

In Functional Schematic 34-014R03D08, Sheet 1, change R135 from 7.5K to 12.7K.

Replace Functional Schematic 35-407R07D08 by 35-407R12D08

On Functional Schematic 09-051R07D08: Sheet 1, Area C5: Change SWITCH SW21 PIN DESIGNATIONS as follows:

SW21-03 to SW21-1W	
07	05W
11	09W
00	01
02	03
SW21-04 to SW21-05	
05	06
06	07
08	09
09	10
10	11

Show unused terminals, 04, 08, 12

On Functional Schematic 09-051R07D08, Sheet 1, Area BC8, remove two gates labeled "NOT USED"

On Functional Schematic 02-247R09D08 change the "M01" notation to read "M01 and M02" in the following eight places:

Sheet 1 Area H9, Area A5, Area C5
Sheet 3 Area L5, Area M7
Sheet 4 Area A1
Sheet 5 Area A1
Sheet 7 Area 9F

On Functional Schematic 35-403R12D08 Sheet 3 Area JK1, replace 07J part number with:

NOTE 1
M80 CPU - 07J is 19-047F70
M60 CPU - 07J is 19-084F66

On Functional Schematic 35-404D08 Sheet 0, Area J8, in P. C. Board latest revision box add the notation:

35-404M01

On Functional Schematic 35-404D08, Sheet 9, remove "F" vari numbers from all units on this sheet.
Add 'see table' note above IC 18D and table below:

Add Installation Specification 02-261A20 to manual.

Add Kit Information 39-021C12 to manual.

POS	VARIATION OF 19-084 USED MOD 80	MOD 60
18A	F01	F34
17A	F02	F35
16A	F03	F36
15A	F04	F37
14A	F05	F38
21A	F06	F39
20A	F07	F40
19A	F08	F41
18B	F09	F42
17B	F10	F43
16B	F11	F44
15B	F12	F45
14B	F13	F46
21B	F14	F47
20B	F15	F48
19B	F16	F49
18C	F17	F50
17C	F18	F51
16C	F19	F52
15C	F20	F53
14C	F21	F54
21C	F22	F55
20C	F23	F56
19C	F24	F57
18D	F25	F58
17D	F26	F59
16D	F27	F60
15D	F28	F61
14D	F29	F62
21D	F30	F63
20D	F31	F64
19D	F32	F65

On Functional Schematic 35-405D08,Sheet 6, Area M8, add 'see Note 2' above 00E. Add Note 2

Connect 00E - 13 to 'B151' - Model 80
Connect 00E - 11 to X5 (108-3) Model 60

NOTE

DO NOT USE I/O DEVICE NUMBER X'05' IN YOUR SYSTEM FOR ANYTHING OTHER THAN A LOADER STORAGE UNIT CONTROLLER. DEVICE NUMBER X'05' IS RESERVED FOR THE LSU CONTROLLER, A DEVICE WHICH IS TREATED SPECIALLY BY THE HARDWARE ON POWER-UP OR INITIALIZE SEQUENCES, WHICH AUTOMATICALLY LOADS A NEW PSW AND UP TO 2048 BYTES OF MAIN MEMORY. THE HARDWARE ASSUMES IF DEVICE NUMBER X'05' EXISTS IN A SYSTEM THAT IT IS AN LSU AND THE AUTOMATIC PSW AND MEMORY LOAD SEQUENCE OCCUR ON POWER UP. ACCORDINGLY, EXTRAORDINARY RESULTS CAN OCCUR IF DEVICE NUMBER '05' IS ASSIGNED TO ANY OTHER DEVICE CONTROLLER.

QUICK REFERENCE INDEX

To aid in quickly locating a particular section, the index marks on the edge of this page are aligned with similar marks at the beginning of each section.

GENERAL DESCRIPTION

MODEL 80
GENERAL DESCRIPTION

Contents

ILLUSTRATIONS

MODEL 80
GENERAL DESCRIPTION

The Model 80 combines advanced circuitry and packaging designs to give the user a price/performance optimized machine. The Model 80 is completely upward compatible with INTERDATA Model 3, 4, 5 and 70 Processor user instructions, interrupt handling, input/output formats and control sequencing. Because of this compatability, the Model 80 can use the wide range of existing software and peripheral devices.

The Model 80 offers a comprehensive set of 113 instructions making the system both easy to program and efficient to operate. Through multi-function instructions and direct addressing, coding and debugging time is reduced to a minimum.

Memory is addressable to the eight-bit byte level. Memory is expandable from the basic 16,384 bytes to 65,536 bytes. All memory is directly addressable with the primary instructions, no paging or indirect addressing is required. Of the 16 (16-bit) General Registers used as Accumulators, 15 can also be used as Index Registers. Register-to-Register instructions permit operations between any of the 16 General Registers, eliminating redundant loads and stores.

The Protect Mode of the Model 80 enables Memory Protect and detection of Privileged instructions, and can be activated under program control. This mode is invaluable in process control, data communication, and time-sharing operations to guarantee that a running program cannot interfere with the integrity of the system.

The Model 80 also provides a flexible Input/Output system in addition to conventional means of programmed I/O. In the Automatic I/O Service Mode, the Processor acknowledges all I/O interrupts and automatically performs much of the overhead prior to activating the Interrupt Service Routine. In conjunction with the Automatic I/O Service, an I/O Channel can perform data transfers and signal counting without interrupting the running program until the specified sequence is completed.

Up to four Direct Memory Access Channels (DMAC) can be added to a Model 80 Memory System. These channels operate over a private Memory Bus through a Direct Memory Access Port which is built into the Memory Controller. Two types of Direct Memory Access Channels can be used with the Model 80 System: The Selector Channel, which permits direct data transfer between any standard oriented INTERDATA device controller and memory; and the Direct Memory Access Channel custom designed by the user for special applications.

2. SCOPE

This specification is intended to enable the digital technician to understand the INTERDATA documentation system. Number Notation, the Part Numbering System, and the Drawing System are described. Illustrations are provided to help understand these systems. Other publications which may be of interest to Model 80 users are shown in Table 1.

A cross reference between INTERDATA part numbers and standard industry part numbers for the ICs and transistors is found in Appendix 1.

TABLE 1. RELATED PUBLICATIONS

Title	Publication Number
Universal Clock Instruction Manual	29-265
Users Handbook	29-261
Model 80 Maintenance Manual	29-280*
Multiplexor Bus Buffer Instruction Manual	29-267
8 Line Interrupt Module Instruction Manual	29-268

*This General Description is a part of 29-280.

3. BLOCK DIAGRAM

A Model 80 simplified block diagram is shown in Figure 1. The basic Model 80 is a 16-bit digital computer contained on 5 PC boards:

Part No.	Description	Card File Position
35-406	Memory Storage Unit	3
35-407	Memory Bank Controller	4
35-405	IOU Board	5
35-404	ALU Board	6
35-403	CPU Board	7



Figure 1. Model 80 Simplified Block Diagram

4. DOCUMENTATION

This section describes the style and conventions used with INTERDATA documentation.

4.1 Number Notation

The most common form of number notation used in INTERDATA documentation is hexadecimal notation. In this system, groups of four binary digits are represented by a single hexadecimal digit. Table 2 lists the hexadecimal characters employed.

TABLE 2. HEXADECIMAL NOTATION DATA

Binary	Decimal	Hexadecimal	Binary	Decimal	Hexadecimal	Binary	Decimal	Hexadecimal
0000	0	0	0110	6	6	1100	12	C
0001	1	1	0111	7	7	1101	13	D
0010	2	2	1000	8	8	1110	14	E
0011	3	3	1001	9	9	1111	15	F
0100	4	4	1010	10	A			
0101	5	5	1011	11	B			

To differentiate between decimal and hexadecimal numbers, hexadecimal numbers are preceded by the letter "X", and the number is enclosed in single quotation marks. Examples of hexadecimal numbers are: X'1234', X'2EC6', X'A340, X'EEFA', and X'10B9'.

4.2 Part Numbering System

INTERDATA parts, drawings, and publications employ a common numbering system. The part number and drawing numbers for drawings which describe the part are related. The publication number is also often related to the part number of the device or program described. Figure 2 shows the format used for INTERDATA part numbers. The fields are described in the following paragraphs.



Figure 2. Part Number Format

4.2.1 Category Field. The two-digit Category number indicates the broad class or category to which a part belongs. Typical examples of category number assignments are:

01 - Basic Hardware Systems

02 - Basic Hardware Expansions

03 - Basic Software Systems

04 - Basic Software Packages

05 - Micro-Programs

06 - Test Programs

07 - Subroutines of General Utility

10 - Spare Parts Packages

12 - Card File Assemblies

13 - Panels

17 - Wire and Cables

19 - Integrated Circuits

20 - Transistors

27 - Peripheral Equipment

29 - Manuals

34 - Power Supplies

35 - Assembled Printed Circuit Boards

36 - Electro-Mechanical Devices

4.2.2 Sequence Field. The Sequence number identifies a particular item within the category. Sequence numbers are assigned serially, and have no other significance.

NOTE

The Sequence Field, like all other part number fields, may be lengthened as required. The field lengths shown on Figure 2 are minimum lengths (insignificant zeros must be added to maintain these minimums).

4.2.3 Manufacturing Variation Field. The optional Manufacturing Variation Field consists of the letter "M" followed by two digits.

NOTE

A part number must contain a Category number and a Sequence number. All other fields are optional.

The M Field is used to distinguish between parts which are electrically and mechanically equivalent (interchangeable), but which vary in method of manufacture. For example, if leads are welded instead of soldered on an assembly, the M Field changes.

An important exception to the meaning of the M Field exists for categories related to software. Here the M Field number, when used, indicates the form in which a particular program is presented. For example, define a program as a set of machine instructions. These same identical instructions may be presented on punched cards, paper tape, or magnetic tape; and for any of these they could be in symbolic form. Thus, there are many ways to represent the same identical program. These ways are identified by the M Field numbers as follows:

M01 - Symbolic Punched Cards
M02 - Relative Binary Punched Cards
M03 - Absolute Binary Punched Cards
M04 - Symbolic Magnetic Tape
M05 - Relative Binary Magnetic Tape
M06 - Absolute Binary Magnetic Tape
M07 - Symbolic Punched Paper Tape
M08 - Relative Binary Punched Paper Tape
M09 - Absolute Binary Punched Paper Tape
M10 - Bootstrap Binary Object Punched Paper Tape
M11 - Read-Only-Memory (ROM) Absolute Binary Object Punched Paper Tape
M12 - ROM Wiring and Test Set (ROMWATS) Wiring Punched Paper Tape
M13 - ROMWATS Check Punched Paper Tape
M14 - Eight-Bit Paper Tape
M15 - DROM Absolute Binary Object Punched Paper Tape
M16 - Relocatable Non-Zoned Loader Format Paper Tape
M17 - Absolute Non-Zoned Loader Format Paper Tape
M18 - Non-Zoned Established Task Object Tape

4.2.4 Functional Variation Field. The optional Functional Variation Field consists of the letter "F" followed by two digits. The F Field is used to distinguish between parts which are not necessarily electrically or mechanically equivalent, but which are described by the same set of drawings. For example, a power supply may be strapped internally to operate on either 110 VAC or 220 VAC. Except for this strap, all power supplies of this type are identical. Therefore, strapping option is easily described by a note on the assembly and test specification drawings.

4.2.5 Revision Field. The optional Revision Field consists of the letter "R" followed by two digits. The R Field is used to indicate minor electrical or mechanical changes to a part which do not change the part's original character. R Field changes often reflect improvements. A part with a revision level HIGHER than the one specified will work. A part with a revision level LOWER than specified should not be used.

4.2.6 Drawing Field. The optional Drawing Field consists of a letter from "A" to "E" followed by two digits. The letter indicates the size of the original drawing. The sizes for each letter are:

A - $8\frac{1}{2}$" X 11"
B - 11" X 17"
C - 17" X 22"
D - 22" X 34"
E - 34" X 44"

The two digits indicate the drawing type as follows:

01 - Parts List
02 - Machine Details
03 - Assembly Details
05 - Art Details
06 - Wire Run List
08 - Schematic
09 - Test Specification
10 - Purchase Specification
11 - Bill of Material
12 - Information
13 - Program Listing
14 - Abstracts
15 - Program Description
16 - Operating Instructions
17 - Program Design Specification
18 - Flow Charts
19 - Product Specification
20 - Installation Specification
21 - Maintenance Specification
22 - Programming Specification

4.2.7 Examples. The following list provides some examples of the part numbering system. The numbers were arbitrarily selected, and in most cases are fictitious.

35-060	The 60th printed-circuit board assigned a part number under this system.
35-060M01	A printed circuit board electrically and mechanically interchangeable with the 35-060, but differing in method of manufacture.
35-060F01	A printed-circuit board not electrically and mechanically interchangeable with the 35-060, but described by the same set of drawings.
35-060R01	A revised 35-060 printed-circuit board. Probably supercedes the 35-060.
35-060A01	The $8\frac{1}{2}$ by 11 inch parts list for a 35-060.
35-060B08	The 11 by 17 inch schematic for a 35-060.
06-072	The 72nd utility program assigned a part number.
06-072A13	An $8\frac{1}{2}$ by 11 inch listing of the 06-072 program.
06-072M03	An absolute binary deck of punched cards for the 06-072 program.
06-072A12	An $8\frac{1}{2}$ by 11 inch information drawing on the 06-072 program. Probably a part of the program.
29-060	The 60th manual assigned a number under this system. Note that this number is not referenced in any way to the part number of equipment described in the manual.

4.3 Drawing System

This section describes the drawings provided with INTERDATA equipment. Note that drawings provided with peripheral devices and other purchased items may vary from the system described in this section.

A digital system may be divided into a collection of functionally independent circuits such as memory, Processor, and I/O device controllers. These circuits may or may not be saleable units in their own right, but in the electrical sense they are essentially self contained and capable of performing their function with minimum dependence on other functional circuits in the system. Hence a functional circuit is treated as a building block. Each functional circuit is described electrically by a detailed functional schematic. Each schematic contains a variety of information including type and location of discrete integrated circuits (IC's), pin connections, all interconnections within the schematic connector pin numbers and connections to other schematics. Further, the schematics are drawn to reflect, in an orderly fashion, all logical operations performed by the circuits. Generally, symbols used on schematics conform to MIL-STD-806B.

Registers are named according to the following rules:

1. The register mnemonic name has a maximum of three letters.
2. Each bit in the register is numbered, usually starting at 00 on the left, or most significant position, and continuing to N-1 on the right, where N is the number of bits in the register.
3. The 00 bit is the Most Significant Bit and the N-1 is the Least Significant Bit.

The IC's, mounted directly on the logic board, are represented on the schematic drawings by logic symbols. Each symbol contains the reference designation, device part number (category and sequence), and symbol mnemonic designation. Refer to Figure 3.



Figure 3. Example of a Schottky Buffer

The designations, numbers, and references shown in Figure 3 are:

11S - This indicates the component location on the logic board. Figure 4 illustrates the method generally used to determine component location on a logic board. With the logic board oriented so that the header connectors (Connector 0 and Connector 1) are on the right, the components are lettered from left to right starting in the upper left corner. That is, the first IC in the upper left corner is A01 and the first capacitor is C1. Test points are lettered bottom to top from A-Y (omitting I, O, L, E).

19-061 - The number 19 is the category number of ICs, and the 061 is the sequence number of the component.

SB - Indicates this component is a Schottky Buffer. Some common designations used are:

SA - Schottky AND Gate
SB - Schottky Buffer
SG - Schottky Gate
SGO - Schottky Gate, Open Collector
HG - High Speed Gate
HPO - High Speed Power Gate, Open Collector

L1 - This input lead is from area L1 on the same schematic sheet.

10M1, 12A1, and 18K4 - Indicate outputs to another logic schematic sheet.

218-0, 117-0, and 114-0 - Indicate inputs from Connector 0.

Note that the pin numbers (01, 02, 04, 05, and 06) correspond directly to the actual IC pin numbers.

Figure 4 also shows the locations of the header connectors (Connector 0 and Connector 1) and the cable connectors (Connector 2 and Connector 3). All logic boards always contain Header Connectors 0 and 1, however, any combination (either, both, or none) of cable connectors (Connector 2 and Connector 3) may be provided.



Figure 4. Example of a Logic Board Layout

Figure 5 provides the pin numbering scheme for the header and cable connectors. Header connectors always have 2 rows of pins and 42 positions. Cable connectors always have 2 rows of pins but may vary in the number of positions.



Figure 5. Connector Pin Numbering

A net is defined as an electrical connection between two or more points in a circuit. Ordinarily, a net has an originating end (usually a collector where the signal is generated) and one or more terminating ends. Often it is convenient to assign descriptive mnemonic names to nets as a way of identifying them on schematics. Whether a net is named or not is sometimes arbitrary. However, a net is always assigned a name if:

1. The net is contained on one drawing sheet but is not shown as a complete solid line on that sheet.
2. Part of the net appears on more than one sheet.
3. Part of the net connects with a different schematic.
4. Part of the net leaves a logic board.

If a net is named, the following rules are observed.

1. All mnemonic names are a maximum of six characters.
2. All decimal digits and upper case letters except the letters "I, O, Q, and Z" are permitted.
3. No other characters permitted.
4. Where possible, mnemonics are descriptive. However, it should be recognized that descriptive names are not always possible and a danger of misinterpreting a mnemonic exists.
5. Mnemonic names are not repeated within a schematic.
6. Every mnemonic is suffixed by a state indicator. This indicator consists of the digit "1" for the logically true state, or the digit "0" for the logically false state. For example, the set side of a flip-flop would have the "1" state indicator, while the reset side would have the "0" state indicator. The state indicator for a function changes each time that function is inverted. Thus, the state indicator permits assigning the same mnemonic to functions that are identical except for an inversion.
7. When a logical function is inverted, an inversion indicator is added after the state indicator. This allows for functionally equivalent, but electrically different nets to have the same mnemonic name. For example, assume a signal NAME1. NAME1 may be inverted to produce NAME0. If NAME0 is then inverted, NAME1A is produced. NAME1 and NAME1A are functionally equivalent, but physically different nets.

Sometimes a net fans-out to many sheets in a schematic. It is also possible for a net to fan-out to sheets in different schematics. In these situations, the net is assigned a mnemonic name. The net is also "zoned" from sheet to sheet to allow for properly identifying the originating and terminating ends of the net. The originating end of a net is defined as the collector at which a signal is generated. All other points to which the net connects are called terminating ends. When a lead leaves a sheet at the originating end, it is zoned to each and every sheet on which the net reappears, by indicating first the page number, followed by the schematic number that contains the page. For example, assume that the gate shown on Figure 3 is on a schematic, Sheet 20. The output, NAME0, appears on Sheets 10, 12 and 18 of the schematic. Note that the schematic number is implied. When a net enters a sheet from another sheet, it is labeled with the same mnemonic name, and is zoned back to the originating end of the net only. Thus, on Figure 3, ENBL1 may, however, have many other terminations in addition to the one shown. Generally then, when a net leaves the sheet where it originates, it is zoned to every other sheet where the net terminates, while the terminating end is zoned only to the originating sheet. Note that in the Model 80 schematics, signals are co-ordinated between sheets only when the sheets are related to the same board. When a signal leaves a board, the back panel map must be used.

When a lead leaves a logic board, it usually does so through a logic board back panel connector pin. These connector pins must be shown on the schematic even if the complete net is shown on one drawing sheet. Only the connector pin number need be indicated under the pin symbol, since the connector number itself is implied by the logic board location number in the logic symbol or in the footnote. Thus, on Figure 3, RD061 enters the logic board on Pin 114 of Header Connector 0.

Figures 6 and 7 are typical schematic sheets with call-outs illustrating many of the conventions described in this section.

The schematic drawings for the basic digital system and some of the more common expansions are commonly included in the rear of the appropriate digital system maintenance manual. Schematic drawings for other expansions are included with the expansion or with the publications that describe the expansion.



Figure 6.
Functional Schematic Format Drawing



Figure 7.
Functional Schematic Format Drawing

APPENDIX 1

PART NUMBER CROSS REFERENCE TABLE

INTERDATA Part Number	Type	JEDIC Number
19-001	Dual 4 Input Nand DTL	15861
19-002	Triple 3 Input Nand DTL	15863
19-003	Quad 2 Input Nand DTL	15849N
19-004	Hex 1 Input Nand DTL	15837N
19-005	Dual Power Gate DOC	8633N
19-006	Dual Buffer DTL	1582N
19-007	Flip-Flop DTL	15848N
19-008	Gate Expander Dual 4 Input DTL	15833N
19-009	8 Bit Stack DTL	903059 (Fairchild)
19-010	Differential Compartor LIN	72710L
19-012	Dual 4 Input Buffer TTL	74H40H
19-013	Quad 2 Input Nand DTL	15846
19-014	Dual J-K Flip-Flop DTL	158097N
19-015	Hex Inverter 1 Input	74H04H
19-016	Quad 2 Input TTL	74H00N
19-017	Triple 3 Input TTL	74H10N
19-018	Dual 4 Input TTL	74H20N
19-019	Single 8 Input TTL	MC3015 (Motorola)
19-020	Operational Amplifier LIN	MC1709C (Motorola)
19-021	Quad 2 Input Power DOC	15858N
19-022	Dual J-K Flip-Flop TTL	MC3061P (Motorola)
19-023	Selected Dual Buffer 19-006 with 20-30 nsec. delay DTL	15832N
19-024	Triple 3 Input AND TTL	74H11N
19-025	Dual 4 Input AND TTL	74H21N
19-026	2-2-2-3 Input AND-OR TTL	7475N

INTERDATA Part Number	Type	JEDIC Number
19-027	4 Bit Latch TTL	7475N
19-028	4 Bit Adder TTL	7483N
19-029	Quad Exclusive - OR TTL	7486N
19-030	4 Bit Shift Register TTL	7495N
19-031	One Shot TTL	7412N
19-032	1 out of 10 Decoder TOC	74145N 5445 7445
19-033	Sense Amplifier LIN	7524N
19-034	Retriggerable One Shot TTL	74122N
19-035	4 Bit Counter TTL	74193N
19-036	Quad 2 Input Open Collector TTL	7438N
19-037	High Performance Operational Amp	7748393 (Fairchild)
19-038	Dual 4 line to 1 line Mux TTL	74153
19-039	4 Bit ALU TTL	74181
19-040	Look Ahead Carry TTL	74182
19-041	4 x 4 Register Stack TTL	74170
19-042	Dual Retriggerable One Shot TTL	74123N
19-043	Quad 2 Input Open Collector TTL	74H01N
19-044	Hex Inverter Open Collector TTL	74H05N
19-045	Dual J-K Flip-Flop TTL	74H106
19-046	Quad RS-232C Line Driver	MC1488L (Motorola)
19-047	Quad RS-232C Line Receiver	MC1489AL (Motorola)
19-048	8 Bit Shifter	74198N
19-050	8 Input Nand TTL	74H30
19-051	1024 Bit PROM TTL	74187 (Fairchild)
19-055	Quad 2 Input Nand STTL	74S00
19-056	Quad 2 Input Nand Open Collector STTL	74S03
19-057	Hex 1 Input Inverter STTL	74S04
19-058	Triple 3 Input Nand STTL	74S10
19-059	Triple 3 Input AND STTL	74S11
19-060	Dual 4 Input Nand STTL	74S20

INTERDATA Part Number	Type	JEDIC Number
19-061	Dual 4 Input Buffer STTL	74S40
19-062	2-2-3-4 Input AND-OR Inverter STTL	74S64
19-063	Dual D Edge Triggered Flip-Flop STTL	74S74
19-064	Dual J-K Flip-Flop STTL	74S112
19-065	Quad 2:1 Max Non-inverting STTL	74S157
19-066	Quad 2:1 Mux Inverting STTL	74S158
19-067	4 Bit ALU STTL	74S181
19-068	Carry Look Ahead STTL	74S182
19-069	8 line to 1 line Mux STTL	74151
19-070	4 Bit Syncronous Counter TTL	74161
19-071	Quad D Edge Triggered Flip-Flop	74175
19-072	4 Bit Left/Right Shift Register TTL	74194
19-073	Dual 4:1 Mux Tri-State TTL	8214 (National)
19-074	8 Bit Priority Encoder TTL	9318 (Fairchild)
19-075	16 x 4 Register Stack TTL	3101A (Intel)
19-076	1024 Bit Memory MOS	TM54062
19-077	256 Bit Memory TTL	6531 (Monolithic Memories)
19-078	Dual 4 Input Nand-OC	74S22
19-080	High-Speed PROM	82S29 (Signetics)
19-081	Univ. Asynchronous Receiver/Transmitters	TR1042A (Western Digital)
19-082	2-2-3-4 Input AND-OR Invert Open Collector STTL	74S65
19-083	9 Bit Parity Generator/Checker STTL	82S62 (Signetics)
19-085	Monolithic Timing Circuit	MC1555 (Motorola) NE555V (Signetics)
19-086	741 C DIP Operational Amplifier	U6A7741393 (Fairchild)
19-087	747 DIP Operational Amplifier	U7A774 (Fairchild)
19-088	737 C DIP Operational Amplifier	U6A773393 (Fairchild)
19-089	Dual D Edge Triggered Flip-Flop	74H74
19-090	High Speed (710) Differential Comparator DIP	U6A771093 (Fiarchild)
19-091	Retriggerable Single One Shot	9600 (Fairchild)

INTERDATA Part Number	Type	JEDIC Number
19-092	Negative Voltages Regulator	MC1463R (Motorola)
19-093	Positive Voltages Regulator	MC1469R (Motorola)
19-094	Voltage Regulator	U6A7723393 (Fairchild) MC1723CL (Motorola)
19-095	Linear Positive Voltage Regulator	U9H7805393 (Fairchild)
19-096	First In-First Out Serial Memory 64 Word 4 Bit	3341 (Fairchild)
19-097	Amplifier	LH0002H (National)
19-098	Quad 2:1 Multiplexor Non-Inverting	74157
19-099	Dual Sense Amplifier	75234N
19-100	Driver	75452N
19-101	4-2 Input Buffer	7437N
19-102	6-1 Input Buffer OC	7407N
19-103	1 out of 10 Decoder	7442N
19-104	Current Switch	75325N
20-001	Transistor NPN High Speed Switch	2N3646
20-002	Transistor PNP 500 MA	MPS6534 (Motorola)
20-003	Transistor	2N3902
20-004	Transistor NPN	2N5189
20-006	Transistor NPN 15 Amps 100W T03 case	2N3055 (RCA)
20-007	Transistor NPN 3 Amps	TIP31A
20-008	Transistor PNP 3 Amps	TIP32A
20-009	Transistor Triac 2 Amps 100V	A03001 (Electronic Control Corp).
20-010	Transistor NPN 500 MA Code Driver	2N5845
20-011	Transistor Photo	2N5777
20-012	Transistor PNP High Current Switch	2N2907
20-013	Transistor NPN	2N3303
20-014	Transistor NPN	2N4238
20-015	Transistor PNP	2N4235
20-016	Transistor PNP	2N3740
20-017	Transistor NPN	2N3766

INTERDATA Part Number	Type	JEDIC Number
20-018	Transistor, Power Silicon NPN	2N3054
20-019	Transistor NPN Fast PWR Switch	2N6308 (Motorola)
20-020	Transistor Switching 1 Amp T05 can	2N3725
20-021	Transistor NPN Silicon	MPS3646 (Motorola)
20-022	Transistor NPN	1N1711
20-023	Transistor PNP	2N2905A
20-024	Transistor Switch	2N3776
21-025F01	1K ohm-15 to Common DIP	898-1-1K ohm (Beckman)
21-025F02	470 ohm-15 to Common DIP	898-1-470 ohm (Beckman)
21-025F03	330 ohm-15 to Common DIP	898-1-330 ohm (Beckman)
23-001	Diode High Speed-High Current	1N914
23-002	Diode 5.1 V Zener	1M5.1ZS5 (Motorola)
23-003	Diode 10V Zener	1M10ZS5 (Motorola)
23-004	Diode 6.2 V Zener	1M6.2ZS5 (Motorola)
23-007	Diode Mot Bridge	MDA962-2 (Motorola)
23-008	Diode Int. Rectifier	40HF-5R
23-009	Diode	1N4735
23-010	Diode Int. Rectifier	S1Y1P
23-011	Diode Rectifier	2N681
23-012	Diode Thermister	KA31J1 (Fenwall)
23-013	Diode 9.4V	1N2163
23-014	Diode	1N3880
23-015	Diode	1N3889
23-016	Diode Bridge Recitifer	VS448 (Varo)
23-017	Diode	1N2070
23-018	Diode 18 V Zener	1N4746A
23-019	Diode	1N3615
23-020	Diode 8.2V Zener	1N756A
23-021	Diode 9.1 V Zener	1N757A
23-022	Diode 3.3V Zener	1N746A
23-023	Diode Bridge Rectifier	KBH2506 (General Instrument)

INTERDATA Part Number	Type	JEDIC Number
23-024	Diode, Power Fast Rec. 30 Amps.	1N3909
23-025	Diode, Power Fast Rec. 3 Amps.	A115A (General Electric)
23-026	Triac 600V 30 Amps	2N6162
23-027	Diac 32V	1N5761
23-028	Power SCR Thyristor	2N4441
23-029	Diode	1N4607
23-030	Diode	1N4156
23-031	Diode 6.6 V Zener	1N4736
23-032	Diode 8.8 V Zener	1N4739
23-033	16 Diode Array	45190 (Litton)
30-018	100 nsec. Delay Line 10 taps	30-018 (Princeton Advanced Eng.)
30-019	50 nsec. Delay Line 10 taps	30-018 (Princeton Advanced Eng.)

PROCESSOR

M80-000 AND M80-001
MODEL 80
INSTALLATION SPECIFICATION

1. INTRODUCTION

This specification provides installation information for INTERDATA Model 80 Digital Systems.

The INTERDATA Model 80 Digital System features a highly modular structure which permits configuration to suit the user's exact needs. It provides the means for convenient expansion as the user's requirements grow. This document describes the Processor and expansion chassis, power supply mounting, filler and display panel mounting, and the interconnecting cables. Integrated circuit boards are discussed with respect to cabling and location only. Circuit descriptions of these boards are provided in the appropriate maintenance or instruction manuals. Note that the following discussion assumes that the equipment is mounted in standard INTERDATA cabinets.

2. UNPACKING

To avoid damage to the Model 80 or its peripherals, read the following procedures before starting an installation.

1. Carefully remove each component from its carton or crate, observing any special unpacking instructions included with the component.
2. Inspect all components for physical damage.
3. If the system is shipped from INTERDATA already rack mounted, simply check to insure that all terminals and connectors are secured properly.
4. The Model 80 should be located with sufficient free space (sides and back) to insure unobstructed air flow. A minimum clearance of two inches on each side and six inches at the back is required.

3. MECHANICAL CONFIGURATION

Figures 1 through 4 are intended to familiarize the reader with the mechanical components of a typical INTERDATA Digital System. Dimensions and mounting information are provided for the Basic Cabinet, Chassis Support Rails, Display Panels, and Filler Panels. Note in Figure 4 that while the 5 $\frac{1}{4}$ inch, 7 inch, and 10 $\frac{1}{2}$ inch Filler Panels and the Display Panel Mount the same way (via retaining brackets), the smaller 1 3/4 inch Filler Panel mounts with spring clips.

4. POWER SUPPLY INSTALLATION

This section describes the installation of the Model 80 Power Supplies. Mounting information and cabling instructions are provided for both the 34-015 Logic Power Supply and the 34-014 Memory Power Supply.

4.1 Mounting

The Power Supplies mount directly behind the Processor and Expansion Chassis. (See Figure 5.) They are attached to the right mounting upright (looking from the rear) via two mounting blocks and two nylon spacers. (See Figure 6.)

WARNING

Before hinging out the power supplies, the rack levelling feet should be lowered. Up to three power supplies can be hinged out at one time after the levellers are in contact with the floor surface.

The Power Supplies may be swung in or out on their mounting pivots for easy access to the back plane. When they are in the operating position, they are secured by two 10-32 screws which attach to the left mounting upright (viewed from the rear).



Figure 1. Basic Cabinet



Figure 2. Basic Cabinet Physical Dimensions



Figure 3. Chassis Support Rail



Figure 4. Typical Mounting Configuration for Display and Filler Panels



Figure 5. Typical Power System Configuration



Figure 6. Power Supply Mounting

4.2 Power Supply/Chassis Cabling

A typical Model 80 Power Supply/Chassis configuration is shown in Figure 7. (The power supplies may be reversed if required.) A cable from each power supply terminates at the Processor and Expansion Chassis back panel as indicated. Refer to the Model 80 Power System Description, 02-261A12, which is contained in the Model 80 Maintenance Manual, Publication Number 29-280 for details. The installation sequence for the Power System is:

1. Mount the power supply chassis. Refer to Figures 5 and 6.
2. Connect the cables to the Processor and Expansion Chassis as shown in Figure 7. Fan power must be connected as shown before system is powered. If no first Expansion Chassis, secure unused connectors to prevent shorting.

5. PROCESSOR AND EXPANSION CHASSIS MOUNTING

Two Expansion Chassis (10 inch and 15 inch) are available for expanding the INTERDATA Digital System. The 15 inch Expansion Chassis has the same overall dimensions as the Processor Chassis. See Sections 3 and 8 on Configuration. The Expansion or Processor Chassis slides into the rack on the two Chassis Support Rails (see Figures 2 and 3) on the front of the rack.

CAUTION

No chassis should be mounted in cantilever fashion. Chassis support rails MUST be used. If a rack cabinet other than an INTERDATA cabinet is used, consult the rack manufacturer for proper support rails.

The chassis support rails are fastened to the mounting uprights of the front and rear of the rack. Slots are provided in the rails to allow vertical adjustment. The Expansion or Processor Chassis are screwed in place at the mounting uprights in front of the rack. All Expansion Chassis mount below the Processor Chassis. Expansion Chassis cabling is discussed later in this document. Figure 8 shows Expansion Chassis location with respect to the filler panel and power supply.



Figure 7. Power System Cabling



Figure 8. Processor or Expansion Chassis Location

5.1 Processor Installation

The basic Model 80 with 16KB of memory (see Figure 9) is comprised of:

1.	CPU	35-403	slot #7
2.	ALU	35-404	slot #6
3.	IOU	35-405	slot #5
4.	MBC	35-407	slot #4
5.	MSU	35-406	slot #3

The remaining three slots are used to expand memory to the maximum of three additional MSUs or 64 KB of memory. The remaining slots in the basic chassis, after the memory has been expanded, may be used to expand the I/O. Full or halfboard I/O may be plugged into these slots. If a Selector Channel or Multiplexor Bus Buffer (MBFR) is plugged into the basic chassis, all I/O slots on Connector 1 are dedicated to the private Selector Channel or Buffered Bus. Only one of these two devices may be contained in the basic chassis as the private I/O Bus in Connector 1 connects Slots 0, 1, and 2 together.

Figure 9 is a configuration of the Processor Chassis. It is viewed from the Display Panel side, and correlates applicable cables to the associated Processor connectors.

5.2 15 Inch Expansion Chassis

The 15 inch Expansion Chassis contains eight universal expansion slots which can accept combinations of single board peripheral controllers, system modules, selector channels, or user designed interfaces. Included with this chassis are the cooling fans and interconnecting cables. The chassis may be ordered with or without a power supply.

5.2.1 7 and 10 Inch Boards in a 15 Inch Chassis. A 10 inch I/O Controller (provided it does not use Connector 1) may be inserted into a 15 inch chassis via the 02-234 I/O Adapter Kit. (See Figure 10.) One or two 7 inch boards (halfboards) may be inserted into a 15 inch chassis via the 16-398 Half Board Adapter Kit (see Figure 11.) The Half Board Adapter Kit may hold two active 7 inch boards or one active and one blank 7 inch board, depending on requirements. No wiring takes place between the boards and the adapters. The adapters are designed such that the connectors on the boards plug directly into the Expansion Chassis.

5.3 10 Inch Expansion Chassis

The 10 inch Expansion Chassis contains six 10 inch I/O expansion slots which can accept any combination of up to six 10 inch wire-wrap or copper peripheral controllers, systems, modules, or user designed interfaces. Included with the chassis are the cooling fans and system interconnecting cables. The Power Supply is separate.

6. DISPLAY PANEL INSTALLATION

The Model 80 Display Panel is electrically tied to the Processor via a connector and Faston lugs. The connector is installed on Connector 3 of the IOU board (35-405) and the terminal lugs mate into a terminal strip on the left side of the Processor Chassis. The terminal lugs are identified at the Faston connector and are mated to their corresponding terminal pin (C1, C2, etc.) on the chassis. See Figure 9. The Display Console is physically mounted to the brackets provided on the Processor Chassis. The 1 3/4 inch Filler Panel is mounted directly below the Display Console on the same chassis. Refer to Figure 8.



Rear View



Front View

MODEL 80 PROCESSOR CHASSIS CONFIGURATION			
CONNECTOR	CABLE	FUNCTION	TYPE
(A) CPU-3	DCS OR TEST SET	ROM ADDRESS	RIBBON
(B) CPU-2	DCS OR TEST SET	ROM DATA	RIBBON
(C) ALU-2	TEST SET	TEST	RIBBON
(D) IOU-3	17-152 ASSEMBLY (P/O 09-051)	DISPLAY	BUNDLED WIRE
(E) IOU-2	17-180	TTY	BUNDLED WIRE
(F) MBC-4 to MSU-3	17-191F01	(16KB) MEMORY INTERCONNECT	RIBBON
	17-191F02	(32KB) MEMORY INTERCONNECT	RIBBON
	17-191F03	(48KB) MEMORY INTERCONNECT	RIBBON
	17-191F04	(64KB) MEMORY INTERCONNECT	RIBBON
(G) MBC-3 to MSU-2	17-212F01	(16KB) MEMORY INTERCONNECT	RIBBON
	17-212F02	(32KB) MEMORY INTERCONNECT	RIBBON
	17-212F03	(48KB) MEMORY INTERCONNECT	RIBBON
	17-212F04	(64KB) MEMORY INTERCONNECT	RIBBON
(H) MBC-2	17-192	MEMORY PROTECT	RIBBON

Figure 9. Model 80 Processor Chassis Configuration (Front of Chassis)



Figure 10. 02-234 I/O Adapter (Top View)



Figure 11. 16-398 Half Board Adapter

7. MEMORY INSTALLATION AND EXPANSION

The Memory Bus Controller (MBC) must be installed in Slot 4 of the Processor card file. All Memory Storage Units (MSUs) are installed in adjacent slots in this chassis. See Figure 9. Processor Card File Slots 0, 1, and 2 may also be used for I/O controllers, an MBFR, or a Selector Channel. Note, however, that using these slots reduces the maximum permitted memory size.

8. CONFIGURATION

8.1 System Expansion Chassis

When configuring a multi-chassis system, there are four rules that must be followed:

1. The System Expansion Chassis must be mounted below the basic Processor chassis.
2. All chassis must be contiguous.
3. All 15 inch System Expansion Chassis must be mounted above any 10 inch System Expansion Chassis.
4. Multiboard peripheral device controllers (on 10 inch circuit boards) can only be used in the 10 inch system expansion chassis.

8.2 Circuit Board Distribution

Model 80 Digital Systems may be configured in a variety of ways. However, the following factors must be considered when determining circuit board distribution within the basic Processor and the System Expansion Chassis. See Figure 12.

1. The Selector Channel can be placed in Slot 0, 1, or 2 of the Processor Chassis, or Slots 6, 4, 2, or 0 of the System Expansion Chassis. Only one Selector Channel may be contained in the basic Processor.

2. In the System Expansion Chassis, all contiguous slots on Connector 1 below the position where the SELCH is inserted become SELCH Bus slots. (This only applies within the chassis containing the SELCH.) The SELCH Bus extends down the left side connectors (front view). Note that all device controllers on 10 inch adapter boards connect to the Multiplexor Bus from the right side connectors (front view). Therefore, these device controllers may be inserted in vacant SELCH Bus slots, but will not be on the SELCH bus. This also applies to all 7 inch boards on adapters, installed on the right side. In the Processor Chassis, Connector 1 of Slots 0, 1, and 2 becomes the SELCH Bus when the SELCH is in any of the 3 slots.

3. The SELCH Bus can be extended by cable to any even numbered slot in an I/O chassis adjacent to the chassis containing the SELCH controller.

4. All device addresses are hard-wired on the device controller cards, (device addresses may be changed at option) so that the distribution of I/O device controllers in the chassis normally need only be considered as a matter of priority in the RACKO/TACKO "daisy-chain" and convenience.

5. The 15 inch System Expansion Chassis, and the basic Processor chassis may only be used for single board I/O device controllers unless the interconnection between boards takes place via cables installed on the outer edge of the board. No back panel stitch pattern is provided. For multi-board 10 inch device controllers, the 10 inch System Expansion Chassis must be used.

6. Priority is established by the physical placement within a chassis. Priority for interrupt driven devices should normally be established in order of descending speed, i.e., drum higher than magnetic tape, and card reader higher than a paper tape reader, etc.

7. The Multiplexor Bus Buffer (MBFR) may be installed in the Processor Chassis or Systems Expansion Chassis in any slot that can be used by the SELCH. This creates a Buffered Bus on Connector 1 where the SELCH created a SELCH Bus. (See items 1, 2, and 3 above.) Only one MBFR may be contained in the Processor Chassis. When an MBFR is housed in the Processor Chassis, the Processor SCLRO line must be removed from Connector 1 as this signal is regenerated on the MBFR card. In the System Expansion Chassis, the bus on Connector 1 may be cut into up to five separate sections to accommodate several SELCH and/or MBFR combinations. Each section can be cabled to another chassis and the 2 slot sections can also handle a SELCH or Buffered MUX controller.

NOTE

Connector 1 on Slots 0, 1, and 2 of the Processor Chassis is a common copper bus that cannot be cut. Only a single SELCH or MBFR can be installed in the Processor Chassis.



Figure 12. System Chassis Configuration and I/O Priority

8.3 Back Panel Wiring

The Acknowledge Control Line from the Processor carries the Interrupt acknowledge (ACK) signal. This line breaks up into a series of short lines to form the "daisy-chain" priority system. The ACK signal must pass through every controller that is equipped with Interrupt Control circuits. Refer to Figure 12 to determine order of priority. Back Panel wiring for interrupt control at a given position is: The Received ACK (RACKO) at Pin 122-1 and the Transmitted ACK (TACKO) at Pin 222-1. The daisy-chain bus is formed by a series of isolated lines which connect Terminal 222-1 of a given I/O position to Terminal 122-1 of the next position (lower priority). On unequipped positions, a jumper shorts 122-1 and 222-1 of the same connector to complete the bus. Back Panels are wired with jumpers from 122-1 and 222-1 must be removed from the Back Panel at that position.

On the IOU board location in the Processor Chassis, the daisy-chain starts at Terminal 220-0 (Slot 5) and normally goes to the Console TTY RACKO, Terminal 238-1 of the same slot. The TTY TACKO (239-1) is wired to Pin 122-1 at Slot 2 and continues through the I/O slots as described previously.

For controllers that occupy several positions, the jumper is removed only at the position where the controller board has ATN/ACK circuits. For details on the various devices, see the appropriate installation specification.

The Multiplexor Channel (I/O Bus), generated by the IOU Board, appears on Connector 0 of the Processor Chassis. It is connected to the copper wiring pattern on Connector 1 by the 17-183 cable. This cable is omitted when the SELCH or MBFR is installed in the Processor Chassis; Connector 1 then has the SELCH or Buffered Bus as the case may be. Connector 1 in Slots 00, 01, and 02 also has unidirectional DMA data busses which are wire wrapped together to form the bi-directional MSD Bus for the memory DMA port. See Figure 13.



Figure 13. Multiplexor/SELCH Bus Cabling

8.4 System Configuration

System configuration data is provided in the User's Manual, Publication Number 29-261. Typical Configurations are shown in Figure 9.

8.5 Terminators

The termination end of both legs, Connector 0 and 1, of the Multiplexor Bus must have a standard INTERDATA termination card (35-433) installed. These cards are installed on the back panel at the lowest numbered slot of both connectors of the Multiplexor Bus that exists. For example, if a Selector Channel or Bus Buffer is installed in Slot 4 on the first expansion chassis and only the Processor Chassis and one expansion chassis is used in the system, the Multiplexor Bus must be terminated at Slot 0, Connector 0; and Slot 5, Connector 1 of the expansion chassis. In addition, the Buffered Bus or the SELCH Bus should be terminated at Slot 0 and Connector 1 of this chassis.

Depending upon system configuration, any SELCH Bus or Buffered Bus may be terminated by a 15 inch Terminator (35-433) or a 10 inch Terminator (35-434). The choice of terminators depends on the type of chassis in which the last slot of the Bus is present.

8.6 Power Supply Configuration

The 34-015 logic power supply is capable of supplying 50 A of +5 VDC and can be used to drive the Processor and up to two Expansion Chassis at 115 VAC or the basic Processor Chassis and one Expansion Chassis at 230 VAC. The 34-015 and 34-012 supplies may be mixed as described for I/O expansion to reach an optimum power match to any configuration.

9. CABLES

9.1 Power Cable

The standard INTERDATA Cabinet is wired for 20 Amp service. On the main power cable (part of the AC Distribution Panel), the 20 Amp UL plug has one blade perpendicular to the other. A three wire, grounding, 20 Amp, 125 VAC receptable (Hubbel #5362 or equivalent) is required to accept this plug.

9.2 System Expansion Cable

A number of standard cables are available for configuring systems made up of the INTERDATA expansion chassis discussed in Section 4. The choice of cables is dependent upon system configuration. The following cables are available:

1. 17-162 and 17-163: I/O and Memory Expansion Cable

This cable is used to connect the "0" connector field (17-162) and the "1" connector field (17-163) from the Processor to the corresponding connector in the first 15 inch expansion file. The expansion file must be mounted immediately below the basic Processor as these cables contain the DMA bus which is restricted to the first 15 inch expansion.

These cables are always used in pairs.

2. 17-193: I/O Expansion Cable, Connector "0"

This cable is used to connect the "0" connector field between two adjacent 15 inch card files.

3. 17-194: I/O Expansion Cable

This cable is used to connect the "1" connector I/O fields between two adjacent 15 inch card files.

4. 17-216: I/O Expansion Cable, 36 inch Long

This is a 36 inch long cable. It can be used to connect two 15 inch files that are not adjacent.

It must not be used to extend the basic Processor Mux Bus.

It can be used to extend a buffered bus or a SELCH Bus. It plugs into a "1" side connector. The "receiving" end can plug into the "0" or "1" side of the expansion file.

5. 17-214: 15 Inch to 10 Inch Expansion Cable

This cable is used to connect the "0" connector field of a 15 inch card file to a lower adjacent 10 inch card file. It provides an 8 bit I/O bus to the 10 inch card file.

6. 17-166: 15 Inch to 10 Inch I/O Expansion Cable, 36 Inch Long

This cable is used to connect the "1" side of a 15 inch expansion file to a 10 inch expansion file. It provides an 8 bit I/O bus to a 10 inch card file.

It must not be connected to the basic CPU Multiplexor Bus.

It may be driven either by a Selector Channel or a Bus Buffer.

It can be used on the older 10 inch card file, 13 I/O Slots with cards mounted vertically.

7. 17-183: "0" to "1" Connector

This cable can be used to interconnect the "0" field and the "1" field within a 15 inch card file.

It can also be used to connect a "0" side (slot "0") of a file, to the "1" side (slot 7) of the next adjacent file, or vice versa.

8. 17-215: 10 Inch to 10 Inch I/O Expansion Cable

This cable is used to connect 2 adjacent 10 inch card files.

9.3 Typical Configurations

Information Drawing 01-051R03C12 depicts cabling for typical configurations.

10. TESTING

10.1 Standard Test Software

The following software is supplied with the basic Processor to insure that the System is operational:

1.	Processor Test Program	06-106
2.	Memory Test Program	06-003
3.	Floating Point Test	06-108
4.	TTY Test Program	06-004
5.	Memory Hold Test	06-143

10.2 Additional Software

In addition to the test software mentioned above, appropriate test software is supplied with each peripheral. When the system is equipped with the memory parity option, software package 06-144 is provided. The purpose of this routine is to initialize the memory to correct parity when power is initially applied or interrupted to the volatile semi-conductor Memory.

NOTE

Failure to initialize the complete memory to correct parity may result in erroneous parity errors even where correct parity is contained in the memory locations being referenced because of the "look-ahead" nature of the Model 80 Memory. Use MOS Parity Initialize Program 06-144.

MODEL 80
MAINTENANCE SPECIFICATION

TABLE OF CONTENTS

TABLE OF CONTENTS (CONTINUED)

ILLUSTRATIONS

TABLE OF CONTENTS (CONTINUED)

TABLES

MODEL 80
MAINTENANCE SPECIFICATION

1. INTRODUCTION

The INTERDATA Model 80 Digital System is a low cost, general purpose system, versatile enough to perform a wide range of industrial control, data processing, and scientific computation. The Model 80 is well suited to the real-time scanning of hundreds of instrument readings, process alarms, and pulse trains. It is particularly useful where larger amounts of main processor time are needed for computation.

1.1 Packaging

The Model 80 Processor is contained in a 19 x 7-1/2 inch RETMA card file allowing eight card positions. The basic Processor with 16KB of semiconductor memory uses five card positions and allows three positions for I/O expansion. One additional card position is used for each 16KB of memory added to the basic configuration, so that the basic Processor with 64KB of memory uses the entire chassis.

1.2 Processor

The Processor is available in two basic configurations, that is, Model 80 with 16,384 byte MOS memory (8,192 x 16 bit words) (Product Number M80-000) and Model 80 with 16,384 byte MOS memory and parity (8,192 x 17 bit words) (Product Number M80-001).

The Processor consists of a double card assembly CPU/ALU (Central Processing Unit/Arithmetic Logic Unit) and an I/O card which generates the I/O Bus and contains the Display Panel controller and Teletype controller.

The Model 80 uses a technique commonly referred to as "emulation" to implement the standard INTERDATA user repertoire. This technique requires a micro-processor, or sub-processor, not apparent to the user, employing one or more of its micro-instructions in sequence to implement one user level instruction.

The Model 80 employs a 32-bit micro-instruction word and 16-bit internal bussing. The basic instruction time of the micro-processor is 200 nanoseconds/instruction. User level instruction execution times are typically 530 nanoseconds for Register to Register (RR) and Register to Storage (RS) type instructions and 1010 nanoseconds for Register to Indexed Memory (RX) type. The basic micro-program is contained in 1,024 words of Read-Only-Memory (ROM).

1.3 Main Memory

The main memory uses MOS/LSI devices for storage. It has an effective access time of approximately 280 nanoseconds. Memory banks can be accessed via the Processor or through an external Direct Memory Access Port (DMA). The external port has a throughput of approximately 5.4 megabytes/second or it may be used as a multiplexed port by up to four devices at a maximum throughput of 4.25 megabytes/second. The packaging consists of a single 15 inch memory controller and one to four storage modules of 16K bytes each, cabled directly to the controller. The DMA connection is via the back panel. The DMA port accommodates the Selector Channel in the multiplexed configuration.

1.4 Control Store

The basic Model 80 uses 1,024 words of ROM control store which is mounted on the ALU board. The control store may be expanded by another 3,072 words of either the Dynamic Control Store (DCS) or ROM by adding additional circuit boards. Three new user instructions are added for manipulating the DCS.

1.5 Power Supply

The volatile semiconductor main memory of the Model 80 is powered by a separate supply that includes built-in battery backup for short term power interrupts and a low power standby mode when the system is shut down. The internal battery is capable of holding the memory's contents, in the low power non-operating mode, for several minutes. For long term memory protection, an external battery or customer supplied 115/230 VAC (±20% at 47-63Hz) can be used.

The memory goes into the low power stand-by mode whenever the Processor is shut down. It does not use the battery or the reliable AC source, however, except on a Primary Power Failure (PPF). The memory power is not controlled by the front panel power switch.

The Model 80 Processor and I/O employ a power supply separate from that of the semiconductor memory.

1.6 Peripherals

The Model 80 interfaces to, and is compatible with, all standard INTERDATA peripheral controllers and controllers designed to the standard INTERDATA Multiplexor Bus. Any number of devices up to 255 can be accommodated, but a maximum of 9 can be interfaced directly to the Multiplexor Bus or to the Selector Channel Bus.

2. INTERNAL ARCHITECTURE

The architecture of the Model 80 encompasses a principle of modules communicating over a common bussing system, directed by instructions from a control memory which specify the module to which an instruction is directed and the function to be performed. In theory, the function of any module is arbitrary and the significance of various instructions take meaning only when applied to a specific module. Thus, a computer achieves a capability and personality determined by what functions can be performed by its complement of modules.

2.1 Modules

The Model 80 accommodates eight modules which communicate over four Processor busses. The basic Processor is comprised of three modules.

1. Central Processing Unit (CPU). The CPU contains the Processor registers. This module controls the user memory, control memory, register gating, and sequencing of instructions.

2. Arithmetic Logic Unit (ALU). The ALU provides the basic arithmetic/logical capability of the Processor. It is capable of 24 instructions including multiply/divide and multiple precision shifting.

3. Input/Output Unit (IOU). The IOU provides the I/O capability of the Processor by generating the standard INTERDATA Multiplexor (I/O) Bus for peripheral communications. In addition, it is capable of various byte manipulations of data presented on the busses.

The architecture accommodates five additional arbitrary modules such as floating point, boolean manipulators, or special nature designs.

2.2 Micro-Instructions

The micro-instruction word is 32-bits long. In addition to the branch and write instructions, there are three types of instructions to the modules. These minimally encoded instructions provide 112 combinations of module/function commands. The micro-instruction can simultaneously direct two operands and a result independently on three of the computer's busses; generate 12-bit immediate field operands; select the address of the next micro-instruction; perform non-encoded micro control of the computer's functions such as reading/writing main memory; incrementing user location and memory address registers; controlling the user status register; and decoding the next user instruction.

2.3 Interrupts

The Model 80 has eight hardware priority interrupts, most of which can be masked by various bits of the Program Status Word (PSW). The occurrence of a recognized interrupt causes the micro-program to trap one of eight specific control store locations associated with the interrupts.

2.4 Registers

The Model 80 has 16 general registers, 15 of which may be used as index registers. In addition, there are eight additional general purpose registers, plus five registers associated with the user level machine control that are available to the micro-programmer.

2.5 Processor Timing

Communications between modules is request/response. Timing is completely asynchronous (rather than quantized) to achieve maximum speeds. In addition, interlocks are provided between the control memories and the CPU to facilitate programming the micro machine. The control module operates on a 10MHz clock, allowing a minimum instruction execution in 200 nanoseconds. Internal timing within the other modules can be selected to best suit the needs of the module.

3. FUNCTIONAL DESCRIPTION OF THE BASIC PROCESSOR

3.1 Processor Busses

The functional characteristics of the Processor can best be described in terms of its registers, busses and related gating. There are four busses which are the key to the modular design philosophy of the Model 80 architecture. Refer to Figure 1. An understanding of the bus structure is necessary to determine how each module of the Processor interrelates, and how the registers and gating of each module contributes to the function of the module it is designed to serve.



Figure 1. Model 80 Module Concept

3.1.1 Control Bus. The Control Bus of the computer is commanded by the control module and is, in essence, a reflection of that segment of the micro-instruction selecting the function and module to be addressed, plus timing to effect data transfers. Also included is a means for a module to transfer data to the Condition Code of the PSW. The Control Bus signals are described in the following paragraphs:

Module Select Lines (MDSEL0:2). These three lines contain the address of a module for which the current micro-instruction is intended. One of the eight arbitrary modules can be selected by the instruction to perform some function. These three lines reflect Bits 0:2 of the micro-instruction.

Function Select Lines (FSEL0:3). These four lines reflect Bits 16:19 of the micro-instruction and normally select 1 of 16 arbitrary functions to be performed by the selected module.

Start (STRT). STRT signals the modules that data on the busses is valid. It is, in effect, a request from the control module for a response to a micro-instruction. Data is held static on the A and B Busses while STRT is active. The control module holds STRT active until it recognizes a response from the module (MFIN) and has stored the results presented on the S Bus.

Module Finished (MFIN). MFIN is a response to the control module from a selected module indicating that it has recognized STRT and completed the selected function. The selected module gates data and other responses onto the S Bus prior to returning MFIN. The data and responses must be held on the busses until the control removes STRT. This time is indefinite and depends on events within the control module.

Module Signal (MSIG). This is a control signal manipulated by the selected module to indicate some arbitrary condition to the control module. It may be tested by the control module during a normal micro-instruction to the selected device, to control a conditional branch in the micro-program.

Condition Code Bus (SCC, VCC, CCC, GCC, and LCC). SCC signals the control module that the selected module wishes to mainpulate the Condition Code of the Program Status Word. If the micro-programmer has enabled this manipulation, the Condition Code is forced to a status specified by the selected module. The status is unconditionally forced into the CPU flags. This is done concurrent with a normal instruction to the selected module. VCC, CCC, GCC, and LCC specify the status forced into CPU flags and the Condition Code of the Program Status Word and represent overflow, carry, greater than, and less than respectively.

3.1.2 A, B, and S Busses. The A, B, and S Busses are the primary data links between the control and the selected module. Gating of data to/from each of these busses is controlled by the micro-instruction. Most of the registers of the control module can be gated to/from these busses.

Data is selected by the micro-instruction from two independent sources and transmitted to a selected module over the A and B Busses. The module is thus presented simultaneously with two operands. The resulting data is returned to the control module via the S Bus. The destination of the S Bus is selected by the micro-instruction.

3.1.3 Typical Bus Exchange. The use of the A, B, and S Busses can be summarized by the following example.

1. The micro-instruction selects a module (MDSEL0:2), and directs it to perform some function (FSEL0:3).
2. The operands are selected from somewhere in the control module and gated onto the A and B Busses.
3. The control module informs the selected module that all data on the busses is valid and that it may begin (STRT).
4. The selected module performs the function (S) = (A) F (B) and gates the results to the S Bus.
5. The selected module may manipulate the Condition Code via SCC, VCC, GCC, LCC, and CCC.
6. The selected module may signal, for example, that the result of the operation was zero by activating MSIG.
7. The selected module activates MFIN to signal the CPU module that the operation is complete and the results are presented on the S Bus.
8. The control module recognizes MFIN, gates the S Bus to the destination specified by the micro-instruction, and then removes STRT.
9. The selected module deactivates itself when STRT is removed.

3.2 Registers

The following registers are part of the control module although some may reside physically within the ALU.

3.2.1 A Stack/B Stack. The A stack and B stack are a redundant set of register banks containing the 24 general purpose registers of the CPU. The registers are duplicated to allow simultaneous gating of any register in the stack onto either the A Bus or the B Bus. Of these 24 registers, 16 are the user general registers, while the remaining 8 are available to the micro-programmer as desired. These registers are gated onto the A and B Busses and are loaded from the S Bus under control of the micro-instruction.

3.2.2 Memory Data Register (MDR). This register provides the data buffer between the CPU and the user level memory. The MDR can be gated onto the A and B Busses and loaded from the S Bus under control of the micro-instruction. It is, of course, also loaded under control of the memory when a memory read cycle is requested. Hardware interlocks are employed to synchronize the memory to the CPU.

3.2.3 Memory Location Register (MLC). The MLC is a general purpose register which can be gated to either the A or B Bus and loaded from the S Bus, but possesses additional characteristics intended to facilitate the emulation of the user level repertoire. This register can, under micro-control, be incremented by two, incremented by four, and jammed into the Memory Address Register (MAR). This register keeps track of the current instruction location of the emulated machine.

3.2.4 Memory Address Register (MAR). This register contains the address of the user memory that the micro-programmer is reading or writing. The MAR can be loaded from the S Bus under control of the micro-instruction, loaded from the MLC, or incremented by two or four under micro-control. The least significant bit of the MAR is used to control byte steering for the byte-oriented instructions of the user repertoire (refer to Section 4.6). As in the MDR, timing conflicts are resolved by hardware interlocks.

3.2.5 Program Status Word (PSW). The Program Status Word is a 16-bit register which may be gated onto either the A or B Bus and loaded from the S Bus under control of the micro-instruction. Various bits of the PSW are used to enable associated hardware interrupts. PSW Bits 12:15 contain the Condition Code of the user level computer. These bits may be compared and tested against corresponding bits of the user instruction under Module 0 micro-instructions to emulate user branch instructions. In addition, they can be manipulated by any module designed to do so, if they are enabled by the micro-programmer.

3.2.6 User Destination Register, User Source Register (UDR, USR). These two control registers store Bits 9:11 and 12:15 respectively, of the current user level instruction being emulated, and allow the micro-programmer to indirectly reference the general registers selected by the user instruction. The UDR is compared to the PSW Condition Code on certain micro-instructions to emulate user level branches. These registers can be examined by gating them onto the A and B Busses under micro-instruction control. The UDR can also be loaded from the S Bus.

3.2.7 User Instruction Register (UIR), Memory User Destination Register (MUDR), and Memory User Source Register (MUSR). These three registers are loaded with Bits 0:7, 8:11, and 12:15 respectively, of the next user level instruction to be emulated. The eight bit op-code stored in the UIR is used to vector to the emulation sequence for the next user instruction. It is also used to interrogate a ROM which has been configured to decode privileged and illegal user level instructions. The contents of the MUDR and MUSR are transferred to the UDR and USR at the beginning of the next emulation.

3.2.8 ROM Location Register (RLR). This register stores the current address of the control store instruction. It is loaded from the ROM Address Gates (RAG) at the beginning of every instruction except interrupt trap instructions and execute type instructions (explained in the section on micro-programming). The RLR is a 12-bit register allowing direct addressing of the control store up to 4K instructions.

3.2.9 ROM Instruction Register (RIR). This 32-bit register stores the current micro-instruction. The RIR is the focus of control of the CPU.

3.2.10 A Latch/B Latch. The A latch and B latch registers latch the data presented by the control module onto the A and B Busses. They are the data sources for these busses.

3.3 Interrupts

The hardware of the computer provides eight priority interrupts. Each interrupt has a unique trap location associated with it. Recognition of an interrupt causes the instruction stored at its respective trap location to be performed. The RLR contents are preserved to allow the address of the interrupted sequence to be saved, if desired, so that control can be returned at the completion of the interrupt routine. Certain interrupts are enabled/disabled by bits of the PSW.

3.4 Control Store Memory

The Model 80 can accommodate a maximum of 4K x 32 bits of control store memory. The computer allows data as well as instructions to be retrieved from its control memory. This capability expands its versatility by allowing data such as sine tables, translation tables, and matrices to be stored and operated upon efficiently by the micro-programmer.

On models so equipped, the Processor can alter its control store (write into its memory). This capability to store and retrieve data provides the power of a hardware computer at micro-instruction speeds.

3.5 Microprogramming

The control store of the Model 80 is a 32-bit word memory which may be read indirectly by an instruction to retrieve data, and may be written into by an instruction if it is a writable memory. The basic Model 80 contains a 1,024 x 32 ROM array containing the user repertoire and support programs.

The basic instruction format provides the computer with a three address capability, but various options of the repertoire can modify this to range from two to four. Figure 2 displays the different types of instructions and their modifiers.

The format of the micro-instruction specifies which module is to be addressed, allowing only one module of the computer to be addressed at any one time. All other modules must ignore the communications in process. Bits 0:2 of the instruction selects the module to which the instruction is addressed.

3.5.1 Module 0. Module 0 addresses the control module. As shown in Figure 2, instructions are interpreted differently for Module 0 than the others. In the normal sequence of instructions (e.g., no branches), the hardware of the control module controls the reading of its memories, and gates the registers specified by the instruction. When it is addressed by an instruction, it is for the purpose of a conditional transfer. Module 0 does not manipulate the condition code or Processor flag register.



Figure 2. Control and Module Instructions

Branch/Execute Instructions. There are two types of transfers recognized by Module 0. The most common is the branch. The Branch (BR) instruction conditionally transfers control of the CPU to a specified address of control memory and proceeds sequentially from there. The second type of transfer, commonly called an execute, transfers control to a single instruction at a specified address of control memory, then normally returns to the original sequence. Any type of instruction may be executed including additional execute instructions to any depth. However, an execute which results in a branch does not return to the continuing sequence. Bit 04 of the instruction determines whether the instruction is a branch or execute type.

Address Link/Register Link. There are two type of Module 0 instructions; address link and register link. They are selected by the state of Bit 03 of the instruction.

The linked transfer is similar in function to the user level Branch and Link (BAL) instruction, and can be used to transfer to subroutines when they may be entered from more than one location. The location of the next sequential instruction, following the transfer, is deposited in the register specified by the Link field of the instruction (Bits 11:15), and a transfer is conditionally executed to the effective address.

When the address link is selected, the transfer address is specified by Bits 20:30, and Bit 31 of the instruction. Bit 30 is the Least Significant Bit (LSB) and Bit 20 is the Most Significant Bit (MSB)-1. Bit 31 of Module 0 instructions is used as the MSB of the address and is implemented in this manner solely because of hardware dictation and should be of no practical concern to the micro-programmer working at the micro-assembler level.

The register link is used when the transfer address is contained in a register. In this instruction, a branch is taken to the location contained in the register specified by the B(3:14). Bits 25:30 of the instruction can be used to mask out these bits of the address contained in the B register. (i.e., If instruction Bits 25:30 are ONES, the B address is unaffected. If they are ZERO, the corresponding bits of the address, contained in the register specified by the B field, are forced to ZERO.)

Conditional Branches. All transfers are conditional upon a state selected by the F field of the instruction. By selective coding of the F field, either the Condition Code of the user level machine or the status of the CPU can be tested. The F field codes are:

F FIELD	MNEMONIC	OPERATION
0000	BALZ	Branch on CPU zero
0100	BALNZ	Branch on CPU not zero
0001	BALL	Branch on CPU less
0101	BALNL	Branch on CPU not less
0010	BALG	Branch on CPU greater
0110	BALNG	Branch on CPU not greater
0011	BALF	Branch if the logical product of user M1 field and PSW (12:15) is zero
0111	BALNF	Branch if the logical product of user M1 field and PSW (12:15) not zero
1000	BALC	Branch on CPU carry
1100	BALNC	Branch on CPU no carry
1001	BALV	Branch on CPU overflow
1101	BALNV	Branch on CPU no overflow
1010	BAL	Branch unconditional
1011	BALA	Arm interrupts and Branch
1110	BDC	Branch and mask console interrupt (no real branch is performed)
1111	BALD	Disarm interrupts and Branch

The control field of Module 0 instructions is discussed in Section 3.5.3.

3.5.2 Non-CPU Instructions. As stated previously, when the module number is not zero, the CPU does not operate on the instruction, and the fields are interpreted differently. The module field (Bits 0:2) and the F field (Bits 16:19) are interrogated individually by the other modules. There are four types of non-CPU instructions selected by Bits 3 and 4 of the instruction.

1. RRX. The RRX is a register-to-register and transfer instruction. It is effectively a four-address instruction in that it gives the register address of the two operands, the register address of the results, and the location for the next sequential instruction.

   The two operands are addressed by the A field (Bits 11:15) and the B field (Bits 20:24). The contents of these two registers are gated respectively to the A Bus and B Bus of the computer.

   The S field (Bits 6:10) selects the destination register to which the results are gated from the S Bus.

   The page address field (Bits 25:30) selects the low order address of the next instruction. The high order bits are taken from the current location address. The C field (Bit 31) being true makes the transfer conditional upon a signal returned by the addressed module at the completion of the instruction. (The ALU, for example, returns the Carry flag as its signal.) If the module signal, which is designated MSIG, is true, and Bit 31 of the micro-instruction is true, the branch does not occur, and the next sequential instruction is executed. Any other condition causes the transfer to be effected.

2. RRC. The RRC is a register-to-register control type instruction. The interpretation of the instruction fields is identical to that of the RRX, with the exception of Bits 25:31 which contained the page address within a RRX instruction. Bits 25:31 of the RRC instruction provide the micro-control of the CPU and are described in Section 3.5.3.

3. RIM. The RIM instruction provides an immediate field for ease of generating constants and bit masks. Immediate, is the term generally used to infer that the immediate contents is the actual operand rather than the address where the operand will be found. This 12-bit immediate field (RIR 20:31) is converted to a 16-bit operand by extending the sign bit (RIR 20) when gating onto the B Bus. The S field and A field of the instruction are interpreted identical to that of the RRX and RRC instructions.

4. RWT. The RWT is the store or write instruction of the repertoire if the CPU is equipped with a writable control store. There are several notable differences pertaining to this instruction.

   — Although the module number cannot be zero, it may be any other configuration, as the CPU never communicates with the other modules.

   — The S field is not interpreted and should be null selected.

   — The F field is not interpreted.

   — The B field addresses the register containing the address to be written into.

   — The A field addresses the register containing the data to be stored in memory.

   — The LSB of the control store address steers the data to the least/most significant half of memory (see Section 5.4).

   Bits 25:31 of the RWT instruction are interpreted as a control field, as in a RRC instruction.

3.5.3 Micro-Control (MC). To facilitate the emulation task of the CPU, certain instructions allow an order of micro-control within the CPU. The instructions possessing this capability are the Module 0, the RRC, and RWT instructions.

MC Field. The MC field is the user memory micro-control which allows various controls over the user memory instruction Location Counter (MLC), the user Memory Address Register (MAR), and the reading and writing of the user memory. The significance of the bits of the MC field are:

MC FIELD	CONTROL
00XX	No memory action
01XX	Instruction read
10XX	Data read
11XX	Data write
XX00	No register action
XX01	Increment MAR by two*
XX10	Increment MLC and MAR by four
XX11	Jam MLC to MAR

There are certain hardware connotations to the MC operations which are not made apparent by the above table.

1. MC 01XX informs the hardware that an instruction read will take place and cause the CPU to read the instruction location plus the next location in anticipation of a full word user instruction. This results in the second half of the user instruction becoming available in the user's Memory Data Register (MDR), and the first half being stored in the CPU hardware for the instruction emulation.

2. The instruction fetch is conditional when used within Module 0 instructions. The read memory is only effected if the operation does not result in a transfer. (This conditioning is used to expedite the emulation of the user branch instruction.)

*If this combination is done in conjunction with an instruction read, (MC-0101), the MLC is also incremented by two.

3. All of the micro-control is effected before the STRT occurs with the exception of data read and data write. This control is effected after completion of the instruction, which allows the micro-programmer to use the MAR or MDR as a destination and begin a read/write data immediately. It also allows the execution of the increment and jam control and the addressing of the MAR as the destination register simultaneously, which has functional utility.

D Field (Decode Instruction). The D field bit informs the CPU to halt the sequential flow of micro-instructions and begin to emulate the next user instruction. The op-code field of the new user instruction is in the UIR and provides a vector to a control store address where the emulation sequence begins. This implies that the micro-programmer must have done an instruction read in the current or a prior instruction using one of the proper MC field designations. The execution of a decode is conditional when used within Module 0 instructions, and, like the instruction fetch, is only performed if the operation does not result in a transfer.

E. Field. This field is used to Enable (E) or disable changing of the Condition Code of the PSW. When changing is enabled, the Condition Code is changed under control of the module addressed until again disabled by this field. (The ALU, for example, jams its C, V, G and L flags into the Condition Code upon completion of its function.) The meaning of the Condition Code is a function of the module addressed. Flags are disabled at the beginning of an emulation sequence.

K Field. The K field of the micro-instruction is an extension of the F field of the instruction. It is available only on the RRC and RWT instructions and constitutes the control signal (KSIG) to the modules. Its meaning, just as the F field, is defined by the module addressed by the current RRC instruction. The ALU, for example, reinterprets shifts to be double precision when KSIG is active. It is also used to extend the functions of the I/O module.

3.5.4 Control Store Data Storage. Data may be retrieved from the ROM or the Dynamic Control Store (DCS) during execution of RRC, RRX or RIM instructions when the I field bit (instruction Bit 5) is true. When the I field bit is set, the data addressed onto the B Bus is used as the store address of the ROM or DCS, and causes the CPU to replace this data with the addressed data before signaling the addressed module to begin its task. The least significant bit of the B Bus selects either the right or left half of the data for replacement on the bus. This facilitates address calculations and packing of the DCS. The second LSB of the B Bus, therefore, addresses the LSB of the control store.

3.5.5 Interrupts. The hardware of the computer provides eight priority interrupts. Each interrupt has a unique trap location associated with it. Recognition of an interrupt causes the instruction stored at its respective trap location to be performed. The RLR contents are preserved to allow the address of the interrupted sequence to be saved, if desired, so that control can be returned at the completion of the interrupt routine. Certain interrupts can be disabled by bits of the PSW as designated in Table 1. In addition, all interrupts can be enabled/disabled as a group by a micro-instruction. All interrupts not masked by PSW bits are interrogated when a new user level instruction is decoded, regardless of the status of the group enable. The group enable is automatically disabled at the beginning of a user emulation, and must be enabled by instruction if the programmer wishes to recognize interrupts. The following table lists by priority the pertinent information for each interrupt. The external interrupts, 0, 1 and 2 cause an External Interrupt PSW swap.

TABLE 1. INTERRUPT PRIORITY

INTERRUPT	TRAP	MASK
Primary Power Fail	101_{16}	NONE
Machine Malfunction*	102_{16}	PSW 02
Display	103_{16}	NONE
External Interrupt 3 (Data Channel)	104_{16}	PSW 01
External Interrupt 2	105_{16}	PSW 10
External Interrupt 1	106_{16}	PSW 09
External Interrupt 0 (ATN0)	107_{16}	PSW 01
Illegal Instruction	100_{16}	NONE
Privileged Instruction	100_{16}	PSW 07
*This interrupt can have several causes and is discussed further in the I/O section.		

3.5.6 Registers. The basic CPU has a register stack containing 16 user registers and 8 general purpose registers for use by the micro-programmer. In addition, the bulk of the remaining CPU registers are also available to the micro-programmer.

A register is available to the micro-programmer if he can address it to one or more of the internal busses. The following Table tabulates the addressable registers and their respective address on the designated bus. Also listed are register mnemonics and descriptions, and the register peculiarities.

TABLE 2. REGISTER ADDRESSING

BUS ADDRESS (HEX)	S BUS	B BUS	A BUS
00:0F (16 General Registers)	UGR	UGR	UGR
10:17*	RGR	RGR	RGR
18	PSW	PSW	PSW
19	MDR	MDR	MDR
1A	MLC	MLC	MLC
1B	MAR	YDP1	YDI
1C	YS	NULL	NULL
1D	YDD	YSI	NULL
1E	YD	YS	YD
1F	YDP1	YX	YDP1

*RGR07 (bus address '17') is designated null register for the S Bus by convention of the micro-assembler.

Register Mnemonics and Descriptions.

MNEMONIC	REGISTER	COMMENT
UGR	User general registers	16 registers manipulated by emulated language
RGR	Micro-level general registers	8 additional GP registers available to the micro-program
PSW	Program Status Word	16 bit register containing interrupt enables and flags
MDR	Memory Data Register	
MLC	Memory Location Counter	Location Counter of emulated program
MAR	Memory Address Register	
NULL	No register selected	Gates 0 to A and B Busses
YS	User source register	Register selected by Bits 12:15 of emulated instruction (contents of USR)
YSI	User source register immediate	Bits 12:15 of the emulated instruction (USR) gated onto B Bus
YX	User index register	Same as YS except NULL gated to A Bus if field is 0 (contents of USR=0)

MNEMONIC	REGISTER	COMMENT
YD	User destination register	Register selected by Bits 8:11 of emulated instruction (contents of UDR)
YDI	User destination register immediate	Bits 8:11 of the emulated instruction (UDR) gated onto the A Bus
YDP1	User destination register plus 1	Register selected by Bit 8:11 of emulated instruction +1 (must be odd)
YDD	User destination register direct	S Bus 12:15 replaces UDR contents

Register Peculiarities. The last four bits of the PSW contain the Condition Code of the emulated computer. In general, these bits can be manipulated by any addressed module unless the PSW is the S Bus destination or their change has been inhibited by the micro-instruction. The individual bits of the PSW which have hardware implications are:

PSW 01	ATN (0) and ATN (3) enable
PSW 02	Machine Malfunction enable
PSW 07	Privilege instruction/Memory Protect enable
PSW 09:10	ATN (1 and 2) interrupt enables
PSW 12	C flag of Condition Code
PSW 13	V flag of Condition Code
PSW 14	G flag of Condition Code
PSW 15	L flag of Condition Code

PSW Bits 3 through 6, and Bit 8, may have significance to the micro-program.

The following additional registers have the indicated capabilities and connotations.

1. The MDR receives data asynchronously from memory.
2. The MDR and MAR being addressed cause the Processor to interlock with memory when they are the source or destinations of the current instruction and the Processor is requesting memory service.
3. The MAR and MLC can be incremented by two or four from the ROM micro-control.
4. The contents of the MLC can be jammed into the MAR by ROM micro-control.

3.5.7 CPU Flags. The CPU contains a flag register which is independent of the PSW flags and is manipulated by any module which attempts to affect the PSW Condition Code by activating the SCC control line of the CPU Control Bus. When the SCC control line is active, the state of the VCC, CCC, GCC and LCC are unconditionally jammed into the CPU flag register and conditionally into the PSW Condition Code. The changing of the PSW is controlled by the micro-programmer by the E field of the micro-instruction. The state of the CPU flags can be individually tested by the Module 0 instructions.

3.5.8 Arithmetic Module (ALU) Programming. The Arithmetic Logic Unit (ALU) is a standard module in the Model 80 hardware. It is addressed as Module 1 in the module field of the instruction and is capable of 20 functions. Communications with the ALU is asynchronous. By design, the ALU is never busy and for the majority of ALU functions, response is within 100 nanoseconds. (This allows an ALU referenced instruction to be completed in 200 nanoseconds.)

For functions which require more than one ALU cycle (i.e., shifts, rotates, and multiply/divide), the ALU does not respond with a finish signal until the completed results are on the S Bus.

Multiply/divide and extended shift operations can be performed only on the 24 general registers and must address the same register pair on both the A and S Busses. The same restrictions that apply to these operations at the user level must be adhered to at the micro level.

A user emulated multiply/divide instruction is micro-coded by selecting the ALU (Module 1); addressing the UDR on the S Bus, the UDRP1 onto the A Bus, the USR onto the B Bus, and the required function code for the operation. When the ALU signals its completion, the results have already been deposited in the UDR.

To implement a shift or rotate instruction, the register to be manipulated is addressed onto the A Bus, the shift count is put onto the B Bus, and the S Bus is addressed to the destination register. For extended shifts, the same register pair must be addressed on both the A and S Busses, the even register being addressed to the S Bus, and the odd register to the A Bus.

The ALU generates valid CPU flags for all instructions. The C flag is gated as MSIG.

F FIELD	OPERATION
0000	Subtract
0001	Add
0010	*Subtract with carry (employs CPU flags)
0011	*Add with carry (employs CPU flags)
0100	Not used
0101	Logical AND
0110	Logical Exclusive OR
0111	Logical OR
1000	*Logical shift right
1001	*Logical shift left
1010	*Rotate right
1001	*Rotate left
1100	*Arithmetic shift right
1101	*Arithmetic shift left
1110	*Signed multiply
1111	Signed divide

*When used in conjunction with the K bit of the RRC instruction, shifts are double precision, multiply is unsigned, and the C, G and L of the PSW are used for add and subtract with carry.

3.5.9 I/O Module Programming. The I/O module performs a multiplicity of functions. In general, it is addressed to communicate with the multiplexor channel. It has the additional capability of performing byte manipulations for the CPU both in conjunction with an I/O exchange and without one. Furthermore, the I/O module contains the Machine Control Register (MCR) which stores machine trouble conditions and interrupts the CPU. The contents of the MCR can be sensed, tested and cleared. Module Number 2 has been assigned to the I/O module.

Multiplexor Channel. The Multiplexor Channel, generated on the I/O module, is operationally identical to the standard INTERDATA Multiplexor Bus in all respects. The Multiplexor Bus is a byte or halfword-oriented I/O system which communicates with up to 255 peripheral devices.

A single instruction from the CPU contains the device address, the encoded function, and up to 16 bits of output data when needed. The Multiplexor Bus generator provides single or multi-cycle operation to address the device, transmit the decoded function, send or receive over 16 bi-directional data lines, and synchronize the exchange.

The normal byte or halfword operation consists of an address cycle and a data cycle. However, during a Read/Write block sequence, the address cycle is not used. For halfword functions (RDH/WDH) with a byte oriented device controller, two data cycles are used to transfer the halfword.

Byte Manipulation. The I/O module has the capability of performing byte manipulation both in conjunction with an I/O operation and without one. The byte steering is under control of the least significant memory address bit in the MAR and also the KSIG line. For halfword operations, this manipulation is inoperative but the double data cycle with packing/unpacking results when the Halfword (HW) test line is inactive.

I/O Module Function Codes. The encoded I/O module functions and the byte manipulations are described in Section 3.7.3.

Machine Control Register (MCR). An interrupt on Machine Malfunction (MMF) is generated when Bit 12, 13, 14, or 15 in the Machine Control Register (MCR) is set. The sense MCR (SMCR) function gates MCR (04:05) to S(04:05), MCR(08:15) to S(08:15), and MCR(12:15) to CC(C, V, G, and L). The CMCR function clears MCR(11:15), where there are ONEs in B(11:15). The system initialize SCLR0 clears all the MCR except the strap bits.

The MCR bits are assigned as follows:

BIT	MNEMONIC	MEANING
MCR15 (L)	EPF	Early PPF
MCR14 (G)	IPF	Instruction parity fail (memory)
MCR13 (V)	DPF	Data parity fail (memory)
MCR12 (C)	IA/STF	Strap selection; either or both [IA=Illegal Address (memory)]
MCR11	STF	STRT time out fail
MCR10	CATN	Console attention (display controller)
MCR09	ARST	Auto restart (strap)
MCR08	Spare	(strap)
MCR05	BNKB	Bank B (testable strap for DCS)
MCR04	BNKA	Bank A (testable strap for DCS)

Start Timer (STRT). The STRT timer (35 microseconds) is activated whenever the CPU sends out the STRT signal to the various system modules (ALU, IOU, etc.) and is cleared by the MFIN signal from the module. Should the time out occur before MFIN arrives, on non D Bus operations, Bit 11 of the MCR is set and a pseudo MFIN signal restarts the CPU clock. If STF is strapped into MCR12, the MMF interrupt is also generated.

In the case of a STRT time out during a D Bus operation, the MCR is not changed. However, the False Sync code (0100/CVGL) is placed on the Condition Code Bus and a pseudo MFIN restarts the CPU clock.

3.6 Processor Block Diagram Analysis

3.6.1 CPU (Figure 3). The architecture of the Processor is structured about four busses which provide intercommunication between the CPU and the remaining modules.

The CPU selects the module via the Control Bus (C Bus), specifies the function, and signals that data is available on the A and B Busses. The addressed module signals when it has completed its function and transmits flag type data back over this bus.

The A Bus and B Bus contain the two operands offered simultaneously to the addressed module to be manipulated. These busses reflect the data captured by the A latch and B latch registers. Most of the CPU registers can be gated onto the A and B Busses.

Data from an addressed module (exclusive of the ALU) is returned to the Processor via the S Bus. This bus is piped onto the ST Bus along with the ALU results to form the true result bus of the CPU. The ST Bus is gated to most of the CPU registers as a source input.



Figure 3. Model 80 Block Diagram

The ROM Instruction Register (RIR) is a 32-bit register that latches the current instruction read from the control store memory to provide the control gating for each instruction. Data can also be gated from the control memory onto the B Bus for indirect data fetches. One of the many functions performed by the encoded instruction is register gating. This is performed by the select logic to encode the A, B, and S SEL lines, these lines determine which registers are gated onto the A and B Busses, and which register is the S Bus destination.

The ROM Address Gates (RAG) select the address of the control store to be interrogated next. Inputs to the RAG may be the ROM Location Counter (RLC) to select the next instruction, certain bits of the RIR for branching, the B Bus for indirect addressing or branches, the translated vector for the next user instruction to be emulated (XLTR), or interrupt trap address from the interrupt logic.

The ROM Location Register (RLR) preserves the address of the current instruction. It is loaded with the address of the current instruction every time the RIR is loaded, except when the instruction is an interrupt or execute type which do not alter the ROM Location Register. The RLR is gated to the RLC to perform RLR+1 for the next sequential instruction.

The 16 general user registers and the 8 general micro-registers are contained in the A stack and B stack. This is a redundant pair of registers, implemented as such to allow gating of any two registers of the machine simultaneously onto both the A Bus and B Bus. Gating of these stacks is controlled by the A, B, and S SEL lines, just as the other A, B, and S source and destination registers.

The Program Status Word register (PSW) is an architectural feature of the user level machine. Certain bits of the PSW are used to mask interrupts, control the privileged mode of the Processor, and to contain the Condition Code of the user level program. This register can be gated to/from the A, B, and S Busses. The Condition Code portion can also be loaded independently of the register addressing.

The Memory Location Counter (MLC) aids the emulation capability of the Processor. It is used to contain the memory location of the current user level instruction. In addition to being capable of being gated to/from the A, B, and S Busses, this register may be incremented by two, incremented by four, or jammed into the Memory Address Register (MAR) under micro-control of the programmer.

The Memory Address Register (MAR) must contain the address to be used by the main memory for a read/write operation. This register can be loaded from the S Bus or the MLC, and may also be incremented by micro-control of the programmer. The manipulation of this register is interlocked with the memory operation by hardware to remove timing restraints from the micro-programmer.

The Memory Data Register (MDR) is loaded from the S Bus with data to be written into the main memory, or it is loaded from the Memory Data Bus with the contents of the addressed memory on a memory read operation. This register may be gated onto the A or B Bus of the Processor, and, like the MAR, hardware interlocks remove the timing considerations of the memory system from the micro-programmer when this register is referenced.

The User Instruction Register (UIR) stores the eight bit op-code of the next user instruction to be emulated. It is loaded from memory when a read operation is designated as an instruction fetch by the micro-code. The eight bit op-code is translated by the XLTR hardware to a 1/128 vector which designates the beginning address of the emulation sequence for a particular instruction. The eight bit op-code is also gated to a Privileged/Illegal ROM which is coded to detect these types of instructions and cause an interrupt to the Processor.

The Memory User Destination Register (MUDR) and Memory User Source Register (MUSR) store the destination and source fields of the next instruction to be emulated when it is read from memory. This data is transferred to the User Destination Register (UDR) and User Source Register (USR) at the beginning of a new emulation sequence to provide residual control for the instruction.

Memory Control is effected by the micro-control field of the micro-instruction. The ability is provided to cause data read, data write, and instruction read. When an instruction read is designated, the main memory passes to the Processor the data specified by the MAR plus the data at MAR+2. The Processor stores the first 16-bits in UIR, MUDR, and MUSR and the second 16-bits in the MDR in anticipation of a 32-bit instruction. If the instruction is found to be a 16-bit instruction, the contents of the MDR is ignored.

3.6.2 ALU (Figure 3). The ALU is a standard module of the Model 80 and provides the basic arithmetic/logic capability. It communicates with the CPU over the A, B, S, and C Busses in a manner identical to other modules. In reality, the A, B, and ST Busses and the A and B stacks are generated on the ALU board, although conceptually, they belong to the CPU architecture. The ALU takes advantage of its proximity to these resources by manipulating them when implementing shift and multiply/divide type instructions.

The ALU becomes active when it recognizes its address on the Control Bus (Module Number 1), and the CPU signals start (STRT). The function to be implemented is determined from the Control Bus.

ALU functions may be of two types. The simple functions (add/subtract and logical) cause the ALU to immediately return a module finished signal (MFIN). For these type of instructions, the A and B Busses are gated through the ALU, and the required function is performed by sequential gating onto the ST Bus.

For the complex type functions (multiply/divide and shift) the ALU clock is enabled and a hardware sequence is entered to perform the required operation. For these operations, the Multiplier/Quotient Shift Register (MQ) and the A latch registers are used as a 32-bit shift register. The shift gates are used to shift the A Bus or the Sum Bus right or left back into the A latch and onto the A Bus again as determined by the ALU algorithms. In the case of multiply/divide and extended shift type instructions, the ALU stores the most significant half of the completed results before signaling the CPU withMFIN. The least significant half is dumped onto the A Bus from the MQ register and gated through the ALU onto the ST Bus when MFIN is activated.

3.6.3 IOU Board (Figure 3). The IOU board contains the I/O Control, the Display controller, the TTY controller, the Machine Control Register (MCR), the Power Monitor and the Start Timer.

The Display and TTY controllers have access to the CPU via the Multiplexor Channel D Bus and the I/O Control in the same manner as other peripheral device controllers. The Display controller provides a visual display of the contents of all system registers and any main memory location, together with the capability of manually entering data and programs. It shares D Bus drivers/receivers with the TTY controller and signals the CPU directly with the Display (DSPLY) interrupt. The Console Attention (CATN) signal appears as Bit 10 of the MCR.

The TTY controller, which supports the Model 33/35 Teletype, provides serial/parallel conversion and all standard TTY control features. It contains a full character buffer in the receive mode to permit a program service interval of one character time (100 milliseconds). The detailed descriptions of the Display and TTY controllers are covered in Sections 4 and 5.

I/O Control. The I/O Control performs a multiplicity of functions. The main function is to generate Multiplexor Channel D Bus from the CPU busses whenever it is addressed by Module Number 2 and the proper function selections are made. The control also performs byte manipulation for the CPU both in conjunction with an I/O operation and without. Common function decoders also generate signals to sense/clear the MCR (which stores machine malfunction conditions), to set the system Stop flip-flop with a Power Down/Initialize function (FPOW), and to gate four bits of the B Bus (12:15) to the front terminal strip of the chassis for external signaling purposes; e.g., multi-CPU operations.

Four function select lines together with the KSIG line pick 1 of 32 possible functions as shown on Table 3.

TABLE 3. I/O CONTROL FUNCTIONS

FSEL0X		FUNCTION	
	0 1 2 3	KSIG=0	KSIG=1
0	0 0 0 0	RD	RDR
1	0 0 0 1	WD	WDR
2	0 0 1 0	SS	SSR
3	0 0 1 1	OC	OCR
4	0 1 0 0	RDH	*STBR
5	0 1 0 1	WDH	*LBR
6	0 1 1 0	ACK	*LDWAIT
7	0 1 1 1	*SMCR	*CMCR
8	1 0 0 0	RDA	RDRA
9	1 0 0 1	WDA	WDRA
A	1 0 1 0	SSA	SSRA
B	1 0 1 1	OCA	OCRA
C	1 1 0 0	RDHA	*STB
D	1 1 0 1	WDHA	*LB
E	1 1 1 0	DACK	*EXB
F	1 1 1 1	*POW	*POUT

*Functions that do not require operation of the Multiplexor Channel D Bus.

The D Bus functions may be performed with or without an address cycle depending upon the state of FSEL00. KSIG is used to specify register type operations or to distinguish between the halfword functions (RDH/WDH) and some non-D Bus operations (STB/LB).

The function mnemonics are listed below.

MNEMONIC	FUNCTION	COMMENT
RD/RDA	Read Data	byte/indexed
WD/WDA	Write Data	byte/indexed
OC/OCA	Output Command	byte/indexed
SS/SSA	Sense Status	byte/indexed
RDR/RDRA	Read Data	byte/register
WDR/WDRA	Write Data	byte/register
OCR/OCRA	Output Command	byte/register
SSR/SSRA	Sense Status	byte/register
ACK	Acknowledge Interrupt	byte/register
RDH	Read Data Halfword	two data cycles for byte controllers
WDH	Write Data Halfword	two data cycles for byte controllers
DACK	Data Channel Acknowledge	includes an automatic RDH
STB	Store Byte	halfword/indexed
LB	Load Byte	byte/indexed
STBR	Store Byte	halfword/register
LBR	Load Byte	byte/register
SMCR	Sense Machine Control Register	
CMCR	Clear Machine Control Register	
EXB	Exchange B-Bytes	
LDWAIT	Load Wait Flip-Flop	B (00) to FWAIT
POW	Release Initialize Relay	
POUT	Gate Output Pulses	

I/O Control/Operation. When the I/O Control is addressed and given a D Bus function code, it creates a one, two or three cycle Multiplexor Channel operation. The device address on A Bus (08:15) is gated to D Bus (08:15) together with the ADRS control line whenever address type functions are specified. The returned SYN signal terminates the address cycle and initiates the next control function (DA, DR, CMD or SR). Delay timing within each cycle insures that the relationship of the control line and D Bus signals meet the Multiplexor Channel Timing requirements.

The halfword functions (RDH/WDH) have a single data cycle when the Halfword (HW) test line is active and two data cycles when a byte oriented controller is addressed.

Output data is gated from the B Bus to the D Bus. The input data is gated from the D Bus to the input Data Register and then through the S Multiplexor (MUX) to the S Bus. In the case of a sense status operation, Data Register Bits 12:15 are also gated to the Condition Code (CC) Bus via the CC MUX. On all other D Bus operations, four zeros are placed on the CC Bus together with the CC strobe (SCC0). These zeros clear the CPU flag register but do not enter the PSW unless the CPU Enable bit is set.

At the end of the operation, the I/O Control returns a MFIN signal to restart the CPU clock.

The ACK function generates a single cycle on the D Bus while the Data Channel Acknowledge (DACK) function results in simultaneous ADRS and DACK signals followed by an automatic RDH cycle. The active state on the DCR line from the Data Channel selected indicates a request for a memory read, at the address specified by the RDH. The memory read-out data is sent to the Data Channel on a subsequent WDH operation. Should DCR not be active, the CPU sends an RDH function after the termination of the DACK operation. The DCR signal, when present, is gated to the CPU on the MSIG line.

The non-D Bus byte-manipulation functions set up combinational logic in the S MUX. When the decoded STRT signal is received, selected bytes from the A and/or B Bus are gated to the S Bus and the MFIN signal is returned to the CPU. This operation normally removes the CPU clock inhibit before the next clock pulse occurs so no clocks are skipped. Should a malfunction result in a delayed or missing MFIN signal, the clock inhibit is already in effect and the next clock pulse does not occur until MFIN is received at the CPU. The case of the missing MFIN is covered in the section of the Start Timer.

Start Timer. A 35 microsecond timer is started by the STRT signal and cleared by the MFIN signal from any selected module. Should the timer run out before the MFIN signal arrives, a malfunction exits; i.e., nonexistant module, circuit trouble, or no SYN return from the Multiplexor Channel. If a D Bus function was called for, the False Sync code (0100/CVGL) is placed on the CC Bus and a pseudo MFIN signal is sent to restart the CPU clock. For a non-D Bus operation, the Start Time Fail (STF) bit is set in the Machine Control Register (MCR 11), and a pseudo MFIN signal is sent to restart the CPU clock. If STF is strapped into MCR 12, the MMF interrupt is also generated.

The timer is inhibited during the Early Primary Power Fail (EPF)/Primary Power Fail (PPF) operation since the initialize relay operate/release times are longer than the timer period. A manual inhibit may also be used when the Model 80 Test Set is in use.

Machine Control Register. The Machine Control Register (MCR) consists of five flip-flops, four straps, and the Console Attention (CATN) lead from the Display controller. MCR bit assignments are:

BIT	MNEMONIC	MEANING
15	EPF	Early Primary Power Fail
14	IPF	Instruction Parity Fail
13	DPF	Data Parity Fail
12	IA/STF	Illegal Address and/or Start Timer Fail
11	STF	Start Timer Fail
10	CATN	Console Attention
09	ARST	Auto Restart (strap)
08	spare	spare (strap)
05	BNKB	Bank B (strap)
04	BNKA	Bank A (strap)

The IPF, DPF and IA flip-flops store signals received from the Memory Bank Controller (MBC). Signals to set the EPF and STF bits are generated on the IOU board by the Power Monitor and Start Timer circuits. The composite bit, MCR12, can be strapped to represent IA, STF, or both. MCR11 is always set by STF. The testable straps are wired for logical 1 or 0 as required. A Machine Malfunction (MMF) interrupt is generated when any of the Bits 12, 13, 14 or 15 are true. The SMCR function gates MCR(12:15) to the CC Bus, MCR (08:15) to S(08:15), and MCR(04:05) to S(04:05). The CMCR operation clears MCR(11:15) where there are ONES in B(11:15). This permits selective clearing of some bits while the rest of the MCR continues to monitor other machine functions without loss of data.

Power Monitor. The Power Monitor contains the primary power fail detect circuits, the system initialize relay and the associated delay circuits used to control the relay amplifier. This logic provides an orderly system shutdown whenever the system is initialized or when power is turned off or lost.

The 12VAC input from the CPU logic supply, through an interlock on the memory supply, is monitored for low line voltage. When trouble is detected, the EPF bit is set in the MCR to create an MMF interrupt. After approximately 1 millisecond, the PPF interrupt is generated and the relay release operation is begun. The POW function also initiates the release operation.

For multi-CPU systems, the various Power Monitors may be interconnected for proper sequencing of the subsystems.

3.7 Functional Diagram Analysis

This section describes the major functional areas of the Processor. The descriptions refer to Functional Schematics 35-403D08 (CPU), 35-404D08 (ALU), and 35-405D08 (IOU); and to the charts and figures provided in this section. Unless otherwise specified, references are to the schematic for the module under discussion. Reference is by schematic sheet number and coordinate in parenthesis. For example; STRB0 (1K2), in Section 3.7.1, refers to the CPU clock signal found on Sheet 1 at coordinate K2 of CPU Functional Schematic 35-403D08. A list of mnemonic description is tabulated for each set of schematics. These descriptions do not attempt to define each mnemonic explicitly.

Note that in INTERDATA functional schematics, the last character in the mnemonic symbol designates the logic level when the signal is active. For example; TACK0 is Transmit Acknowledge and the last character (0) indicates that when TACK0 is active the line is at a logical ZERO level.

3.7.1 CPU (refer to Functional Schematic 35-403D08).

ROM State Control. The CPU control logic is governed basically by pairs of flip-flops which determine the current state of the Processor. The CPU can be in one of four states determined by the configuration of two elements RSA (1H5) and RSB (1H8).* These two elements are encoded to form ROM States RS00 thru RS03.

The four states of the Processor are represented in Figure 4.



Figure 4. CPU State Diagram

The basic functions of the CPU can best be described by correlating the significant logical events of the Processor to this diagram.

RS00 — An instruction sequence begins in RS00. The ROM Instruction Register (RIR) is always loaded with a new instruction from the control store on the transition to RS00. This state constitutes instruction decoding time. Module number and function selects are gated to the Control Bus, the registers to be gated onto the A and B Busses are decoded and gated onto the A latch and B latch Busses. Logical decisions are made as to the next state transition, micro-control of memory and interrupt recognition. All micro-control of main memory with the exception of data read and data write is accomplished on the transition from RS00. It is also at this time that data is transferred to the A and B Busses. The CPU may enter any state when exiting RS00.

1. RS00 to RS00. When an interrupt is recognized, the current instruction is abandoned and the instruction at the interrupt vector is gated to the RIR. It is important to note that the contents of the RLR is preserved on an interrupt, and the effect is an execute of the interrupt vector instruction.

2. RS00 to RS02. The CPU always makes this transition when the current instruction calls for a read or write to control store memory (see Sections 3.5.2 and 3.5.4).

3. RS00 to RS03. This transition is made when the module to be referenced is not the CPU itself and one of the operands does not have to be retrieved from control store.

4. RS00 to RS01. When the CPU itself is referenced (branch instructions), the transition is always from RS00 to RS01.

*To provide fan out for these signals, several versions such as RSAW, RSAX, RSAY, RSBX, and RSBY are found in the logic. Reference is only made to RSA and RSB.

RS03 — ROM State 03 is in effect Start (STRT) to the Control Bus. This state is only entered to communicate with another module. During this state, the CPU is inactive and waits for the addressed module to signal completion of its function (MFIN) (1D2). It is also during this time that the next instruction is read from the control store in anticipation of the transition to RS00. When the addressed module returns MFIN, and all events indicate that the next instruction is available to the RIR (see Clock Timing), the transition from RS03 occurs.

1. RS03 to RS01. This transition only occurs when the instruction type is a conditional transfer (RRX) and prevailing conditions indicate that the transfer will not occur (see Section 3.5.2). In this event, the transition is to RS01 to allow decoding of the next sequential instruction.

2. RS03 to RS00. This is the normal transition from RS03, it is the only possibility other than RS03 to RS01.

RS02 — ROM State 02 is only entered for the purpose of reading from or writing into control store memory. When it is entered for reading, the intent is to replace the data on the B Bus with the data stored at that address before signaling a module to Start (STRT). This is accomplished on the transition from RS02 to RS03. When this state is entered for writing, there is to be no further module communications, and the transition is to RS01 to gate the next sequential instruction from control store.

RS01 — This state may be entered from any state other than RS01. It is entered from RS00 for Module 0 (MOD0) instructions. It is entered from RS02 for Control Store Write instructions (CS WRT). It is entered from RS03 when the instruction decoded during that state is to be ignored (RRX·XFR). This state is entered solely for gating the next instruction to the RIR. The only transition from RS01 is to RS00.

ROM State Logic. The ROM State Register is initialized to RS01 by SRSC0 (1G8) on System Clear or whenever a starting address is jammed into the RLR by the test set. This register uses D type logic optimized to implement the state diagram of Figure 4. This logic implementation (Sheet 1 of 35-403D08) is tabulated in Figure 5.

TRANSITION	RSA ACTIVE D LOGIC	RSB ACTIVE D LOGIC	NOTE
RS00 to RS00	NONE	NONE	Interrupt (INT0) keeps potential logic inactive.
RS00 to RS02	NONE	INT0·RSBX0·RSAW0·MOD000	
RS00 to RS01	INT0·MOD001·RSBX0·RSAW0	NONE	Transition can only be to RS01 on MOD00 instructions.
RS00 to RS03	MOD000·RIR030·INT0·RSBX0·RSAW0	INT0·RSBX0·RSAW0·MD000	Transition can be from RS000 to RS02 or RS00 to RS03 dependent upon RIR030 (control store reference).
RS02 to RS03	RSAW0·RSBX1	RSAW0·RSBX1·RMWRT0	Any transition from RS02 sets RSA.
RS02 to RS01	RSAW0·RSBX1	NONE	
RS03 to RS01	RSAW1·RSBX1·MDSIG1·RRX1·RIR311	NONE	Conditional RRX instruction (see Section 3.5.2).
RS03 to RS00	NONE	NONE	
RS01 to RS00	NONE	NONE	

Figure 5. ROM State Control Logic

CPU Clock. The clock control for the CPU is a gated oscillator (1J2) which uses a delay line to establish the basic frequency. The basic CPU Clock (STRBO) (1K2) is adjusted for frequency and duty cycle by selectively wiring TREP0 and TWDTH0 (1F1) respectively to the delay line taps. The factory adjustment selects a 10MHz frequency with a 40% duty cycle. TWDTHA0 controls the width of the RIR strobe and is adjusted for 20 nanoseconds. This allows maximum time for the return of MSIG to the CPU on RRX type instructions (2C6). The CPU employs asynchronous communications external to itself, and as such, certain conditions inhibit the clock from free running. To inhibit the clock, KL1 (1H3) must appear active before the generation of the next active STRB0. In addition to providing for an inhibit input from the test set (INHCLB0) (1G3) and the expansion control store (INHCLA0) (1G3), KL1 may be activated by SRSC0 (1G8) on System Clear or a composite signal KLCLK0 (1F3), the memory timing and addressed module interlock. The KLCKL0 signal provides the asynchronous capability to the CPU and in effect inhibits the clock under the following conditions.

1. STRT active and the addressed module has not responded with finish (RS031·MDFIND0).

2. The Processor is waiting to begin another emulation but the control store vector is not yet available from main memory (RSAW1·D1·IWAIT1).

3. The MAR or MDR is a source or destination register and the memory is still busy (CREQ1·PK1·RS001).

4. The micro-control is attempting to manipulate memory or its registers and the memory is still busy [CREQ1·RS001 (MC001+MC011+MC021+MC031)].

Main Memory Control. Main memory, in keeping with the philosophy of asynchronous external communications, is designed to be request/response. Memory control is not implicit but rather must be explicitly designated by the micro-programmer via the MC field of the micro-instruction (see Section 3.5.3). The following constitute the memory interface.

1. CREQ0 (1R6) Control Request to Memory. Main memory recognizes a request from the CPU when CREQ0 is active. CREQ0 is made active at the transition from RS00 when the request is for a new instruction to emulate (CFTCH) or at the transition from RS01 or RS03 when the request is for data read/write. When the request is for an instruction, the memory transmits two successive words of data back to the Processor: the contents of the address specified by the MAR, plus the contents of the next sequential location. CREQ0 is held active until all the data requested is returned from memory. CREQ0 is made conditional to aid the emulation task by inhibiting the request for an instruction fetch when the request is issued by a branch micro-instruction unless the branch fails to pass (PASS0).

2. CFTCH0 (1R4) Control Fetch to Memory. CFTCH active in conjunction with CREQ informs the memory that this request is for a 32-bit instruction rather than 16-bits of data.

3. CWRT0 (1R8) Control Write to Memory. This line is active on a 16-bit data write to memory to distinguish from a read request.

4. CRDY (1K3) Control Ready from Memory. CRDY informs the Processor that data is valid on the Memory Bus during a read cycle or that the memory has completed the cycle during a write.

5. MCLR1. An internal control flip-flop used to achieve asynchronous timing.

The Memory Address Register (MAR00:15) (Sheet 9) can be loaded from the S Bus when it is designated as the destination register by an instruction or it can be jammed from the MLC by micro-control. This is achieved by multiplexing this data to the set inputs (Sheet 9) and encoding the desired clocking signals; MARCKA (9E6), MARCKB (9D7), and MARCKC (9D7). The MLC is jammed to the MAR at the transition from RS00. The S Bus is loaded at the transition from RSA. This counter is implemented in MSI logic with the exception of the least significant two digits. This configuration allows the capability of incrementing the register by either two or four by the micro-control. Incrementing the MAR is always effected when exiting RS00.

The Memory Data Register (MDR00:15) (Sheet 8) can be loaded from the S Bus at RSA when it is addressed as the destination register or it can be loaded from the Memory Bus by the logic CRDY1·MWRT0. It is bi-directionally gated onto the Memory Bus by the logic CREQ1·MWRT1.

Control Store Addressing and Latching. The control store is addressed from the ROM Address Gates (RAG04:15) (Sheet 4) which gate the proper addressing field for the data to be read. Table 4 lists the various address fields and the conditions which cause them to be gated. Note that the logic tabulated is the effective logic and may have been derived from higher encoded gating.

TABLE 4. ROM ADDRESS GATE CONDITIONING

CONDITION	RAG04·09 LOGIC	RAG10·15 LOGIC
ADDRESS LINK	RSA1·PASS1·RGLNK0 (RIR31, 20:24)	RSA1·PASS1 (RIR25:30)
REGISTER LINK	RSA1·PASS1·RIR030 (B03:08)	RSA1·PASS1·RIR030 (B09:14) RSA1·PASS1 (RIR 25:30)
READ/WRITE	RSA0·RSB1 (B03:08)	RSA·RSB1 (B09:14)
NEXT SEQUENTIAL INSTRUCTION	RSA1·PASS0·D0 (RLC04:09)	D0·PASS0·RSA1 (RSB1+RRX0) (RLC10:15)
RRX TRANSFER	RSA1·PASS·D0 (RLC04:09)	RSA1·RSB1·RRX1 (RIR25:30)
INTERRUPT VECTOR	RSA0·RSB0·INTR1	RSA0·RSB0·INTR1 (TRAP13:15)
EUMULATION VECTOR	RSA1·D1·PASS0 (UIR00:07)	RSA1·D1·PASS0 (UIR00:07)

The following peculiarities should be noted in reference to Table 4.

1. When gating the RIR (20:31) for Address Link, RIR31 is the MSB of the address, while the LSB to the second MSB are derived from RIR20:30 respectively.

2. When gating B03:14 for a Register Link, Bits 25:30 of the RIR are NORed into the least significant address portion to provide logical arithmetic possibilities.

3. When the emulation vector is gated to the RAG, a logical translation is performed upon the UIR in the standard option to compress the number of potential vectors from 256 to 128, while the non-standard (see simplified logic, Figure 6) provides 256 vectors (even address from '000' to '1FE' non-translated). The translated vectors can be derived from Table 5.

TABLE 5. OP-CODE TRANSLATION VECTORS

OPCODE (HEX)	CONTROL STORE VECTOR (HEX)
0n	00+2n
2n	20+2n
4n	40+2n
6n	60+2n
9n	00+2n+1
Cn	80+2n
Dn	C0+2n
En	A0+2n



NON TRANSLATE		TRANSLATE	
UIR	TRAP	UIR	TRAP
Z	I5	X15	I5
7	I4	7	I4
6	I3	6	I3
5	Z	5	Z
4	Z	4	Z
3	Z	2	Z
2	Z	X9	Z
I	Z	X8	Z
0	Z	Z	I
Z	I	Z	Z
Z	Z	Z	Z
Z	Z	Z	Z

Figure 6. Model 80 CPU RAG Options

The ROM Location Register (RLR) (Sheet 4) preserves the continuity of the control store program by storing the address of every instruction gated onto the RD Bus when the RIR is loaded. There are two notable exceptions to this:

1. Execute. When the instruction being performed is an execute link type instruction, the address of the instruction to be executed is inhibited from loading into the RLR. This causes the instruction following the execute link to be performed sequentially after the executed instruction (if the executed instruction is not another execute or branch type instruction).

2. Interrupts. When an interrupt is recognized, the instruction at the trap address is loaded into the RIR, but the address is not loaded into the RLR. This effectively causes the instruction at the trap address to be executed while preserving the address of the interrupted sequence if desired.

   The RLR may also be jammed through the Set/Reset inputs from the test set. The ROM Location Counter (RLC04:15) (Sheet 4) is an MSI counter gated to add one to the RLR to provide an increment to the next sequential instruction. Note that the carry into the counter (08F-07) (4B7) provides a test point which may be temporarily grounded to inhibit the counter from counting. This is provided to allow the CPU to be cycled under test on a single instruction. Note also that the RLC is gated onto the S Bus (Sheet 4) when the CPU is addressed during RSA to provide the Link address to be saved in a register. The register write gating function (REGWT1) (1F5) is active at this time to enable the writing of the selected register.

   The ROM Instruction Register (RIR) is a 32-bit register which latches the current instruction to be executed. It is loaded on every transition into RS00 with the data presented on the RD Bus by the control store.

Interrupts. The Model 80 employes a priority interrupt scheme which can acknowledge eight interrupts.

The externally generated interrupts (all except PRIV/ILEG) are latched in two registers (15T and 16T) (3G3) for the period of time they are interrogated and are input to a priority encoder (3K4), after masking with the appropriate PSW bits, to generate an address for the highest priority interrupt pending. These interrupts are enabled as a group by ENBINT0 (3N2) whenever a new instruction is to be decoded (D1·PASS0·RSA0) so that any interrupts pending are fielded before the next instruction is recognized. They are disabled when any interrupt is recognized (INTA1+INTB1) or at the beginning of a new emulation sequence (D1·RSA1). These interrupts may also be enabled/disabled by Module 0 instructions (KEB1·RIR170·RIR191, or KEB1·RIR170·RIR191) (3H1) under control of the micro-program.

The group interrupt enable (INTEBL0) (3R3) allows the Processor to recognize one of these interrupts by enabling the priority encoder (19-074) (3K3) to gate GINT1. INTEBL0 must be held active after the interrupt is recognized and ENBINT0 is removed so that the interrupt vector trap (13:15) remains present until the interrupt instruction is loaded in the RIR. This is accomplished by the logic INTEBL0=ENBINT0+INTA0.

The PRIV/ILEG interrupt is the lowest priority interrupt and can be recognized only when an instruction is decoded. A PRIV/ILEG instruction is recognized when the op-code of the instruction (UIR00:07) is applied to the PRIV/ILEG ROM (3J1) and reads out a word coded as either Privileged or Illegal. A Privileged instruction can only be detected when PSW 071 is active. When either of the two conditions is detected, INTB0 is set to activate the interrupt mechanism.

The presence of an interrupt pending is detected by INTR1=INTA1+INTB1 which causes the ROM state to remain in RS001 for an additional cycle and the trap (13:15) to be gated to the control store to fetch the interrupt instruction.

ASEL and BSEL (Sheet 5), and SSEL (Sheet 10). These control lines provide the steering for all the registers of the CPU. They control which registers are gated onto the A Bus (ASEL00:04) and B Bus (BSEL00:04) and which register receives the results from the ST Bus (SSEL00:04). It should be noted that ASEL and BSEL are only active during RSA0, and SSEL is only active during RSA1.

The conditions necessary to cause the various selections on each of these busses are tabulated in Table 6.

TABLE 6. REGISTER SELECTION

BSEL GATING	
BSEL EQUIVALENT	CONDITIONS NECESSARY
RIR(20:24)	Not immediate instruction and B field of instruction does not specify YX, YX, or YDP1.
USR(12:15)	Not immediate instruction and B field specifies YS or B field specifies YX and USR (12:15) does not contain all zeros.
UDR(08:10), 1	Not immediate instruction and B field specifies YDP1.
$K=1B_{16}$	Immediate type instruction.
$K=1F_{16}$	Not immediate instruction and B field specifies YX and USR(12:15) contains all zeros.
K=0	RSA1

ASEL GATING	
ASEL EQUIVALENT	CONDITIONS NECESSARY
RIR(11:15)	A field of instruction does not specify YD or YDP1.
UDR(08:11)	A field of instruction specifies YD.
UDR(08:10), 1	A field of instruction specifies YDP1.
K=0	RSA1

SSEL GATING	
SSEL EQUIVALENT	CONDITIONS NECESSARY
RIR(06:10)	Not module zero instruction and S field does not specify YS, YD, or YDP1.
RIR(11:15)	Module zero instruction.
USR(12:15)	Not module zero instruction and S field specifies YS.
UDR(08:11)	Not module zero instruction and S field specifies YD.
UDR(08:10), 1	Not module zero instruction and S field specifies YDP1.
K=0	RSA0

ALCH Bus/BLCH Bus (Sheet 6). Data is gated onto the A Bus and B Bus from the ALCH and BLCH registers respectively. These registers latch the data presented on the ALCH (00:15) and BLCH (00:15) Busses. These busses can have a number of sources. Data is loaded onto these busses in the CPU when the source comes from the PSW, MDR, MAR, MLC, UDR, or the USR. The CPU uses the encoded ASEL and BSEL lines to determine which registers are to be gated, and uses tri-state MSI devices to multiplex this data during RS001 (Sheet 6).

Data may also be gated onto these busses from the users general registers or the micro-registers (ASTK and BSTK) which resides on the ALU board during RS001 if the stacks are so addressed via ASEL and BSEL.

Data may be gated onto the B Bus at RS021 (within the ALU) when data is fetched from control store.

The ALU also manipulates these busses from its shift gates for multiply/divide and shift type instructions.

Processor Registers. The Memory Data Register (MDR) and Memory Address Register (MAR) have been described in this section under Main Memory Control.

The Memory Location Counter (MLC) (Sheet 9) by convention is used to preserve the memory location of the current user level instruction being emulated. This register may be loaded onto both the A and B Busses and loaded from the S Bus by micro-instruction. This register can also be jammed into the MAR or incremented by micro-control during RS001. The register may be incremented by two along with the MAR if the micro-control also requests an instruction read. (Refer to Section 3.5.3.) It may also be incremented by four under micro-control. The two LSBs of the MLC are implemented using individual flip-flops while the most significant portion uses MSI counters. This is necessary to allow the MLC to increment by two or four. When the MLC is to be incremented by four, the signal P40 (9D6) enables the CEP input, and a clock to the MSI counters (MLCCKA0) (9E1) is generated to increment the counter. When the counter is to be incremented by two, the clock for the second LSB (MLCCKB0) (9D3) is generated along with MLCCKA0, which toggles MLC14 and causes the remaining MLC bits to increment if MLC14 (9E4) is true. The counter is loaded from the ST Bus by activating LDMLC0 (9D2) and MLCCKA0 to load the MSI counters. MLC14 is loaded via the preset/clear inputs, while MLC15 is set via the D input by the clocked logic MLCCKC0 (9D3).

The Memory User Destination Register (MUDR) and Memory User Source Register (MUSR) (Sheet 8) are the primary user destination and source registers. (Refer to Figure 3.) These two registers and the User Instruction Register (UIR)(Sheet 8) are loaded from the Memory Data Bus when an instruction fetch is made from main memory. The logic IWAIT1·MRDY1 is used to strobe the data from the bus. The UIR, as was previously noted, is used to generate the vector to the starting address of the emulation sequence for that particular instruction and is in effect the op-code of the user instruction (Bits 00:07). The MUDR and MUSR store the remaining eight bits of the instruction until the beginning of the next emulation sequence.

The User Destination Register (UDR) and User Source Register (USR) (Sheet 7) are residual control registers which contain the R1 and R2 fields of the instruction being emulated. Data is strobed into these registers from the MUSR and MUDR at the beginning of an emulation sequence by the logic STRB1·REGWT1·D1. The UDR has the additional capability of being loaded from the ST Bus by the logic SSEL001·SSEL011·SSEL021·SSEL030·SSEL041·REGWT1·STROB1. This capability is necessitated by the Load/Store multiple and BXLE type instructions of the emulated language. These registers are used to select the general registers for the emulated sequence and can be gated onto the A and B Busses for arithmetic manipulation.

The Program Status Word (PSW) register (Sheet 7) contains the user Condition Code (C, V, G and L=PSW12:15) plus the interrupt masks for the user level machine (see Section 3.5.3). This register may be loaded onto the A and B Busses and loaded from the ST Bus under control of the micro-program. A peculiarity of the register exists in that the Condition Code bits may be loaded under control of the addressed module by the activation of the signal SCC0 of the Processor Control Bus when the register is not addressed as an S Bus destination and the manipulation has been enabled by the micro-control. This is accomplished by multiplexing ST 12:15 or the respective Condition Code Control Bus bits into the register via a quad 2 to 1 multiplexor (7B3) which is steered by the PSW S Bus gating signal SPSW1 (7D1).

The logic PSWCKB0=SCC1·ENFLG1·REGWRT1·STRB1+SPSW1·REGWRT1·STRB1 (7H6) controls the clocking for PSW 12:15. Control line ENFLG1 is activated when the current or a previous micro-instruction specifies the enabling of the bits via the E field of the micro-control (see Section 3.5.3). Once set, ENFLG1 remains active until it is disabled via the E field of the micro-control, or until the beginning of another emulation cycle (RSA·D1). SCC1 is activated by the addressed module when conditions determined by the design of the module require it to change the Processor flags. SPSW1 is the encoded PSW address of the S Bus destination SSEL00:04.

3.7.2 ALU (refer to Functional Schematic 35-404D08). The ALU is a standard module of the Model 80 architecture and, in fact, is one half of a sandwich board configuration linked to the other half, the CPU, by a number of inter-board connectors. Advantage of this configuration is taken by placing the A and B register stacks, the A Bus and B Bus latches, and the Processor flags of the CPU on this board and allowing the ALU to manipulate them in the implementation of its algorithms. The ALU responds to Module Number 1 when addressed over the Control Bus of the Processor. It is capable of 24 operations specified by the function select lines and KSIG of the Control Bus. These operations are listed in Table 7.

TABLE 7. ALU FUNCTION CODES

FSEL (HEX)	KSIG	OPERATION
0	X	subtract
1	X	add
2	0	subtract with carry (Processor flags)
2	1	subtract with carry (PSW flags)
3	0	add with carry (Processor flags)
3	1	add with carry (PSW flags)
4	X	unused
5	X	logical AND
6	X	Exclusive OR
7	X	logical OR
8	0	shift right
8	1	shift right extended
9	0	shift left
9	1	shift left extended
A	0	rotate right
A	1	rotate right extended
B	0	rotate left
B	1	rotate left extended
C	0	arithmetic shift right
C	1	arithmetic shift right extended
D	0	arithmetic shift left
D	1	arithmetic shift left extended
E	0	signed multiply
E	1	unsigned multiply
F	X	signed divide

Arithmetic State Register (ASR) (Sheet 6). The ALU can be in one of four states, as designated by the conditions of the state registers ASA and ASB. These are further encoded as AS001=ASA0·ASB0, AS011=ASA1·ASB0, AS021=ASA0·ASB1, and AS031=ASA1·ADB1.

When the ALU is not selected, and when it is addressed to do a simple function (FSEL000), the ALU remains in AS001. It is only when the ALU is commanded to do a complex function such as shifts, multiply or divide, (designated by FSEL001), that the ALU clock is enabled, and the arithmetic state is allowed to change from AS001. The various transitions that the counter is allowed to make are specified by the ALU algorithms in this section under ALU algorithms.

The Arithmetic State Register (ASR) is implemented in JK type logic. Obviously, the active logic must be tempered with a clock, which is only activated when the module is addressed and the function selects FSEL001 is active. It is initialized to AS001 when the ALU is not selected. The transition diagram for the ALU is shown in Figure 7 and the active logic for each transition is listed in Table 8.



Figure 7. ALU Transition Diagram

TABLE 8. ARITHMETIC STATE REGISTER LOGIC

TRANSITION	ASA LOGIC	ASB LOGIC	COMMENT
AS001 to AS021		J=AS001	Uncondition transition when clock enables.
AS021 to AS011	J=VFLG1·AS021	K=VFLG1·AS021	Divide overflow, abort operation.
	J=ESHFT1	K=ESHFT1·KS1G0·MD0	Single precision shift and end shift count.
AS021 to AS031	J=ESHFT1		Extended shift, K (ASB) inhibited by KS1G0.
	J=ACRY1		Carry from ACNT indicates end of multiply/divide cycle.
AS031 to AS011		K=AWRT1	Most significant half of result written into destination register.
AS011 to AS001	Reset=STRT1	Reset=STRT1	Reset to AS001 when CPU removes STRT1.

ALU Clock (7K5). The ALU clock is a gated oscillator whose basic frequency and duty cycle is determined by a tapped delay line. The factory adjustment sets this at a 10MHz clock frequency with a 40% duty cycle. The clock is enabled for all of the complex operations. It may be inhibited from the test set to allow the frequency to be varied. The enable logic at Gate 19S-08 (7L2) is true when the conditions ALSTRT1·FSEL001·AS010·INHACK0 are met and the result is a clock (ACLK1) (7M9) output. If the test set inhibit (INHACK0) is low before the end of the clock, the generation of the next clock is suppressed. It can be seen from this logic that the clock is also inhibited at AS011 which causes the ALU to become static in that state until the CPU removes STRT.

Arithmetic Counter (ACNT00:03, EACNT) (Sheet 8). The sequential shifting of the ALU is controlled by a module 32 counter that is enabled during AS021. It is during AS021 that the iterative operations of shift and multiply/divide are accomplished, and this counter is used to determine when the transition from this arithmetic state should occur. The counter is used in two different manners, determined by shift or multiply/divide type operations.

1. Multiply/Divide. For these two operations, the counter is initialized to a count of zero. The counter is enabled to count during AS021, and the 16th clock in AS021, as determined by ACRY1, is used to cause the transition to AS031.

2. Shift Type. For these operations, the counter is forced to the 1's complement of the count taken from the B Bus at the transition from AS001 to AS021. The most significant bit (EACNT) is only allowed to load on extended shift operations. The transition from AS021 is thus enabled when the counter reaches the count of 30_{10}, as determined by the logic of ESHFT1=EACNT1·ACNT001·ACNT011·ACNT021·AS021·MD0. From this description, it can be seen that a count of 31_{10} can only be allowed in AS021 when a shift of zero is to be implemented. In this instance, ACRY1 is used to inhibit shifting in AS021.

A, B, and ST Busses; A and B Stacks; and A and B Latches (Sheets 1:5). The Processor busses are generated on the ALU board. The A and B Busses are generated from the ALCH(00:15) and BLCH(00:15) Busses which originate in the CPU. The CPU gates data from selected registers onto these busses during RS001 and RS021. Data may also be gated onto these busses from A and B stacks on the ALU at these times if they are selected by ASEL00:04 or BSEL00:04. (ASTKL/BSTKL contain the user general registers, ASTKH/BSTKH contain the eight micro-registers of the CPU.) In addition, data is also multiplexed onto the ALCH Bus during AS021 to provide shifting of the operand to satisfy the ALU algorithm. The clock for the ALCH/BLCH registers is generated on the ALU (8N9) and integrates the CPU clock (STRB) and arithmetic clock (ACLK) to load the registers at the required times. The ALU also direct clears the BLCH and direct set/clears the ALCH from the MQ register to gate the MQ register onto the ST Bus during AS011. Data may be gated onto these busses except when inhibited by the following logic.

ALCLK INHIBIT LOGIC	
LOGIC	COMMENT
RS000·ALSTRT0	CPU can only load A Bus during RS001.
INHS0	Inhibit shift for zero count in AS021.
AS031 (DIV0+WRT0+AZR00·AZR00)	ALCH cleared for divide correction cycle in AS031.
AS001·ALSTRT1·MD0·KSIG0	Inhibit changing single precision shift operand.

BLCLK INHIBIT LOGIC	
LOGIC	COMMENT
RSA1·ALSTRT0	BLCH can only be loaded by the CPU during RS001+RS021.
AS030·ALSTRT1	BLCH can only be manipulated by the ALU at RS031.
AS031 (DIV0+AWRT1+RZR00·AZR00) (SHFTA0+AWRT1) (MULD+AWRT1)	BLCH cleared for multiply or shift divide correction cycle in RS031.

The ST Bus (Sheet 5) is generated on the ALU. The ST Bus is the integration of the S Bus and the ALU result Bus R00:15, and is the data source for all micro-programmed S Bus destinations. When the ALU is not selected, R00:15 is made inactive by the proper gating of the arithmetic devices employed by the ALU (INTERDATA Part Number 19-067).

Processor Flags (Sheet 6). The Processor flags CFLG, VFLG, GFLG and LFLG are registered in the ALU. These flags are strobed into the appropriate registers by the CPU clock STRB1 when an addressed module activates the Control Bus line SCC0. They reflect the data presented by the addressed module on CCC1, VCC1, GCC1 and LCC1 respectively. The ALU represents these flags in the following manner.

1. VCC1 (Arithmetic Overflow). This flag can only be active on an add/subtract or divide type operation and is set when the correct results cannot be contained within 15 bits plus sign. This is determined by direct setting VFLG1 in the divide algorithm (6J6), when either of the first two iterations of the divide cycle would cause the absolute value of the quotient bit to contain one as determined by SHFTA0, with the exception that it may be subsequently corrected by the logic ACNT031·AZR01·SUM0. VFLG1 may also be set at the end of the divide algorithm if the calculated sign of the quotient is incorrect. (AS011·DSIGN1 + R000.) The flag is set for add/subtract type instructions by activating VCC1 when an overflow is determined by the logic R000·A001 (B001 ⊕ SUM0) + ST001·A000 (B001 ⊕ SUM1).

2. CCC1. CCC1 is activated by the ALU for add/subtract or shift type instructions. On shift type instructions, the last bit shifted out is reflected onto CCC1. This bit is captured by the flip-flop at location (6E6) whose input is the correct bit selected by the encoded logic for a particular type shift. For add/subtract, the logic is effectively COUT1·SUM1 and COUT0·SUM0 respectively. The logic for subtract is necessitated by the characteristics of the arithmetic devices used to form the results in that a subtract is accomplished by a 1's complement add plus carry.

   The module signal (MSIG0) from the ALU is effectively the SCC1.

3. LCC1 (6A1). The LCC1 flag represents the sign of any arithmetic operation. This flag is generated by the signal GENL1 (6D8). To accomplish this feature, the sign, plus the occurence of zero in the half of the result stored during AS031 is captured in a quad latch (6C7) when this portion is written into the stack by AWRT1. The sign of this stored half is then used to represent the LFLG for extended shifts and multiply type operations. R001 is used to represent the sign of simple type operations, single precision shifts and divide.

4. GCC1 (6B1). This flag logically represents the occurrence of LCC0 and the results not equal to zero. This is implemented by GCC1=ALSTRT1 (GENL0·ZSET0). GENL0 specifies that LCC0 occurs. ZSET1 (6E9) specifies that the results cannot be zero. This is determined for multiply/divide or extended shifts by examining AZR01 captured for the first halfword during AS031 plus AZR01 for the current half of the word being stored. For add/subtract with carry, the flags (either the PSW or the Processor, as determined by KSIG) are propagated so that ZSET1 cannot be active if the previous result was not zero. For all single precision operations, AZR01 is examined to determine if the current result is zero.

SUM, LMOD00:03, AMOD and Arithmetic Elements. The heart of the ALU is built from the four bit arithmetic/logical elements (INTERDATA Part Number 19-067) (Sheet 5) and associated control logic. The arithmetic elements are used in conjunction with a one-level carry look ahead logic (INTERDATA Part Number 19-068) (5D3). When the ALU is selected, the A and B Busses are gated through these devices onto the ST Bus. When the ALU is not selected, these devices become inactive to allow the "ORing" of the R Bus and S Bus into the ST Bus. The function that these chips perform is determined by the current operation and is selected by LMOD00:03 and AMOD as per the Table 8. During non-logical operations, LMOD00:03 are controlled by the SUM latch. As shown in Table 9, SUM1 and SUM0 are allowed to be true simultaneously for logical operations. SUM is always forced true during AS011 to allow gating the A Bus onto the ST Bus. Figure 8 depicts the simplified SUM logic.



Figure 8. SUM Latch Logic Simplified

TABLE 9. AMOD, LMOD, SUM CONFIGURATIONS

ALU OPERATION	AMODE1	LMOD001	LMOD011	LMOD021	LMOD031	SUM1	SUM0
NOT SELECTED	1	0	0	1	1	1	1
AND	1	0	1	1	1	1	1
OR	1	1	1	0	1	1	1
EXCLUSIVE OR	1	1	0	0	1	1	1
ADD TYPE	0	≡ SUM1	≡ SUM0	≡ SUM0	≡ SUM1	1	0
SUB TYPE	0	≡ SUM1	≡ SUM0	≡ SUM0	≡ SUM1	0	1
SHIFT TYPE	0	≡ SUM1	≡ SUM0	≡ SUM0	≡ SUM1	*	$\overline{\text{SUM1}}$
MULTIPLY	0	≡ SUM1	≡ SUM0	≡ SUM0	≡ SUM1	*	$\overline{\text{SUM1}}$
DIVIDE	0	≡ SUM1	≡ SUM0	≡ SUM0	≡ SUM1	*	$\overline{\text{SUM1}}$

*As per algorithm during AS010, ≡1 during AS011.

MQ Register (Sheet 7). The Multiplier Quotient Shift Register (MQ) is used for all shift and multiply/divide operations. It is comprised of four MSI shift registers. The MQ register is loaded from the A Bus during AS001 by allowing both shift enable left (SEL1) and shift enable right (SER1) (7E6) to be high simultaneously. The appropriate shift enable (SEL1 or SER1) is gated high during AS021 to allow a 16-bit shift in the desired direction. Data is shifted in the register from SR0 (7C9) when the register is shifted right, and from SL0 (7H5) when the register is shifted left.

The MQ register is transferred onto the ST Bus during AS011 by unconditionally clearing the A latches, and conditionally presetting them to reflect the MQ states.

ALU Algorithms

Add, Subtract, AND, OR, and Exclusive OR. These arithmetic operations do not require the ALU clock to be generated and employ combinational logic to perform the required function. When one of these functions is to be performed (determined by FSEL000), STRT1 is used to gate MFIN0 back to the CPU, relying upon the basic CPU clock frequency to allow the operation to be performed by the arithmetic/logical elements and the results to appear upon the ST Bus before the data is strobed into the destination register. The proper mode is selected by the encoding of AMOD, LMOD00:03, and the SUM latch. When the operation to be performed is an add/subtract type, the carry state into the arithmetic element must be generated (5B9). Because the 19-067 device employs internal 1's complement add to perform subtraction, a carry in is generated for subtract. For this reason also, a carry in is generated for add with carry when the appropriate carry flag is true and suppressed for subtract with carry for the same condition.

Shift Type Operations. The ALU can perform both single and double precision shift type operations. When a shift is to be performed, the shift count is taken from the B Bus. At AS001, the A Bus is transferred to the MQ register, and if the operation is to be a double precision shift, the most significant half is loaded onto the A Bus. The A latch and the MQ are then shifted as a 32-bit register the required number of times. If the operation is a double precision shift, the most significant half from the A Bus is stored during AS031 and the sign and zero conditions are saved. During AS011, the MQ register is jammed into the A latches and transferred to the ST Bus and the flags are generated onto the Condition Code Bus. AS011 returns MFIN to the CPU. The shift algorithms are:

AS001 A00:15 ⟶ MQ00:15

B12:15 ⟶ ACNT00:03

If (KSIG1) B11 ⟶ EACNT, ALCH00:15 ⟶ A00:15

AS001 ⟶ AS021

IZR0 ⟶ 1, ILFLG ⟶ 1

AS021 If (EACNT, ACNT > 29 and KSIG1) AS021 ⟶ AS031

If (EACNT, ACNT > 29 and KSIG0) AS021 ⟶ AS011

If (EACNT, ACNT = 31) INHS0 ⟶ 0, CSAVE ⟶ 0

ACNT ⟶ ACNT+1

If (FSEL030) {
- A00:14 ⟶ A01:15, MQ00:14 ⟶ MQ01:15
- If (KSIG1 or ROTATE) A15 ⟶ MQ00
- If (KSIG0 and ARITH) A00 ⟶ MQ00
- MQ15 ⟶ CSAVE

}

If (FSEL031) {
- A02:15 ⟶ A01:14, MQ01:15 ⟶ MQ00:14
- If (ROTATE) A00 ⟶ MQ15
- If (ARITH) A00 ⟶ A00, A01 ⟶ CSAVE
- If ($\overline{\text{ARITH}}$) A01 ⟶ A00, A00 ⟶ CSAVE

}

AS031 AWRT ⟶ 1, B00:15 ⟶ 0

Σ A·B ⟶ R00:15, R00:15 ⟶ ST00:15

AZR0 ⟶ IZR0, R00 ⟶ ILFLG

If (AWRT1) AS031 ⟶ AS011

AS011 MQ00:15 ⟶ A00:15

B00:15 ⟶ 0, SUM ⟶ 1

Σ A·B ⟶ R00:15, R00:15 ⟶ ST00:15

CSAVE1 ⟶ CCC1

If (KSIG1) ILFLG1 ⟶ LCC1, SSEL+1 ⟶ SSEL

If (KSIG0) R001 ⟶ LCC1

If (LCC0 and IZR00+AZR00) GCC ⟶ 1

CCC1 ⟶ MSIG1, MFIN ⟶ 1

Multiply. The ALU has the capability to perform both signed and unsigned multiplication on two 16-bit operands. The multiplier is transferred from the A Bus to the MQ register at AS001. The multiplicand is left remaining on the B Bus.

If the multiplier is positive, a product is formed by adding the multiplicand to the shifted partial product conditional upon this operand. If the multiplier is negative, the product is formed by subtracting the multiplicand from the partial product conditional upon the 2's complement of the multiplier. The COMP flip-flop (7C4) is used to complement the multiplier.

Multiplication is accomplished by examining each successive bit of the multiplier as it is shifted out of the MQ register. A 32-bit product is formed by shifting either the A Bus or the sum of A·B back onto the ALCH and into the MQ conditional upon the current multiplier bit. When the operation is completed, the most significant portion is stored during AS031 and the least significant portion is transferred from the MQ register to the ALCH at AS01. The ALU algorithms for multiply are:

AS001 A00:15 ⟶ MQ00:15

AME, BME ⟶ 1

ACNT ⟶ 0

If (A000 or KSIG1) COMP ⟶ 0, SUM ⟶ 1

M=MQ150·SUM0·COMP0+MQ151 (SUM1+COMP1)

AS001 ⟶ AS021

AS021 ACNT+1 ⟶ ACNT

Σ A·B ⟶ R00:15

If (ACNT=15) AS021 ⟶ AS031

If (M1) R00:14 ⟶ A01:15, R15 ⟶ MQ00

If (M0) A00:14 ⟶ A01:15, A15 ⟶ MQ00

If (KSIG1·M1) COUT1 ⟶ A00

If (KSIG1·M0) 0 ⟶ A00

If (KSIG0·M1·AZR00) SUM ⊕ B00 ⟶ A00

If (KKIG0·M0) A00 ⟶ A00

If (MQ151) COMP ⟶ 0

AS031 If (WRT0) B00:15 ⟶ 0

Σ A·B ⟶ R00:15, R00:15 ⟶ ST00:15

AWRT ⟶ 1

R00 ⟶ ILFLG, RZR00 ⟶ IZR0

If (AWRT1) AS031 ⟶ AS011

AS011 MQ00:15 ⟶ A00:15 Σ A·B R00:15 ⟶ ST00:15

B00:15 ⟶ 0

SSEL+1 ⟶ SSEL, SUM ⟶ 1

ILFLG ⟶ LCC1

If (ILFLG0·IZR00+AZR00) GCC ⟶ 1

MFIN ⟶ 1

Divide. The divide algorithm is implemented by subtracting the divisor from the shifted dividend to determine if it is greater or not. When the dividend is determined smaller than the divisor, the quotient digit for that test is made zero and the dividend is shifted left again to repeat the process. If the dividend is determined to be larger, the quotient digit is made 1 and the left shifted difference is saved as the new dividend. In the implementation of signed divide, if the two operands are of unlike signs, the subtraction is performed by addition of the unlike operands and the 1's complement of the quotient is accumulated. When the complemented quotient is formed, it must be corrected to the 2's complement before it is stored in the Processor.

An obstacle in performing signed division using complementary arithmetic arises when the intermediate dividend is a negative number and both the intermediate quantities (the absolute value of the dividend - divisor) and the remainder equal zero because the logic does not detect the quotient digit of 1. When this case arises, the computed result = true quotient-1, with the remainder equal to the divisor. To detect this, a flip-flop (RZR0) (6K7) monitors this condition and is used to cause a correction cycle after AS031.

Because of the difference in scaling of the divisor (2^{31}) and the dividend (2^{15}) and the fact that the quotient and remainder must both be scaled (2^{15}), an extra division cycle is performed in AS031 to compute Q15. To properly scale the remainder, the last summation is inhibited from shifting, and in fact, if the absolute value of the Q15 digit is 1, the correct remainder is on the ST Bus the first clock of AS031. If the absolute value of the Q15 digit is 0, the correct remainder is on the ALCH, and the BLCH is cleared to allow the contents of ALCH to gate to the ST Bus. It is at this time also that the ALCH may be cleared to cause a correction for the RZR0 error described previously. The algorithms for divide are:

AS011 A00:15 ⟶ MQ00:15, ALCH00:15 ⟶ A00:15

ACNT ⟶ 0, RZR0 ⟶ 0

If (ALCH00 ⊕ B00) SUM ⟶ 1

AS011 ⟶ AS021

AS021 If (ACNT < 2 and |Q| =1)VFLG ⟶ 1

If (ACNT=15) AS021 ⟶ AS031

If (VFLG1) AS021 ⟶ AS011

If (ASIGN1·AZR01·MQ000) RZR01 ⟶ 1

If (MQ001) RZR0 ⟶ 0

Σ A·B ⟶ R00:15

If (COUT0 ⊕ A001) A01:15 ⟶ A00:14

If (COUT1 ⊕ A001) R01:15 ⟶ A00:14

MQ00 ⟶ A15

MQ01:15 ⟶ MQ00:14

If (COUT1 ⊕ B001) MQ15 ⟶ 1

ACNT+1 ⟶ ACNT

AS031 $\Sigma A \cdot B \longrightarrow R00:15$, $R00:15 \longrightarrow ST00:15$

If (AWRT0) $MQ01:15 \longrightarrow MQ00:15$

If (AWRT0 and COUT1 $\oplus$ B001) $MQ15 \longrightarrow 1$

If (AWRT0 $\cdot$ AZR01 $\cdot$ RZR01) $B00:15 \longrightarrow 0$, $A00:15 \longrightarrow$

If (AWRT0 and COUT0 $\oplus$ A001) $B00:15 \longrightarrow 0$

$AWRT \longrightarrow 1$

If (AWRT1) $AS031 \longrightarrow AS011$

$R00 \longrightarrow ILFLG$, $AZR0 \longrightarrow IZR0$

AS011 $B00:15 \longrightarrow 0$, $\Sigma A \cdot B \longrightarrow R00:15$, $R00:15 \longrightarrow ST00:15$

$SSEL+1 \longrightarrow SSEL$, $SUM \longrightarrow 1$

If (VFLG1) $AME \longrightarrow 1$, $BME \longrightarrow 1$

If (MQ000 $\cdot$ RZR01) $CIN \longrightarrow 1$

If (DSIGN1 $\cdot$ RZR00) $CIN \longrightarrow 1$

If (DSIGN1 $\oplus$ R000) $VCC1 \longrightarrow 1$

$ILFLG1 \longrightarrow LCC1$

If (ILFLG0 $\cdot$ IZR00+AZR00) $GCC \longrightarrow 1$

$MFIN \longrightarrow 1$

3.7.3 IOU (refer to Functional Schematic 35-405D08). This section covers all circuits on the IOU board except for the Display and TTY controllers which are covered in Sections 4 and 5. The description references the simplified drawings provided in this section and IOU Functional Schematic 35-405D08.

Multiplexor Bus. The Multiplexor Channel is a byte or halfword oriented I/O system which communicates with up to 255 peripheral devices. The Multiplexor Bus consists of 30 lines; 16 bi-directional Data Lines, 8 Control Lines, 5 Test Lines, and an Initialize Line.

The following general definitions apply to the lines in the Multiplexor Bus:

Data Lines D00:15

The data lines are used to transfer one 8-bit byte or one 16-bit halfword of data between the Processor and the device. One byte of address or command is transferred from the Processor to the device over Data Lines 8:15 (D08:15) when accompanied by either an Address (ADRS) or a Command (CMD) control line. One byte of data or one halfword of data is transferred from the Processor to the device when accompanied by the Data Available (DA) control line. The device, in response to an Acknowledge (ACK) control line or a Sense Status (SR) control line, sends one byte of address or status information to the Processor over D08:15. In response to a Data Request (DR) control line, the device sends either an 8-bit byte or a 16-bit halfword of data to the Processor. The device always sends a Synchronize (SYN) signal to the Processor to indicate that it has either received the data from the Processor or that it has sent the data to the Processor. The SYN signal is removed immediately after the Processor removes the control line.

Control Lines

SR Status Request. The device controller must present device status to Data Lines D08:15, followed by a SYN.

DR Data Request. The device controller presents data to Data Lines 8:15 or 0:15 (D08:15 or D00:15), followed by a SYN. If a Halfword (HW) of data is presented, the HW test line is also active.

ACK Acknowledge. The interrupting device controller presents its address on D08:15, followed by a SYN.

DA Data Available. The Processor presents data on D00:15 for transfer to the device. The device controller accepts the low byte or the entire halfword and responds with a SYN.

CMD Command. The Processor presents a Command Byte on D08:15. The device controller accepts the Command Byte and responds with a SYN.

ADRS Address. The Processor presents an Address Byte on D08:15. The device controller accepts the Address Byte and responds with a SYN.

DACK Data Channel Acknowledge. The Processor presents an address of zero on D08:15. The ADRS control line and the DACK control line are simultaneously active. The interrupting Data Channel device controller becomes selected and responds with a SYN. As a result of addressing device zero (a null address), only the selected data channel device controller remains addressed.

CL070 This control line is activated by the Processor when a Power Fail condition is detected by the Processor if the Power Fail option is equipped. It is also activated whenever the PPF interrupt occurs.

Test Lines

ATN Attention. Any device desiring to interrupt the Processor will activate the ATN line and hold this line until an ACK is received from the Processor.

HW Halfword. The HW line is activated by a halfword oriented device controller whenever it is communicating normally with the Processor. The HW line is not activated when a device controller is operating in the Interleaved Data Channel mode.

DC Data Channel Request. Any Data Channel device desiring to interrupt the Processor will activate the DC line and hold this line until a DACK is received from the Processor.

DCR Data Channel Read. The selected Data Channel device controls the state of the DCR line. It will be low active for a Memory Read/Device Write operation.

SYN Synchronize. This signal is generated by the device to inform the Processor that is has properly responded to a control line.

Initialize Line

SCLR System Clear. This is a metallic contact to ground that occurs during Power Fail, Power Up or Initialize. The current carrying capability of the contact is limited. External circuits should not be connected directly to it. Refer to the bus buffer or buffered I/O channel for these applications.

NOTE

All control lines, except ACK and DACK, are connected in parallel to all devices. These lines are activated by the Processor in response to an external interrupt. The ACK line is connected in series with all devices. If no interrupt is pending in the first controller when the ACK or DACK signal arrives, the signal is passed on daisy chain fashion to the next controller, and so on until it is captured by the interrupting controller. See definition of ACK and DACK.

All busses are false type, i.e., low level is active, high level is inactive.

In a typical case, a device controller will receive an 8-bit Address Byte, an 8-bit Command Byte, and either an 8-bit data byte or a 16-bit data halfword from the Processor over the 16 bi-directional Data Lines (D00:15). Likewise, a device controller will send an 8-bit Address Byte, an 8-bit Status Byte, and either an 8-bit data byte or a 16-bit data halfword to the Processor over the 16 bi-directional Data Lines (D00:15). When only a byte of data is transferred, that byte is passed over the lower eight Data Lines (D08:15). The load resistors for all lines in the Multiplexor Bus are located in the Processor.

Each device controller is permitted one TTL load on any of the 16 bi-directional Data Lines, the 8 Control Lines, or the single Initialize Line. Each device controller is permitted one high power open collector TTL OR tie onto each of the 16 bi-directional Data Lines and each of the 5 Test Lines. This gives the Processor a basic Multiplexor Bus drive capability of 9 device controllers. A Multiplexor Bus Buffer is available for extending the drive capability of the Multiplexor Bus incrementally by 9.

Multiplexor Channel Timing. Both the Input and Output operations on the Multiplexor Channel make use of request/response signaling. This allows the system to run at its maximum speed whenever possible, but permits a graceful slowdown if the characteristics of a particular device controller requires signals of longer duration. Device controller designs should keep Multiplexor Channel usage as fast as possible, consistent with practical circuit margins. Doing this assures the fastest computer input/output operation when a system is configured with a number of peripheral devices.

Timing for typical Input/Output operations are shown on Figure 9. On the Output operation, the Processor places a signal on the data lines followed by an appropriate control line signal. This stagger (T1) will vary, but it is guaranteed to be at least 100 nanoseconds. When the device controller has received the Output Byte, the SYN signal is returned to the Processor, which terminates the control line signal. Realizing that T5 is 100 nanoseconds minimum, the SYN delay T2 should be only long enough to guarantee proper reception of the Output Byte. The control line/data line removal time (T3) is important where singal-rail to double-rail operation is used. A minimum of 100 nanoseconds is guaranteed for T3. For SYN generation the control line signal is DC coupled through the gates to form the SYN signal. The SYN removal time (T4) should be minimized. This delay should not be unnecessarily extended since the Processor will not begin another Input/Output operation until SYN is removed.

It should be emphasized that the times shown on Figure 9 are defined for signals on the Multiplexor Channel. Within a given controller, one signal may flow through more gates than another signal and these delays must be considered.



Figure 9. Multiplexor Channel Timing

For the Input operation, the Processor places a signal on a control line. The currently addressed device controller should gate signals to the data lines as soon as possible to keep T1 at a minimum. The SYN delay (T2) must guarantee that the Input Byte is on the data lines considering the slowest data gates and the fastest SYN gates. The Processor will remove the control line signal when SYN is received with a minimum delay (T4) of 100 nanoseconds. With SYN and the byte gate DC coupled to the control line, the removal delay (T3) is the sum of the corresponding gate delays. The Processor considers the operation complete when SYN falls.

When the control signal is ACK, the delay T1 will include the cumulative contention circuit delays for all the controllers between the responding controller and the Processor. This is less than the Processor time-out even with the maximum limit of 255 controllers.

NOTE

With a SYN delay of 50ns, device controllers must be designed to accept a minimum width of 170ns on all control line pulses except ADRS and DACK which are guaranteed to be 350ns minimum. The SYN delay in the device controller may be increased to effectively lengthen the control line pulses if it is absolutely necessary. It is essential to realize that after the Processor initiates a control line signal, the Processor does nothing until the SYN signal is returned by the device controller and the data transfer rates are decreased proportionally. While this may not affect a particular controller, the over-all system performance is degraded. Furthermore, if a device controller fails to respond with a SYN in the time-out period of about 15-35 microseconds, the Processor aborts the instruction.

I/O Control. Functions and S MUX. The I/O control responds to module address 2 on the MDSL000:020 lines, gating the Start (STRT0) (1R1) signal from the CPU to generate the GSTRT1 (1N4) signal. This is the master timing pulse for all operations. It initiates all Multiplexor Channel sequencing and gates data to the S Bus and CC Bus for non-D Bus functions.

Five function lines (FSL000:030 and KSIG0) are received, buffered and partially decoded as shown on Sheet 1. The final decoding for the S MUX, D MUX and CC MUX is described in the corresponding section. The function gating on Figure 10 shows the complete bit pattern for all 32 functions with the resulting byte manipulations and gating.

HEX. EQUIV. OF FSEL	FUNCTION	FSEL 0	1	2	3	KSIG	CA15	HW	MA15=0 OR HW=0 DESTINATION (H)	MA15=0 OR HW=0 DESTINATION (L)	MA15=1 OR HW=1 DESTINATION (H)	MA15=1 OR HW=1 DESTINATION (L)	OTHER
0	RD	0	0	0	0	0	0/1	X	D(L) → S(H)	B(L) → S(L)	B(H) → S(H)	D(L) → S(L)	ZERO → CC
	RDR	0	0	0	0	1	X	X	ZERO → S(H)	D(L) → S(L)	NA	NA	
1	WD	0	0	0	1	0	0/1	X	ZERO → D(H)	B(H) → D(L)	B(H) → D(H)	B(L) → D(L)	ZERO → CC
	WDR	0	0	0	1	1	X	X	B(H) → D(H)	B(L) → D(L)	NA	NA	
2	SS	0	0	1	0	0	0/1	X	D(L) → S(H)	B(L) → S(L)	B(H) → S(H)	D(L) → S(L)	D(12:15) → CC
	SSR	0	0	1	0	1	X	X	ZERO → S(H)	D(L) → S(L)	NA	NA	D(12:15) → CC
3	OC	0	0	1	1	0	0/1	X	ZERO → D(H)	B(H) → D(L)	B(H) → D(H)	B(L) → D(L)	ZERO → CC
	OCR	0	0	1	1	1	X	X	B(H) → D(H)	B(L) → D(L)	NA	NA	
4	* RDH	0	1	0	0	0	X	0/1	D(L)1 → S(H)	D(L)2 → S(L)	D(H) → S(H)	D(L) → S(L)	ZERO → CC
	STBR	0	1	0	0	1	X	X	B(H) → S(H)	A(L) → S(L)	NA	NA	
5	* WDH	0	1	0	1	0	X	0/1	B(H) → D(L)1	B(L) → D(L)2	B(H) → D(H)	B(L) → D(L)	ZERO → CC
	LBR	0	1	0	1	0	X	X	ZERO → S(H)	B(L) → S(L)	NA	NA	
6	ACK	0	1	1	0	0	X	X	ZERO → S(H)	D(L) → S(L)	NA	NA	ZERO → CC
	LDWAIT	0	1	1	0	1	X	X	NA	NA	NA	NA	B(00) → FWAIT
7	SMCR	0	1	1	1	0	X	X	MCR(H) → S(H)	MCR(L) → S(L)	NA	NA	MCR(12:15) → CC
	CMCR	0	1	1	1	1	X	X	NA	NA	NA	NA	B(11:15) CLEARS MCR(11:15)
8	RDA	1	0	0	0	0	0/1	X	SAME AS RD AND RDR BUT PRECEDED BY ADDRESS CYCLE [A(L) → D(L)]				
	RDRA	1	0	0	0	1	X	X					
9	WDA	1	0	0	1	0	0/1	X	SAME AS WD AND WDR BUT WITH ADDRESS CYCLE				
	WDRA	1	0	0	1	1	X	X					
A	SSA	1	0	1	0	0	0/1	X	SAME AS SS AND SSR BUT WITH ADDRESS CYCLE				
	SSRA	1	0	1	0	1	X	X					
B	OCA	1	0	1	1	0	0/1	X	SAME AS OC AND OCR BUT WITH ADDRESS CYCLE				
	OCRA	1	0	1	1	1	X	X					
C	* RDHA	1	1	0	0	0	X	0/1	SAME AS RDH BUT WITH ADDRESS CYCLE				
	STB	1	1	0	0	1	0/1	X	A(L) → S(H)	B(L) → S(L)	B(H) → S(H)	A(L) → S(L)	
D	* WDHA	1	1	0	1	0	X	0/1	SAME AS WDH BUT WITH ADDRESS CYCLE				
	LB	1	1	0	1	1	0/1	X	ZERO → S(H)	A(H) → S(L)	ZERO → S(H)	B(L) → S(L)	
E	DACK	1	1	1	0	0	X	X	ADDRESS AND DACK; ZERO → D(H)/D(L)		D(H) → S(H)	D(L) → S(L)	AUTOMATIC RDH
	EXB	1	1	1	0	1	X	X	B(L) → S(H)	B(H) → S(L)	NA	NA	
F	POW	1	1	1	1	0	X	X	NA	NA	NA	NA	RELEASE SCLR RELAY
	POUT	1	1	1	1	1	X	X	NA	NA	NA	NA	B(12:15) → CABLE

* = FOR RDH, WDH, RDHA AND WDHA; TWO DATA CYCLES WILL BE GENERATED FOR BYTE CONTROLLERS (IE•HW=0).

Figure 10. I/O Module Function Gating

Partial decoding of RDWDH1, MACK0 and MACK1 (1L9) is performed since several circuits use these signals in common. The RDWDH1 line is active for any halfword operation, with or without an address cycle. The MACK lines are active for both the ACK and DACK functions.

Examination of Figures 3 and 10 with respect to S Bus gating shows that ten function codes define all the byte gating combinations. These are derived and listed on Figure 11. The six-to-one S MUX's are implemented with four-to-one tri-state MUX's (19-073) and open collector gates (19-056) tied together at the S Bus as shown in the simplified drawing.

S-MUX CONTROL

FUNCTION CODE	DESTINATION S(H)/S(L)	INPUT FUNCTIONS
FC1	D(L)/B(L)	(CAI50) [RDI + SSI]
FC2	B(H)/D(L)	(CAI51) [RDI + SSI]
FC3	Z/D(L)	[RDRI + SSRI + ACKI]
FC4	D(H)/D(L)	[RDHI + DACKI]
FC5	B(H)/A(L)	[STBRI + (STBI)(CAI51)]
FC6	Z/B(L)	[LBRI + (LBI)(CAI51)]
FC7	A(L)/B(L)	(STBI)(CAI50)
FC8	Z/A(H)	(LBI)(CAI50)
FC9	B(L)/B(H)	EXBI
GM	M(H)/M(L)	SMCRI

		A	B	S-MUX HIGH	S-MUX LOW
D(L)	0	0	0	$*_{C1}$	$*_{C2}+*_{C3}+*_{C4}$
A(L)	1	1	0	C7	C5
B(L)	2	0	1	C9	$*_{C1}+C6+C7$
B(H)	3	1	1	$*_{C2}+C5$	C9

NOTE: FUNCTION CODES DESIGNATED WITH * ARE GATED [BY STROBE LINES STLC/STHO] WITH THE D-BUS SIGNAL TERMI.
ALL OTHERS ARE GATED WITH THE DECODED START PULSE, GSTRTI.



Figure 11. Module 80 IOU S MUX Logic

A note of explanation is in order concerning the byte designations used. Byte B(H) refers to Bits 00:07 from the corresponding B Bus receivers and A(L) refers to Bits 08:15 from the A Bus receivers. In the case of data from the D Bus, D(H) refers to Bits 00:07 in the data register and normally comes from the D Bus Bits 00:07. However, on an RDH operation with a byte oriented device, only D Bus lines 08:15 are used. The first byte is stored in Data Register 00:07 and the second byte in Data Register 08:15.

The A and B select signals for the four-to-one MUX's are generated by OR gates from the function codes (bottom of Figure 11). Any low active input on a gate drives the output high. While the S(H) and S(L) MUX's have the same data inputs, the MUX select codes are different. Input Code 0 requires no action at the OR gates since their outputs are normally low. The strobe generators for STH0 (1A9) and STL0 (1D9) must be active for all four select codes, but not when the open collector gates are used. MUX timing is provided by the GSTRT1 (1A1) signal for non D Bus operations and by the termination signal (TERM1) (1A1) when the Multiplexor Channel is used.

The receivers for the A Bus and B Bus as well as the full S MUX are shown on Sheet 3. The S MUX control is on Sheet 1.

Several partial decoders are used. The RDSS1 (1G5) line is active for indexed RD or SS functions. The STBLB1 (1F6) signal is active for STB or LB functions, both indexed and register type. Logic for FC5 and FC6 share the RM151 (1E6) signal which is true for [FSL000+(CA151) (FSL001)]. A composite function, FC123X1 (1D5) is true for FC1 or FC2 or FC3. The function code logic and MUX select gates SLA1 and SLB1 (1E9); SHA1 and SHB1 (1F9) are connected as described on Figure 11.

The timing pulses GSTRT1 (1N5) and TERM1 (1A1) are used on the four-to-one MUX strobes; STL0 (1D9) and STH0 (1A9). The function(s) decoded by each portion of the 19-062 AOI (AND, OR and Invert) circuit is written inside the gate symbol.

Function code FC41 (1B5) gates D(L) to S(L) with STL0 in addition to gating D(H) to S(H) with GC41 and the 19-056 open-collector gates.

In the case of FC8, the GC81 (1E9) signal gates A(H) to S(L) using open-collector gates; none of the four-to-one MUX's are used.

Multiplexor Channel. The circuits which generate the D Bus and the companion control/test lines are described in this section. As seen on Figure 12 there are five general circuit groups.

1. Input circuits
2. Cycle counter
3. Control line logic and bus drivers
4. Data line logic, bus drivers and data registers
5. Timing and control logic

The D Bus Enable line (DBEN1-1L9) is active for either MACK0 (1J9) (i.e., ACK or DACK) or RDWDH0 (1L6), or FSL011 (1L6) in the low active state (see Figure 10). All D Bus operations begin when DBEN1 is gated by the GSTRT1 signal (2A5) to produce the DSTRT0 and DSTRT1 signals (2A5). These signals in turn are used by the STRT Timer (6E8), the cycle counter and the timing control circuit.

The SYN0 test line is the main source of timing in the request/response signalling system used on the Multiplexor Channel. It must be carefully terminated and deglitched before being presented to the cycle counter and timing control. The leading edge of the test line is gated by KD1 (2A7) to direct set the SYN flip-flop (2D7). When the control line signal to the bus is terminated, the KD flip-flop is cleared and the test line is now connected to the clock input of the D type, edge triggered, SYN flip-flop where the trailing edge clears the flip-flop. Once the SYN flip-flop has been set or cleared, ringing or noise near the edges of the SYN0 signal is ignored. The trailing edge of XSYN1 (2C7) is extended on output operations by the low KSYN0 signal (2A7). This is described in detail later.

The Halfword test line (HW0) (2H2) produces the signals HW1 and HW0A which control data gating on the D Bus and indicate to the Multiplexor Channel circuits whether a byte oriented or halfword controller is in use. An exception is the halfword Data Channel type controller which does not activate the HW0 test line. A pseudo signal KHW0 (generated by the cycle counter) is ORed into the test line receiver to properly condition the data gating circuits.



Figure 12. Multiplexor Channel Logic

Two edge triggered D type flip-flops KA and KB (2K5), connected as a Johnson Counter, together with the KT (2M4) and KHW flip-flops (2N4) make up the cycle counter circuit. The sequence starts with DFST0 setting the KA flip-flop (2J4). When there is no address cycle, DFST1 and FSL000A (2H3) also set the KB flip-flop (2L4). The counter advances on the trailing edge of the composite SYN1/SYN0A signals which are stretched (if necessary) on the ADRS, CMD and DA cycles. This insures that any byte gated to the D Bus remains for at least 100 nanoseconds after the associated control line signal is removed. The sequence stops when the Terminate flip-flop (KT) (2M4) is set and the MFIN line to the CPU is activated (1H1 and 1G9). Operation of the KSYN flip-flop (2G7), which provides the SYN stretch, will be described later.

A timing chart for the cycle counter is shown on Figure 13. From the idle time period T0, the counter is preset into period T1 or T2 depending upon the presence or absence of an address cycle. The sequence normally terminates at the end of T2 unless a halfword operation with a byte oriented device requires a second data cycle, T3 (ENT30) (2L2). The KHW flip-flop (2N5) is set after a DACK operation. It provides the pseudo HW1 signal (2H2) required by the next Data Channel operation (RDH or WDH) after which it is cleared.



D-MUX CONTROL

FUNCTION CODE	DESTINATION D(H)/D(L)	INPUT FUNCTIONS	CYCLE PERIOD
FCA	Z/A(L)	ANY ADDRESS CYCLE EXCEPT DACK	T1
FCB	Z/B(H)	(CAI5O) [WD + OC] + (HWO) (WDH)	T2
FCC	B(H)/B(L)	(CAI5I) [WD + OC] + WDR + (HWI) (WDH) + OCR	T2
FCD	Z/B(L)	(HWO) (WDH)	T3

		A	B	D-MUX LOW
A(L)	0	0	0	(FCA) (T1)
GND	1	1	0	NA
B(L)	2	0	1	(FCC) (T2) + (FCD) (T3)
B(H)	3	1	1	(FCB) (T2)

DLAO = T1 + (FCC) (T2) + (FCD) (T3)
DLBO = T1
GDHI = (T2) (FCC)



Figure 13. D Multiplexor Logic and Cycle Counter

Eight bus drivers (5M7 and 6M3) are the source of the Multiplexor Channel control lines. With the exception of CL070 (6M3), the two inputs are cycle gating and function decoder signals. The lines T11 and GKB1 (5L8) are active during the address and data cycles respectively. Function decoder gates are configured as per Figure 10 and contain the intra-cycle timing signals KC1 (2G4) and KD1 (2G6). When data is placed on the D Bus for ADRS/ DACK, CMD, or DA operations, the KC1 pulse provides the control line timing, delayed 100 nanoseconds from the beginning of the cycle. For ACK, SR, or DR operations, the non-delayed KD1 pulse gates the control lines. Both KC1 and KD1 are removed 100 nanoseconds after SYN0 is received, in accordance with Multiplexor Channel timing requirements. The signal CL070 (6N3) goes low active when primary power failure is detected, PPF1 (or INIT or P0FF) high.

The D Bus consists of 16 bidirectional data lines terminated on the IOU board. The 19-036 drivers on Figure 12 are operated in two groups. Gating from B(00:07) to D(00:07) uses the high byte group. The low byte group gates the output of a three-to-one MUX onto D(08:15). Unlike the static selection of the S MUX, the D MUX selections change on every cycle of the sequence. The data registers are the D Bus receivers.

Gating to the D Bus is defined by four, time-dependent, function codes as shown on Figure 13. The periods T1, T2 and T3 are combined with the function codes FCA, FCB, FCC and FCD to generate MUX select and driver gating signals. The bus drivers, D MUX, and control circuits are located across the top of Sheet 4 with the data registers and receive MUX on the bottom. The 19-038 multiplexors are always enabled; i.e., strobes at ground. Bus gating GDL1 (4L3) and GDH1 (4G3) are controlled by FSL031 (5A7) which is only active on data output functions. When time period T1 exists for an address cycle, it generates GDL0 (5F6) for all functions except ACK and DACK (MACK0) (5A6). The GDH1 is formed as shown on Figure 13 and at location 5G8. The select codes (DLA1 and DLB1) and circuits are designed to produce low level zero states when input conditions are satisfied.

The 19-071 edge triggered D latches, used for data registers, load on the low-to-high transition of the clock leads DCKL1 and DCKH1 (4G6). The high byte register normally receives data from D(00:07) during period T2 (KA1 and KB1) gated through the two-to-one MUX by ENT30 (4H6) in the high state. For the double data cycle, ENT30 is low active so the first byte on D(08:15) enters both DR(00:07) and DR(08:15) during T2. The second byte on D(08:15), during T3, is registered in DR(08:15) only to overwrite the first byte. Clock logic for DCKL1 and DCKH1 (5M9) uses the common term KB1·SYN1·FSL030A which is active for all input functions, including ACK and DACK, during periods T2 and T3. Final gating with KD0 loads the registers at the moment the selected control line signal is removed; i.e., about 100 nanoseconds after the beginning of the SYN signal when the data lines have settled. The Data Register outputs feed the S MUX's and the CC MUX as shown on Figure 3.

The timing and control circuits provide the intra-cycle timing and SYN stretching features mentioned in earlier sections. These circuits consist of six edge triggered J/K flip-flops, a two stage counter, an R/S flip-flop, a 100 nanosecond tapped delay line, and the interconnecting logic. Three of the flip-flops, DFST (2D4), LESYN (2G2), and TESYN (2D6) detect the negative transitions of the DSTRT0, SYN0A and SYN1 signals respectively, and feed the delay line R/S flip-flop combination.

The TB flip-flop (2C3) is set by a low signal on Terminal 10, 12 or 13. A low signal on Terminal 01, 02 or 04 clears the flip-flop. When a momentary set pulse is applied, the high-to-low transition at TB0 travels down the delay line emerging after X nanoseconds as TC0 (2D2) to clear the flip-flop. This produces pulses TC0 and TC1 which are X nanoseconds wide and start X nanoseconds after the set TB pulse (where X is the tap delay plus the flip-flop transition times). Using the 50 nanosecond tap (Terminal 13 of the line), X is approximately 50 nanoseconds and the trailing edge of TC1 occurs 100 nanoseconds after the set pulse. When the set pulse is long enough to still be present after the end of TC0, TB0 again goes low to generate another pulse; i.e. the circuit acts like a gated oscillator. As seen on the timing charts which follow, both the single and multi-pulse modes are used.

The timing chart on Figure 14 shows a data output operation (CMD or DA) with an address cycle. The sequence starts with period T1 when the KA flip-flop is set. At the end of the first SYN pulse, the KB flip-flop is set and period T2 starts. The end of the second SYN pulse clears the KA flip-flop and sets the KT flip-flop. With KT0 low, gating to the D Bus/control lines is suppressed (5A7) and the pulse generator is killed (2B3).

On both address and data cycles, the data byte(s) must be on the D Bus at least 100 nanoseconds before the control line signal starts and must remain active for 100 nanoseconds after the control line signal is removed. Furthermore, the control line must remain active for 100 nanoseconds after SYN arrives. The width of the ADRS0 control line pulse must be at least 350 nanoseconds. This insures that the address flip-flop on a controller, separated from the CPU by one or more bus buffers, can be reliably cleared even with a fast SYN response from a local controller.



Figure 14. Multiplexor Channel Timing, ADRS and CMD/DA

The DFST1 lead sets the delay line flip-flop (TB) (2B3) if it is either an output data cycle (FSL030A low) (2A3) or an address cycle (FSL000A low) (2A3). The KD flip-flop (2G6) is always set by DFST. Flip-flop KC (2G4) toggles set at the end of TC1 since its J input (SYN0A) and direct clear (KD1) are both high. KC1 sets the KSYN flip-flop (2G8) and gates the control lines as described earlier. The LESYN flip-flop (2G2) sets on the leading edge of SYN and sets the TB flip-flop again. The KD flip-flop toggles clear on the first TC1 pulse after its K input goes high and in turn direct clears the KC flip-flop. For non-address cycles, the K input to the KD flip-flop (KDK1) goes high as soon as SYN is received, the next TC1 pulse clears the KD flip-flop after 100 nanoseconds. On the address cycle (period T1 with the KB flip-flop cleared), the TC1 pulses are fed to a two stage Johnson Counter, flip-flops KX and KY (2N7). The KDK1 input to the KD flip-flop is held low until after three TC1 pulses have been registered on the KX and KY flip-flops. The next TC1 pulse clears the KD flip-flop. In this manner the minimum width of KC1 and the ADRS0 signal are equal to 300 nanoseconds plus the SYN return delay (KDK1=SYN1•KX0).

The KSYN flip-flop is cleared 100 nanoseconds after the KD flip-flop is cleared since its K input (KD0) is high when the next TC1 pulse arrives. KSYN0 (2A7) forces XSYN1 and SYN1 high as long as the KSYN flip-flop is set. This insures that SYN1 and SYN0A will remain active for at least 100 nanoseconds after KC1 and the control line signals, gated by KC1, are ended. A fast SYN response from a device controller will not be able to terminate the cycle prematurely and violate the timing rules for the D Bus.

Note that the LESYN flip-flop remains set until the first TC1 pulse after the KC flip-flop is cleared. This produces the multi-pulse mode of the delay line; i.e., a group of TC1 pulses at 100 nanosecond intervals. Also note that while the KD flip-flop is not used directly for control line timing, it is part of the logic for the KC and KSYN flip-flops.

The TESYN flip-flop (2D6) sets on the trailing edge of the composite SYN1 signal and sets the TB flip-flop again if an output data cycle is required (FSL031A) (2A4). The KD flip-flop is direct set by TESYN. Timing for the output data cycle is similar to the ADRS cycle with two exceptions. First, the KX and KY flip-flops are not used to stretch the control line signal and second, a double data cycle may be generated for the WDH operation to a byte oriented device. During the T2 SYN pulse, the logic that sets the KT flip-flop (2M4) also produces a low level on SKT0 (2R2). This causes the TESYN flip-flop to ignore the end of SYN1 (since both the J and K inputs are low) and the TB flip-flop is not set. When a double data cycle is needed, the set KT logic does not become active until period T3. The TESYN flip-flop sets on the end of the T2 SYN signal and thus pulses the TB/delay line circuit for timing control during period T3. It also applies to the ADRS/DACK and DR operations.

Figure 15 shows timing for a data input operation (SR or DR) with an address cycle. The TB flip-flop is set with DFST since KC1 is needed for control line gating during the address cycle. It also applies to the ADRS/DACK and DR operations. The KX and KY counter insure the minimum width of the ADRS0 signal. TESYN sets the KD flip-flop at the end of period T1 but does not set the TB flip-flop. KD1 gates the control lines for the input byte(s). The KC and KSYN flip-flops are not used on the data cycle(s). A double data cycle is produced for the RDH operation to a byte oriented device.

For non-address functions, the sequences start with period T2 since the KA and KB flip-flops are both set with DFST. The data cycles on Figures 14 and 15 are essentially the same.

Timing for the ACK function is shown on Figure 16. It consists of a single data cycle (T2). The KC and KSYN flip-flops are not required. The TB flip-flop and the delay are pulsed only by LESYN to time the removal of the control line signals.

On all timing charts, the KT flip-flop generates S Bus and CC Bus gating and eventually the MFIN0 signal. This restarts the CPU clock causing the removal of the STRT0, GSTRT1 and DSTRT0/1 signals.

A group of clear signals insures proper circuit states for initialize and other operations. CLRA0 (2L6) is low for SCLR0A low or any non-D Bus operation (DSTRT1 low). It clears the cycle counter and kills the pulse generator. The KHW flip-flop (2N4), which must remain set from the end of a DACK operation until the end of the next D Bus operation, is direct cleared only by SCLR0A. However, it is clock cleared at the end of every non-DACK operation. CLRB0 (2D8), used by DFST and TESYN, cannot use DSTRT1 for clearing due to a possible race condition when the DFST flip-flop toggles set. It combines SCLR0A, TC1/KD1 (as per timing charts), and MFIN0A; a copy of the MFIN0 generated by the IOU board. CLRC0 (2E9) is essentially a copy of CLRA0 used to reduce the load on CLRA0. CLRD0 (2G3) uses CLRC0 or TC1/KC0 (as per timing charts) to clear the LESYN flip-flop.



Figure 15. Multiplexor Channel Timing, ADRS/DACK and SR/DR

Machine Control Register and CC MUX. The description and general operation of the Machine Control Register (MCR) is covered in Section 3.6.3. The five monitor flip-flops (5E1-5E5) are all connected to toggle set for a high-to-low transition on the signal lead being monitored. Separate clear leads are used. The IPF0, DPF0 and IA0 leads from the back panel are terminated as shown. A composite bit MX121 (5G4) may be strapped to M120 (IA) or M110 (STF) or to both. The five signals (M111, MX121, M131, M141, and M151) together with CATN1 (2J6) and the test straps, are gated to the S Bus by the GMI gate pulse (1N9). The MX12, M13, M14 and M15 signals are ORed to generate the MMF0 (5H3) interrupt to the CPU.



Figure 16. Multiplexor Channel Timing, ACK

The MCR clear circuit (5A3 and 5A5) provides a low active signal to any or all of the five clear leads (CM110, CM120, CM130, CM140 and CM150). When the CMCR function is decoded, both the CM0 and CMCR0 leads (5A5 and 5A3) go low to gate the high active pattern on B(11:15) to the clear lines and produce selective clearing of the monitor flip-flops. During system initialization, only CMCR0 is low (due to SCLR0A) and all five clear line go low.

The Condition Code Bus (CC Bus) is composed of five lines. When the strobe line SCC0 (5N1) is low active, the other lines (CCC1, VCC1, GCC1 and LCC1) contain a four bit Condition Code (high active). A 19-066 quad two-to-one Multiplexor (5K2) connects either DR(12:15) or MX121 with M(13:15) to a set of four bus drivers. When an SS (Status Request) function is received, the FSR0 lead (5S4) goes low to connect DR(12:15) to CX0, VX0, GX0 and LX0. At the end of the D Bus sequence, KT1 and FSR1 generate the STCC1 signal (5I5) to gate the CC MUX to the CC Bus. STCC1 also gates the bus strobe (SCC0) and the MFIN circuit (via STCC0) (5N5).

At the same time that GM1 gates the MCR to the S Bus, GM0 (5H5) generates STCC1 to gate the CC MUX to the CC Bus. However, with FSR0 now high, the CC MUX has selected the four MCR bits. The MUX outputs are ORed (19-060) (5L1) and then strobed by STCC1 to produce SIGB0 (5N1) which is returned to the CPU as MSIG0 (1H9).

On all D Bus operations except SS, FSR0 and KT1 generate a pair of signals (STA1 and STB1) (5L4) which place low levels on all five CC lines; i.e., all zero Condition Code with strobe. The false sync signal (FLSYN0) (5N5) forces only STB1 active. This produces the same result except line VCC1 is high active.

When the false sync condition occurs on input functions (RD, SS, ACK and DACK), the KT flip-flop has not been set but the S Bus gating must be completed. In the case of the status request, the false sync status byte X'04' must also be gated to S(H) or S(L) as shown on Figure 10. The auxiliary termination flip-flop (KTA) (2M1) sets on the leading edge of FLSYN0 for all input functions (FSL030A high). The S Bus gating signal (TERM1) (1A1 and 2R1) is active when either the KT or KTA flip-flop is set.

The status byte X'04' is generated by first loading the Data Register with all zeros from the idle data bus at the beginning of the operation (CLDR0) (2K4 and 5M9) and then forcing GDR130 (3L4) low to put the status byte into the S MUX. For functions other than SS, the zeroed Data Register is gated to the S Bus as per Figure 10.

Power Monitor and Initialization. The general operation of the Power Monitor circuit was described in Section 3.6.3. The following actions take place on initialization.

CPU

1. Stops clock.
2. Presets ROM State Counter to RS1.
3. Presets RIR for control module 7 and RR transfer.
4. Presets RLR so RLC is all zeros.
5. Clears Memory Control flip-flops.
6. Clears INTA, INTB, EBLINT, PWRFLD and ENFLG flip-flops.
7. Sets PVMDEN flip-flop.

ALU

1. Stops clock.
2. Clears A Counter.
3. Clears ASIGN flip-flop.
4. Sets EACNT and COMP flip-flops.

IOU

1. Kills I/O Control Delay Generator.
2. Clears the FWAIT flip-flop.
3. Clears I/O Control flip-flops.
4. Provides reset signal (SCLR0) to Multiplexor Channel Bus.

The system is initialized as a result of one of the following conditions.

1. AC input falls below minimum operating level or Memory Power Interlock opens.
2. Initialize switch on Control Console operated.
3. Key operated power switch on Console turned OFF.
4. Auxillary input EXA0 or EXB0 (6N1) goes low.

All circuits for the Power Monitor are on Sheet 6. The master reset signal SCLR0 (6A9) is active when the Initialize Relay K1 (6A5) is de-energized. During normal operating conditions, all voltages are present and the POWDN0 line (6J4) is high. This allows the delay transistor (06AQ1) (6C4) and the Darlington circuit (06AQ2/Q3) (6B4) to conduct. As long as these transistors conduct, the Initialize Relay K1 remains energized and the SCLR0 line is held high to +5 volts by a resistor (6A9).

If any of the four items listed previously occur, the STPF1 line (6L4) goes high and starts the one millisecond EPF timer (6D6). The leading edge of EPF0 (6A7) sets Bit 15 in the MCR (5D1), generating a Machine Malfunction (MMF) interrupt. In response to MMF, the user has an opportunity to do any necessary system resetting and data storage.

At the end of the one millisecond EPF delay, the trailing edge of EPF1 (6E6) toggle sets the Primary Power Fail flip-flop (PPF) (6F6) causing the PPF interrupt (6N5) to be sent to the CPU and a low active signal on CL070 (6M3). PPF1 also starts another one millisecond timer XPF (6H6). When the PPF interrupt is detected, the micro-program stores the PSW and register stack in the main memory and sends the POW function to the IOU. The Stop flip-flop (STP) (6J6) is either toggled set by the trailing edge of XPF1 or direct set by FPOW0 (6M6), whichever occurs first. When STP1 goes high, POWDN0 goes low to turn off Transistors 06AQ1, Q2 and Q3, and de-energize the Initialize Relay K1. The GSTP1 lead (6M6) is normally high. It is unused except in some multi-CPU systems.

Loss of AC or DC power also de-energizes the relay. POWDN0 goes low when the -15 volt input (N15) (6A3) to the 19-004 inverter is lost. The Darlington circuit cannot operate the relay if either the +5 volt collector supply (P5) (6B4) or the +15 volt base supply (P15) (6A3) is missing. Should the AC input (AC1 and AC3) (6A1 and 6A2) be too low or missing, the Power Fail Detector circuit operation permits Transistor 01AQ2 to conduct and remove the base drive to the Darlington circuit.

The AC input is sampled from the secondary of a 12VAC transformer and rectified with the diode bridge 02AD1, D2, D3 and D4 (6C2). The pulsating DC voltage is applied to Potentiometer 00AR1 (6E1). The potential selected by the arm of the potentiometer is applied to the Power Fail Detector via the strap A/B as shown. Strap B/C is part of the multi-CPU option to be covered later.

Transistors 01AQ3 and Q4 are connected as a differential amplifier with a +6.2 volt reference on the base of Q4 and the potentiometer signal applied to the base of Q3. The Transistors 01AQ1 and Q2 form part of their collector loads. Initially, Transistors Q1, Q2 and Q3 are off and Q4 is on. The potential at the emitters of Q3 and Q4 is approximately +7 volts (Vz + Vbe of Q4). Transistor Q2 is off with approximately +6.8 volts at the base and +6.5 volts at the emitter.

If the AC input is lost (or fluctuates enough) the potential at the base of Q3 becomes more negative, Q3 conducts and supplies base drive to Q1. The 4.7K resistor (01AR2) provides positive feedback from Q1 to Q3 causing these transistors to snap on. The emitter voltage of Q3 drops, Q4 turns off, Q2 turns on and commences to discharge the delay Capacitors 05AC1 and 06AC2 (6D4). With Q1 conducting, its collector voltage approaches ground and generates the low active signal PFDT0 (6J3). As described earlier, this forces PFDT1 high to start the sequence which puts a low level on POWDN0 and completes the capacitor discharge. The Darlington circuit has no base drive so the relay is de-energized.

The Initialize Relay K1 is a dry reed unit with Single Pole Double Throw contacts. The normally closed contact of the de-energized relay provides a metallic ground on the system Initialize Line SCLR0 (6A9).

Another delay capacitor (06BC1) (6D5) starts charging toward the high logic level when the inverter which drives it is turned off by the low SCLR0 line. The Schmidt Trigger circuit, composed of a pair of inverters and two resistors (6E5), produces the delayed SCLR0 signal, DSCLR0 (6G7), when the capacitor voltage exceeds the trigger threshold. The low level on DSCLR0 direct clears the PPF and STP flip-flops.

For a sequence due to INIT0, EXA0 or EXB0 low (6N1), clearing STP allows the POWDN0 lead to go high and the delay capacitor(s) (6D4) to charge slowly through the base resistor(s) of Transistor 06AQ1. When the threshold of the Darlington circuit is reached, the circuit conducts and the Initialize Relay K1 is energized thereby removing the ground from the SCLR0 line.

In the case where Initialize is caused by a failure to P5, N15, P15 or the AC supply, the Initialize Relay K1 de-energizes and remains in that state until the fault is corrected.

Start Timer. The Start Timer circuit is shown on Sheet 6, lower left quadrant. Section 3.6.3 covers the general operation of the circuit. With the timer-kill lead (KSTM1) (6D8) in its normally low state, the ungated STRT0 signal (6A8) enables the 35 microsecond timer STMA (6D8). When the selected module generates a MFIN0 (6A9) signal, the MFIN0B line (6C9) goes low to clear the timer and disable the timer flip-flop (STMB) (6F8).

If the MFIN signal does not occur within 35 microseconds, STMA1 goes low to toggle set the STMB flip-flop. Output STMB1 (6G8) is gated by DSTRT1, which is active on D Bus operations, to generate the FLSYN0 signal (6M7). For all other operations, DSTRT0 is high and STMB1 produces a low level on STF0 (6M7) which toggle sets Bit 11 of the MCR (5E5). Both FLSYN0 and STF0 are gated to the MFIN0 line (1G1 and 1G9) to restart the CPU clock. When the STRT0 signal is removed, STRT1 (6C8) goes low, CSTM1 (6D9) goes high and CSTM0 (6E9) direct clears the STMB flip-flop. SCLR0 (6A9) also clears the STMB flip-flop.

During initialize timing periods, the KSTM1 line (6D8) is forced high by STPF0 or PPF0A or both. When the POW function is executed, no MFIN signal is returned. The CPU waits for the initialization sequence. When the STP flip-flop is set, STP0 blocks generation of STP0 which could return an erroneous MFIN0 signal.

When the test set is in use in the single step mode, some ALU sequences require more than 35 microseconds between STRT and MFIN. The Start Timer is inhibited by a ground connected to Test Point (TP) KTM (6A8).

Miscellaneous Circuits. The Wait flip-flop (FWAIT) (1K8) controls the WAIT lamp on the Control Console. When the function LDWAIT (1K7) is decoded, the state of Bit 0 of the B Bus is loaded into FWAIT.

The MSIG0 line to the CPU (1H9) is low active whenever the I/O Control gates at least one true bit to the CC Bus; either from the CC MUX (SIGB0) (1H1) or due to the False Sync code (FLSYN0) (1G1). During a Data Channel operation, the KT1 signal gates the DCR0 line (1H1) from the Multiplexor Channel to the MSIG0 line to request a memory Read operation (see Section 3.6.3). Note the inversion between DCR0 and MSIG0.

On every I/O Control function, except FPOW0, the MFIN0 line (1G9) goes low active to restart the CPU clock. The FLSYN0 and STF0 signals also return a pseudo MFIN as described earlier. A cascaded set of OR gates (Sheet 1) is used to combine the following signals:

1. DSEND0 (1G4) - All output functions on the D Bus.
2. GC80 (1G7) - Gate pulse for FC8 (Figure 11).
3. CM0 (1H7) - Clear MCR function.
4. LDWT0 (1K7) - Load Wait function.
5. STF0 (1F1) - Start Timer Fail (non-D Bus).
6. GPX0 (1F1) - Pulse Out function.
7. FLSYN0 (1G1) - False Sync.
8. STCC0 (1G1) - CC MUX strobe.
9. STL0 (1G1) - S MUX low strobe.

Some of these signals encounter more stages of logic delay than others. This is to insure that companion signals have been gated to the busses before the MFIN0 line becomes active.

The POUT function gates Bits B12:15 to a set of board stakes (PA0, PB0, PC0 and PD0) (6N8) to be used for external signalling purposes. The pulse width is set by a timer GP (6H8) and control flip-flop (GPX) (6J8) which delay the MFIN0 signal. The width of the pulse gate POUT1 (1N9) is equal to the width of the STRT0 signal.

The strap field (6N1-6N9) provides access for 10 circuits on the IOU board to 6 terminals on the chassis front terminal strip for multi-CPU systems. The configurations of straps varies from system to system and from board to board in a given system. These inter-processor connections are not covered in this specification.

The four output pulses have been described previously. Stakes for Power Fail Master (PFM) and Power Fail Slave (PFS) are connected to the Power Fail Detect circuit (6M3). The PFM line goes low when the PFDT0 signal goes low. A decoupling diode and pullup resistor are provided. An IOU board used in the slave mode is equipped with a B/C strap (6H2) - the A/B strap is removed. This disconnects the analog supply (6C2) and provides an off bias potential for Transistor 01AQ3 by means of Resistor 00CR5 to P15 and Diodes 00AD1 and D2 to the reference Zener diode 02AD5. When the PFS line (connected to the PFM on another board or its equivalent) goes low, the slave circuit Transistors Q1 and Q3 snap on as described in Section 3.7.3. The transistors are off for the high or open condition on the PFS line.

Auxiliary initialize inputs EXA0 and EXB0 (6M2) start the initialize sequence when either input is low. The diodes in the base circuit of Transistor 00EQ1 provide a threshold such that the low PFM line from another IOU board is recognized. A low signal from a logic gate or switch contact to ground may also be used. The RC noise filter (6C1) for the POFF0 and INIT0 lines is also active for the auxiliary inputs. Note that the decoupling diode on the PFM line permits several such lines to be connected to the same auxiliary input in an OR configuration.

The gated stop input (GSTP1) (6N6) on the memory controlling (or master) CPU may be controlled by the OR tie of the STP1A (6N6) signals from all other CPU's. This delays the low active signal on the POWDN0 line of the master CPU until the rest of the system has finished its initialize/storage micro sequences.

Power sequencing may be varied by changing either the delay capacitor(s) (6E4) or resistor(s) (6D4) on various sub-system IOU boards.

4. DISPLAY SYSTEM

The Display System provides a means for reading the contents of all the system registers and any main memory location, together with the capability of manually entering data and programs. Figure 17 shows the Control Console layout. Two register displays are available. There are 16 switches which provide a means for entering memory data and addresses into the machine. The momentary EXEcute control switch requests that any operation, selected by the 12 position rotary Function switch and the SGL and RUN function switches, be executed. The Initialize (INT) control switch resets the system and peripherals. The LOCK-ON-OFF key operated security lock switch, controls power to the system and permits locking the controls. The Control Console is an input/output device interfaced with the Multiplexor Bus. The Display System is supported by a special micro-program sequence in the Read-Only-Memory. The Control Console operating procedures may be found in the Model 70 User's Manual, Publication Number 29-261.



Figure 17. Control Console

4.1 Block Diagram Analysis

Refer to the block diagram on Figure 18. The Processor Multiplexor Bus with drivers and receivers is shown on the left, the Display System device controller is shown in the center, and the Control Console is shown on the right side.

The address logic is shown in the upper left area of the block diagram. On receiving a request for service via the EXEcute switch and the CATN signal, the Processor outputs the eight bit display address (X'01') on Data Lines D08:15. This is followed by the ADRS control line which causes the decoded address to be strobed into the Address Storage flip-flop. The one output from this flip-flop enables all other I/O commands into the display controller logic.

Data to the Control Console is transmitted one byte at a time. The first byte is output on Data Lines D08:15, and the Data Available (DA) control line is activated. This command causes the first byte of data to be strobed into Bits 8 through 15 of Display Register Two. The DA line is then terminated, and the two-stage byte counter is incremented. The second byte of data is then placed on Data Lines D08:15, and the DA activated again. This process is repeated four times. Each time the display is addressed, the byte counter is automatically reset to zero for the first byte of data.

Data from the Input Register data switches is read into the system one byte at a time via Data Lines D08:15. On activating the Data Request (DR) control line, Bits 8 through 15 of the data switches are read into the system. The DR command is then terminated and the one-stage byte counter is toggled, enabling the second byte of data. The DR control line is again activated and Bits 0 through 7 of the data switches are read. The one-stage byte counter is automatically reset when the display is addressed.



Figure 18. Display Controller Block Diagram

The status of the control and register switches is read into the system as a single byte of encoded data by activating the Status Request (SR) control line. The twelve positions of the register display rotary Function switch are encoded into Bits 4:7 of the status byte and the control switches are encoded into Bits 0:7. The status byte is read into the system on Data Lines D08:15. The 32 register display lamps and the 16 data switches may be I/O programmed by the user. An Output Command (OC) instruction causes the CMD control line to set a flip-flop that disables the byte counters from being reset when the device is addressed.

The control logic is shown on the bottom of the block diagram. Depressing the EXEcute switch sets the CATN flip-flop in the console attention control logic. This generates a DSPLY1 interrupt to the Processor and appears as Bit 10 of the Machine Control Register (CATN). When the Processor addresses the display, the CATN flip-flop is cleared.

The Single switch (SGL) controls another flip-flop (SNGL) which is loaded when the EXEcute switch is depressed. This also generates a DSPLY1 interrupt which remains active after the CATN flip-flop is cleared. A user instruction is executed each time the EXEcute switch is depressed.

The Initialize (INT) switch starts the initialize sequence to reset the Processor, the Display Controller and all I/O devices. The WAIT indicator is under direct control of the FWAIT flip-flop in the I/O Control circuit.

The following schematic references pertain to the combined TTY/Display controller shown on Sheets 7, 8 and 9 of IOU Functional Schematic 35-405D08, and to the Control Console/Display Panel Functional Schematic 09-051D08.

4.2 Addressing Logic

The Control Console device address is wired as (X'01'). D Bus lines D08:15 are buffered and inverted by the common receiver circuits (7A1-7A5) to create the double rail data lines (DL 00:07). The decoded Display address gives active levels on B0 and B1 (7J7). The Display address flip-flop (ADB) (7K7) toggle sets on the trailing edge of the ADRS1 (7H8) signal. The ASYNB0 line (7K8) goes low to generate the return SYN0 signal (7K9). It also clears the CATN flip-flop (8D3).

If the INCR flip-flop (8B2) is reset, the function ADRS1·B1·INCR0 forces RST0 (8F2) low to reset the two-stage byte counter (8C8) and the one-stage byte counter (8C6).

4.3 Data Output

The byte of data transferred between the Display controller and the Control Console makes use of eight bi-directional shared lines (SD 00:07) as shown on the block diagram Figure 18 and at locations 7H1-7H5. Data is placed on this SD Bus when the DAGB1B line (7F8) goes high and is gated to one of the four display registers in the Control Console by one of the four load signals; LA0, LB0, LC0 or LD0 (8E8).

The load signals are selected by decoding the four states of the two-stage counter, XA and XB (8C8), and strobing with the LX1 signal (8D9). To provide proper loading of the display registers with gated data, the common strobe (LX1) is started by DAGB1A (8C9) but terminated after approximately 200 nanoseconds by the delay circuit; inverters 04E and Capacitors 04EC5 and C6 (8B9). The return SYN is generated by DAGB0 (7B7). The trailing edge of DAGB1A increments the counter.

The counter is reset by the RST0 line as described earlier on addressing. The RST0 line also goes low for either SCLR0B (8A2) or on the Output Command (OC) which sets the INCR flip-flop (7B1) (see 09-051D08, Sheet 1).

4.4 Data Input

The one-stage byte counter XC (8C6) is cleared by the RST0 signal in the same manner as XA and XB. When the Data Request control line (DRGB1) is active, the least significant Byte Enable (SL00) (8E6) is active and Bits 00:15 of the Console data switches are gated to the SD Bus. The XC flip-flop toggles set on the trailing edge of DRGB1. The next time DRGB1 goes high, Bits 00:07 of the data switches are gated to the SD Bus by SH10 (8E6) in the active state. DRGB0 (8A6) generates MST0 which gates the SD Bus through the 19-038 four-to-one Multiplexors onto Bits 08:15 of the D Bus (7K1-7K5). The D MUX select lines (DMA1 and DMB1) (7H5) are both low when the Display controller is in use. The return SYN is generated by a delayed DRGB0 (DSPSYN0) (7G8) to allow for MUX and Console gating delays.

4.5 Status Input

The status byte encoding is shown on Sheet 2 of 09-051D08. The register display rotary Function switch is encoded into the least significant four bits of the status byte. The control switches, SGL and RUN, in conjunction with the first two positions of the rotary Function switch, OFF/MWR and ADR/MRD, from the most significant four bits of the status byte. The status byte is gated onto SD Bus by the SRG0 lead (7D6). SRGB0 (7D7) generates MST0 to gate SD 00:07 through the MUX's to the D Bus. The return SYN is generated by a delayed SRGB0 (DPSPYN0) (7G8) to allow for MUX and console gating delays.

The table below lists the status codes for the rotary Function switch positions.

TABLE 10. DISPLAY STATUS BYTE ENCODING



4.6 Control Logic

Outputs of the EXEcute switch (ESN00 and ESNC0) are fed to a deglitching circuit (8B4) composed of an RS flip-flop. A positive pulse (PEX1) (8C4) is generated when the EXEcute switch is depressed and released. The CATN flip-flop (8D3) toggles set on the trailing edge of PEX1. This flip-flop is reset either by ASYNB0, when the Processor addresses the Display controller, or by the initialize signal SCLR0B (8A2). The diode (5AD3) protects against a sneak path in the Console circuit during the Power-Lock mode.

When the rotary Function switch is in a position other than OFF/MWR or ADR/MRD, the SSGL1 lead represents the state of the SGL Control switch. On the trailing edge of the EX1 pulse, the logic state of the SSGL1 lead (8A5) is gated into the SNGL flip-flop (8C5). This flip-flop is direct cleared by the SCLR0B signal.

The Display controller interrupt (DSPLY1) (8E5) is active when either the CATN or the SNGL flip-flop is set. The CATN1 level (8E3) is gated to Bit 10 of the S Bus on the sense MCR function code of the I/O Control circuit.

5. TELETYPE CONTROLLER

The built-in Teletype (TTY) device controller interfaces an ASR/KSR 33 or 35 TTY to the Processor. It provides the serial/parallel conversion required for data transfer between the parallel D Bus and the serial, eight level, start/stop ASCII code signal used by the TTY (see Figure 19).



Figure 19. Serial ASCII Code U (Even Parity)

The TTY controller is shown on Sheets 7, 8 and 9 of IOU Functional Schematic 35-405D08.

5.1 Block Diagram Analysis

Figure 20 is a block diagram of the TTY controller. The data line receivers, control line receivers and data send multiplexors are shared with the Display controller. The control circuits consist of the Command flip-flops (read or write, etc.) which direct the flow of information, circuits to control ATN/ACK functions, and logic to generate the status bits and control the timer.

The serial information received from the TTY is sampled by the timer and strobed into the Shift Register. When all the data has been shifted in, the data in the Shift Register is transferred to the Buffer Register. It is then gated through the four-to-one MUX onto the D Bus, D(08:15), by the Data Request signal (DRG). A bit-by-bit copy of the received data may also be sent to the TTY printer/tape punch when the Block flip-flop (BLK) (7N8) is cleared. In the Write or (Send) mode, the data byte is placed directly (parallel) into the Shift Register and then shifted out (serially) to the TTY.

5.2 Bus Communications and Address Circuits

Communications between the Processor and the TTY controller is via the control lines, test lines, and the low order eight bits of the D Bus. The bus receivers (Sheet 7), bus drivers (7M2-7M5) and send MUX (7J2-7J5) are shared with the Display controller. The Data Lines D08:15 are buffered to form the DL(00:07) lines. When the wired address X'02' is detected, Lines A0 and A1 are active and the TTY address flip-flop (ADA) (7K7) is toggled set on the trailing edge of the ADRS1 signal (7K9)* This enables the other control lines for the TTY controller. While the ADRS1 signal is active, the ASYNA0 line goes low and generates the return SYN0 signal (7K9).

The send MUX consists of four 19-038 circuits (dual four-to-one multiplexors) which have the Display lines SD(00:07), the TTY status, TTY data, and TTY ACK address connected to corresponding sets of inputs. The select lines DMA1 and DMB1 (7H5) are generated as follows:

	DMA	DMB	
C0	0	0	Display Data Request or Status Request
C1	1	0	TTY Status Request
C2	0	1	TTY Data Request
C3	1	1	TTY Interrupt Acknowledge

Multiplexor inputs C3 are wired to high or low levels to create the TTY address X'02'* Unused status bits are wired low. The multiplexor strobe (MST0) (7H6) is low active when any of the five input signals are low; i.e., SRGB0, DRGB0, SRGA0, DRGA0, or ATSYN0. The first two are combined and delayed for DSDSYN0 while the other three form TSYN0.

*NOTE: For systems where X'02' has been assigned to another device, the TTY Controller may be strapped for X'82'. (See Sheet 7 of Schematics.)



Figure 20. Teletype Controller Block Diagram

5.3 Status and Commands

The bit assignments for TTY status and command bytes is shown in the following table.

TABLE 11. TELETYPE STATUS AND COMMAND BYTE

BIT NUMBER	0	1	2	3	4	5	6	7
STATUS BYTE	ERR	*	BRK	*	BSY	EX	*	DU
COMMAND BYTE	DISABLE	ENABLE	UNBLOCK	BLOCK	WRITE	READ		

*Unassigned status (will return zero).

STATUS BYTE

ERR — The Error bit is set when a character is not taken from the controller buffer before another character is assembled.

BRK — The Break bit is set at the end of one character time when the line is held in the space condition for a period greater than a character period.

BSY — Read Mode. The Busy bit is normally set and is reset when data is available for transfer to the Processor. Write Mode. The Busy bit is normally reset and is set when data is being transferred to the terminal.

EX — The Examine bit is set when BRK or ERR is set.

DU — The Device Unavailable bit is set when the terminal is powered down or in Local Mode.

COMMAND BYTE

DISABLE — Disables device interrupts; allows queuing of interrupts.

ENABLE — Enables device interrupts.
Note that a command byte with both Bits 0 and 1 set Disarms the interface, no interrupt queuing.

UNBLOCK — Allows the Printer to print data entered via the keyboard or tape reader.

BLOCK — Disables the Unblock feature.

WRITE — The interface is placed in the Write Mode.

READ — The interface is placed in the Read Mode.

The command flip-flops EBL, ARM, BLK and WT (7N6-7N9) are loaded with the trailing edge of the CMGA1 signal (7L9) if the J or K input is high. The contents of the flip-flops remain unchanged if both the J and K inputs are low. The Write Storage flip-flop (WT) (7N9) unconditionally accepts the Read/Write signal from the Processor, however, the Write Execution flip-flop (WRT) (8J6) can only be updated when the timer has stopped; i.e., when TMG0 (8G5) is high.

The EBL and ARM flip-flops (7R6) are loaded from DL00 and DL01 as described in Table 10. They control the action of the interrupt flip-flop (ATN) (8N8) and the interrupt line ATN000 (8N7).

The Block flip-flop (BLK) (7N8) controls the serial feedback of data from the TTY receiver to the TTY driver. When reading a non-ASCII tape, it is inconvenient and undesirable to permit the received data to reach the printer/stunt box and operate the bell, line feed, form feed, etc., functions. This feedback is broken when the BLK flip-flop is set. Sending data to the TTY from the Shift Register is not affected by the BLK flip-flop.

The Busy (BSY) status bit is controlled by the Write Execution flip-flop not the WT flip-flop. The Break bit remains set as long as the Break key is depressed at the TTY. The Error bit (overflow) is cleared by either a Data Request, any command, or the system initialize signal SCLR0.

5.4 Timer Circuits

The timer consists of the control flip-flop (TMG) (8J3), a 440 HZ multivibrator MTA (8L3) and MTB (8N2), a two-stage clock counter MTC (8L3) and MTD (8L3), and a character counter (TA, TB, TC and TD) (8L5). In the idle or reset state with the TMG flip-flop cleared, TMG1 (8J6) is low to disable MTA and MTB, to clear MTC and MTD and to preset the character counter to the count of five.

When the TMG flip-flop is toggled set at the end of DAGA0 (8G2) in the write mode; TMG1, TMG1A and DTMG1 all go high to enable the timer. The 440Hz pulse train (MTB1) (8M3) drives the two-stage counter (MTC and MTD) and a decoder gate to generate the 110Hz train of clock pulses (CLK0 and CLK1) (8M4) and the shift pulses (SHFT1) (8R4). After the end of the ninth clock pulse, TB1, TC1 and TD1 are all high, thus forcing FSTP0 (8N5) low to terminate the train of shift pulses. During the eleventh clock pulse, EOC0 (8M4) goes low, TTMG1 (8H3) goes high and the TMG flip-flop is toggled clear on its trailing edge. This produces a train of eleven clock pulses and nine shift pulses having a period of 9.09 milliseconds (110Hz) with the trailing edge of the first pulse occuring 9.09 milliseconds (one bit period) after TMG is set. The pulse width is about 1.15 milliseconds (one-eighth of a bit period).

The idle timer is also started (by the direct set pulse ST0 (8J2)) when the received Start bit arrives from the keyboard or tape reader or due to depression of the Break key. This is not dependent on the read/write mode since the BRK condition must be detected in both modes. The width of the ST0 pulse is determined by delay Capacitor 02HC1 (8G1) which generates the delayed TMG0 signal DTMG0 (8H2). Since the MTD flip-flop is direct set by ST0, the first CLK1/SHFT1 pulse occurs 4.545 milliseconds (half of a bit period) after the TMG flip-flop is set; the period of the pulses is still 9.09 milliseconds. Received data is sampled/shifted at the center of each bit. The TMG flip-flop is toggled clear at the end of the EOC and TTMG pulses as before.

5.5 Data Output

The TTY controller is in the write mode when both the WT and WRT flip-flops are set. To send data to the TTY, the DAGA0 line (9B1) goes low to load DL(00:07) into the Shift Register, clears the Start bit flip-flop (DRN) (9G5) and toggles set the Timing Gate flip-flop (TMG) (8J3). Note that if the timer was already running when the Data Available control signal is received, the DAGA0 signal (7D9) would be blocked by TMG0 (7C9) low, no return SYN would be generated, and the false sync condition would be detected after 35 microseconds. For this reason the WDH instruction must not be used with the TTY controller.

When the timer starts, shift/clock pulses are generated as described earlier and shown on Figure 21. The bit stored in the DRN flip-flop is connected to the transmit line (TNSB1) (9K6) by the high states on the device transmitting (DT0) and the TMG1 lines. Since the DRN flip-flop is initially cleared by DAGA0, TNSB1 goes low, and the gate driving TNS0 turns off to send the open-loop Start bit condition. At the end of each shift pulse, as the eight data bits are sequentially transferred into the DRN flip-flop, a high state at the serial input of the Shift Register (DX1) (9C2) gradually loads the register with all ones (including the DRN flip-flop). During the last two clock periods, after shifting has stopped, the one stored in the DRN flip-flop is sent out as the closed-loop Stop bit condition. The EOC pulse clears the TMG flip-flop to generate the closed-loop Idle condition.

With the WRT flip-flop set, the status bit BSY1 (8J7) is active when TMG1 is active. Should a command which clears the WT flip-flop (read mode) be received while the timer is running, the WRT flip-flop (and the definition of BSY status) does not change until the TMG flip-flop is cleared and TMG0 (8F8) gates WT1 into the WRT flip-flop.

5.6 Data Input

The timer circuit can be started from the TTY receive loop in either the read or write mode as described in Section 5.4. This insures that the Break condition will always be detected. However, serial data cannot enter the Shift Register (DX1) (9C2) unless the TTY controller is in the read mode; i.e., the WRT flip-flop cleared and WRT0 high. The Load Buffer Register pulses (LDBR1) (9D5) are generated only in the read mode.

The Device Data line (DD1) (9R5) is high active when there is current flowing in the receive loop. This represents the logic ONE level and also the idle loop condition. The signal from the receive loop is filtered by an RC network (180 ohms/2.2mfd) (9J9) and then reshaped by the Schmidt Trigger circuit (composed of a pair of inverters and two resistors) (9G9-9K9) to generate the DD0 and DD1 signals.

When DD0 and DD1 first become active, the timer is started by the ST0 pulse (as described in Section 5.4) and the Device Transmitting flip-flop (DT) (9F7) is set. This flip-flop forces the TNSB1 line high and partially selects the TNSA1 gate, subject to a high level on the BLK0 and DD0 lines; i.e., the serial feedback circuit to the TTY Printer/Punch. The DT flip-flop also arms the Line Check flip-flop (XLC) (9G7) by placing a high level on the J input.



Figure 21. Write Mode (Output) Timing, Teletype

As seen on Figure 22, the XLC flip-flop is toggled set at the end of the first SHFT pulse. During the first SHFT pulse, the receive loop is checked to insure that the loop is still open; i.e., a legitimate Start bit has started the timer. If the loop is closed, DD1 is high and the Start Glitch pulse (GLTCH0) (8H3) is generated to clear the TMG flip-flop at the end of the SHFT pulse. The timer is reset, there are no EOC or LDBR pulses, the Buffer Active flip-flop (BA) (9C7) and the BSY status are unchanged.

The serial data at the Shift Register input (DX1) (9C2) is active when the DD1 line is active. The nine SHFT1 pulses move the received data into and along the Shift Register until the Start bit and the eight data bits occupy DRN and SR(00:07). Shifting occurs at the end of each SHFT1 pulse; i.e., the center of each bit.



Figure 22. Read Mode (Input) Timing, Teletype

The TMG flip-flop toggles clear at the end of the EOC pulse and clears the DT flip-flop. The XLC flip-flop is cleared by EOC if the loop is closed due to a Stop bit, DD1 high (9G8). In the case of a missing Stop bit (or Break condition), the XLC flip-flop remains set after the EOC pulse has cleared the TMG flip-flop. The function TMG0·XLC1 causes BRK0 (8H8) to go low. Lines BRK1, EX1 and EX0 will then become active. The timer cannot restart on the open loop condition since ST0=DTMG0·DD0·XLC0.

The BRK condition continues until the receive loop is closed. The DD1·TMG0 function then clears the XLC flip-flop.

In the read mode, BSY1 (8J7) is low whenever the Buffer Active flip-flop (BA) (9C7) is set. The EOC1 pulse generates the LDBR1 pulse to load the Buffer Register and toggle set the BA flip-flop. The DRGA0 signal (9B5) clears the BA flip-flop when the buffer is gated to the D Bus. An overflow or error state exists if the LDBR1 pulse finds the BA flip-flop still set, the Overflow flip-flop (OV) (9D5) is then set. The OV and BA flip-flops are cleared by the DRG pulse, any CMG pulse, or the initialize signal SCLR0B.

5.7 Interrupt Circuit

The TTY controller generates an interrupt for a negative transition on BSY1. This transition toggle sets the ATNA (8J8) flip-flop which in turn direct sets the ATN flip-flop (8N8) via the SATN0 lead. This forces GATN1 high and ATN000 (8N7) low.

The Processor responds by executing an Acknowledge Interrupt (AI). When the TTY controller has first priority, the RACK0 lead (8K6) goes low forcing RACK1 and DRACK1 high. With GATN1 high, the TACK0 gate is blocked and the ATSYN0 line goes low. This gates the controller address X'02' to the D Bus, generates the return SYN0, direct clears the ATNA flip-flop, and toggle clears the ATN flip-flop at the end of ATSYN0.

When the system uses the Memory Protect and/or the Real Time Clock controllers, the RACK0/TACK0 daisy chain is wired to the higher priority controller(s) before it reaches the TTY over the back panel.

As noted in Section 5.3, the Disable command clears the EBL flip-flop forcing the EBL1 (8K8) and GATN1 lines low. Interrupts may be queued by setting the ATN flip-flop. The Disarm command forces the ARM1 lead (8S9) low to clear the ATN flip-flops and hold them clear; interrupts are not queued.

NOTE

The ATNB flip-flop has been disabled to make the Model 80 compatible with other INTERDATA systems.

5.8 Initialization

The system initialize signal SCLR0B (7L8) conditions the TTY controller by setting the BLK flip-flop and clearing all other control flip-flops. This presets the controller in the read mode with interrupts disarmed.

6. MAINTENANCE

6.1 CPU Clock Timing (Functional Schematic 35-403D08)

The basic clock of the CPU is generated via an oscillator whose frequency is determined by a tapped delay line. This is factory adjusted for a nominal 10 MHz frequency with a 40% duty cycle and normally needs no adjustment.

The basic repetition rate is determined by 2 (5ns+5ns/TAP) where the signal TREP0 (1F1) is connected to the delay line tap required to produce the desired delay. The normal setting is therefore Tap 9 (Pin 21A-11 to produce 2 (5ns+45ns)= 100ns basic repetition rate.

The clock width is determined by the setting of TWDTH0 (1N2) on the delay line and is directly related to the delay produced by the delay line tap. Thus, a nominal 40 nanosecond clock width is produced by connecting TWDTH0 to Tap 8 (Pin 21A-06). No connection to this input results in a 50% duty cycle.

The RIR clock (RIRSTB1) (1N1) is adjusted to a nominal 20 nanosecond strobe by the positioning of TWDTHA0 on the delay line. This is normally connected to Pin 21A-14.

6.2 ALU Clock Timing (Functional Schematic 35-404D08)

The ALU clock is similar in concept to that of the CPU and is factory adjusted for a 100 nanosecond repetition rate and a 30 nanosecond pulse. AREP0 is normally connected to Pin 20K-11 (7M4). AWDTH0 is connected to Pin 20K-14.

6.3 Primary Power Fail Check (Functional Schematic 35-405D08)

The Primary Power Fail Detector is located on the IOU board. The circuit is checked and adjusted as follows:

1. Connect the Primary Power Cord of the CPU power supply into a variable voltage source (Variac or equivalent).

2. With the line voltage set at the nominal value (115.0 VAC), turn the Power on.

3. Adjust Potentiometer 00AR5 (the second pot from the left side of the IOU board) to generate the Power Fail condition on CL070 (back panel Terminal 121-0) when the AC line voltage is set for 103.5 V (i.e., 10% low). System Initialize line (SCLR0) Terminal 126-0 should become low active approximately 3 to 4 milliseconds after CL070 is active.

4. With nominal line voltage, load the Model 80 Test Program and depress the EXEcute switch. While the program is running, remove the AC line cord from the primary power source.

NOTE

The TTY will run-open if connected into a different power source.

5. Connect the AC line cord back into the power source. The TTY should stop cycling. Depress the EXEcute switch and the test program should continue to run.

6. Repeat Step 4, but turn the Console Power switch off instead of removing the AC line cord.

6.4 TTY Timer Adjustment

The only adjustment on the TTY controller controls the frequency of the 440Hz timing multivibrator. The adjustment is made in the following manner:

1. Initialize the system.

2. Connect an oscilloscope to TP-TMG1A (located on the far left side of the IOU board).

   Vertical scale: 2 volts/centimeter

   Horizontal scale: 1 milliseconds/centimeter

   Sync: Internal, negative

3. Generate a continuous stream of data from the TTY by reading a tape or by the Repeat function of the keyboard.

4. Adjust Potentiometer 00AR6 (located on the far left side of the board-next to the test point) for the waveform shown below.



7. MNEMONICS

The following sections provide a brief description of each mnemonic found in the Model 80 Processor. The source of each signal on Schematic Drawings 35-403D08 (CPU), 35-404D08 (ALU), and 35-405D08 (IOU), is also provided.

7.1 CPU Mnemonics (35-403D08)

MNEMONIC	MEANING	LOCATION
A(00:15)	A Bus	Sheet 5
ALCH(00:15)	A Bus Latch Register Input	Sheet 6
ASEL(00:04)	A Bus Source Select	Sheet 5
AST	ALCH Multiplexor Strobe	6R3
ATN(00:03)	Interrupt Attention Lines	3F3
B	B Bus	Sheet 4
BINH0	Branch and Inhibit Display Interrupt	3F7
BLCH(00:15)	B Bus Latch Register Input	Sheet 6
BSEL(00:04)	B Bus Source Select	Sheet 5
BST	BLCH Multiplexor Strobe	6N3
CA(00:15)	Control Address to Memory	Sheet 9
CCC	Condition Code C Flag from Modules	7D1
CD(M00:15)	Control Data Bus to Memory	Sheet 8
CFLG	Processor C Flag	3A9
CFTCH	Control Instruction Fetch to Memory	1R4
CMAR140	Clear MAR14	9C7
CMLC140	Clear MLC14	9A2
CRDY	Control Ready from Memory	1K4
CREQ	Control Request to Memory	1R7
CRLR(04:15)	Clear ROM Location Register Inputs from Test Set	Sheet 4
CWRT	Control Write to Memory	1R8
D	D Field of Micro Instruction	10L9
DISPLY1	Display Interrupt	3E4

MNEMONIC	MEANING	LOCATION
E	E Field of Micro Instruction	10L7
ENFLG	Enable PSW Manipulation from Condition Code	10L9
EXEC	Execute Instruction	2B4
FTCH	Instruction Fetch Decoded	1L4
FSEL(00:03)	Function Select Field or RIR	Sheet 10
GA	Gate A Field to SSEL	10G3
GBR	Gate Branch to RAG	3D4
GCC	Condition Code G Flag from Modules	7B1
GFLG	Processor G Flag	3A7
GINT	Gate Interrupt	3K4
GMDR	Gate MDR to Memory Bus	8B8
GRLCA	Gate Low RLC to RAG	3D4
GRLCB	Gate High RLC to RAG	3D5
GRSB	Gated RSB to RAG	3D3
GS	Gate S Field to SSEL	10C4
GUD	Gate UDR to SSEL	10A4
GUDR	Gate UDR to BSEL	5M5
GUS	Gate USR to SSEL	10F4
GUSR	Gate USR to BLCH(12:15)	6R3
GUIR	Gate UIR to RAG	3D3
GUTR	Gate UIR or TRAP to RAG	3D1
GXFR	Gate B Bus to RAG	3D2
ILEG	Illegal Interrupt	3L2
IHHCLA	Inhibit Clock from Control Store	1G3
INHCLB	Inhibit Clock from Test Set	1G3
INTA	Any Interrupt Bus Illegal Service	3N4
INTB	Illegal Interrupt Service	3N3
INTEBL0	Interrupt Group Enable	3L6

7.1 CPU (continued)

MNEMONIC	MEANING	LOCATION
INTR	Any Interrupt Service	3J2
IWAIT1	Flip-Flop Set when Waiting for Instruction from Memory	1N4
JAM	Jam MLC to MAR	9B5
KEB1	Encode F field for Module 0	3D6
KLCLK	Kill Clock	1G3
KSIG	Extension of F Field from Micro Control Field	10M9
LCC1	Condition Code L Flag from Modules	7A1
LDMAR0	Load MAR	7B7
LDMLC0	Load MLC	9D2
LDRLR0	Load RLR	2B5
LFLG1	Processor L Flag	3A7
LNKAD0	Gating Function for RLC to S Bus	1A5
MARCK	Composite MAR Clock	Sheet 9
MARD(00:15)	Multiplexed MAR Input Data	Sheet 9
MARP21	Increment MAR Plus Two	9C7
MC(00:03)	Memory Control Field of Micro Instruction	Sheet 10
MCENBL0	Activate MC(00:03)	10J3
MCSEL0	Select Proper MC Field from Instruction	10K3
MDR(00:15)	Memory Data Register	Sheet 8
MDRCK	MDR Clock	8B4
MDSIG1	Module Signal to CPU	2A6
MLC(00:15)	Memory Location Counter	Sheet 9
MLCCK	MLC Clock	Sheet 9
MLCP21	Increment MLC Plus Two	9B3
MMF0	Machine Malfunction Interrupt	3F4
MOD00	Module Zero Decoded	1D1
MUDR(08:11)	Memory User Destination Register	Sheet 8
MUSR(12:15)	Memory User Source Register	Sheet 8

MNEMONIC	MEANING	LOCATION
PASS	Branch Test Passed	3G8
PK	Memory Reference Kill Clock	1D3
PPF0	Primary Power Fail Interrupt	3M5
PSW(00:15)	Program Status Register	Sheet 7
PSWCK	PSW Clock	7C7
PVMD0	Privilege Mode to Memory Controller	3M1
RAG	ROM Address Gates	Sheet 4
RD(00:31)	ROM Data Bus	Sheet 2
REGWT	Enable Register Write	1F5
RGH0	Gate RD(00:15) to BLCH(00:15)	4M1
RGL0	Gate RD(16:31) to BLCH(00:15)	4M1
RIR(00:31)	ROM Instruction Register	Sheet 2
RIRCK	RIR Clock	Sheet 2
RLC	ROM Location Counter	Sheet 4
RLR	ROM Location Register	Sheet 4
RLRCK	RLR Clock	2D4
RMWP	Control Store Write Pulse	1F8
RMWRT	Decoded Control Store Write Instruction	1E8
RRX0	Decoded RRX Instruction	2B3
RS(00:03)	Decoded ROM States	1D8
RSA	ROM State Register (LSB)	1H5
RSB	ROM State Register (MSB)	1H8
S(00:15)	Module S Bus	Sheet 4
SCC0	Set Condition Code Control Line	7F6
SCLR	System Clear	1K9
SMAR	S Bus to MAR	10B9
SMAR14	Set MAR14	10B8
SMDR	S Bus to MDR	10D9
SMLC	S Bus to MLC	10C9

MNEMONIC	MEANING	LOCATION
SMLC14	Set MLC14	7S6
SPSW	S Bus to PSW	10D9
SRLR	Set RLR(00:15)	2D5
SSEL	S Bus Destination Select	Sheet 10
ST(00:15)	Composite S Bus and ALU Result Bus	Sheet 9
STRB	CPU Clock	1K2
STRT	Start to Modules (RS031)	10H9
TRAP(13:15)	Encode Interrupt Vector	3L3
TREP0	Clock Repetition Rate Adjustment	1F1
TWDTH0	Clock Width Adjustment	1F1
UDR(08:11)	Residual User Destination Control Register	7F4
UIR(00:07)	User Instruction Register	Sheet 8
USR(12:15)	Residual User Source Control Register	7M4
VCC1	Condition Code V Flag from Modules	7C1
VFLG1	Processor V Flag	3A9
ZFLG	Processor Zero Flag	3A6

7.2 ALU Mnemonics (35-404D08)

MNEMONIC	MEANING	LOCATION
A(00:15)	A Bus	Sheets 1 and 2
ACLK	Basic ALU Clock	7L9
ACNT(00:03)	Least Significant 4 Bits of Iteration Counter	8D4
ACRY	Carry from Iteration Counter (EACNT, ACNT=31)	8G5
ALCH(00:15)	A Bus Latch Register	Sheets 1 and 2
ALCLK	ALCH(00:15) Clock	8N9
ALMOD	Logical Mode	4G4
ALSEL	ALU Module Selected	7N1
ALSTRT	ALU Selected and STRT	7R6
AMEH	A Stack High (Micro-Registers) Memory Enable	8C9
AMEL	A Stack Low (General Registers) Memory Enable	8B9
AMODE1	ALU Mode	4H4
ARSH	Arithmetic Shift	7C6
ASA	Arithmetic State Register (LSB)	Sheet 6
ASB	Arithmetic State Register (MSB)	Sheet 6
ASEL(00:04)	A Bus Source Select	Sheet 8
ASIGN	A Bus Sign	7F3
ASTK(01:03)	A Stack Register Select	Sheet 8
AWE	A Stack Write Enabel	8H9
AWRT	ALU Write, Enables ALU Write to Register Stacks	6L3
AZR0	R(00:15) Zero	5D9
B(00:15)	B Bus	Sheets 3 and 4
BLCH(00:15)	B Bus Latch Register	Sheets 3 and 4
BLCLK	BLCH(00:15) Clock	8M9
BMEH	B Stack High (Micro-Registers) Memory Enable	8F9
BMEL	B Stack Low (General Registers) Memory Enable	8F9
BSEL(00:04)	B Bus Source Select	Sheet 8
BSTK(01:03)	B Stack Register Select	Sheet 8
BWE	B Stack Write Enable	8H9

7.2 ALU (continued)

MNEMONIC	MEANING	LOCATION
CFLG	Processor C Flag	6B9
CIN	Arithmetic Carry In	5B9
COUT	Arithmetic Carry Out	5C9
CSET	Composite ALU C Flag Logic	6C6
DIV	Divide Instruction	7J1
DSIGN	Divide Sign	7F5
ESHFT	Extended Shift Instruction	6N3
EACNT	Extended Iteration Count (MSB)	8G1
FCLK0	Processor Flags Clock	6C6
GENL	ALU Enable GCC	6D9
GFLG	Processor G Flag	6B9
INHACK0	Test Set ALU Clock Inhibit	7L1
INHS0	Inhibit MQ Shift	7F1
IZR0	Intermediate Zero (Most Significant Halfword)	
ILFLG	Intermediate LFLG (Most Significant Halfword)	
LFLG	Processor L Flag	6B9
LMOD(00:03)	Arithmetic Devices Mode Select	4F8
M	Composite Multiply Logic	7C9
MD	Multiply or Divide Instruction	7M2
MDSEL(00:02)	Module Select	7N1
MFIN	Module Finish	7N9
MQ(00:15)	Multiplier/Quotient Shift Register	Sheet 7
MSIG	Module Signal (ALU=CFLAG)	7R9
MUL	Multiply Signal	7B1

7.2 ALU (continued)

MNEMONIC	MEANING	LOCATION
R(00:15)	ALU Result Bus	Sheet 5
RAG(04:15)	ROM Address Gates	Sheet 9
RD(00:31)	ROM Data Bus	Sheets 3 and 4
RGH	Gate RD(00:15) to BLCH(00:15)	Sheets 3 and 4
RGL	Gate RD(16:31) to BLCH(00:15)	Sheets 3 and 4
ROT	Rotate Instruction	7A2
RZR0	R(00:15) Zero	6K9
S(00:15)	S Bus	Sheet 5
SEL	Shift Enable Left	7E6
SER	Shift Enable Right	7E6
SHFTA	Shift A Bus	1A9
SL0	Serial Left Data to MQ Register	7H5
SR0	Serial Right Data to MQ Register	7B8
SSEL	S Bus Register Designation	Sheet 8
ST(00:15)	Composite ALU Result Bus or S Bus	Sheet 5
STRB	CPU Strobe	8R1
STRT	CPU Start Signal to Modules	6D1
SUM	ALU Sum Flip-Flop	Sheet 5
VFLG	Processor Overflow Flag	6H9
ZFLG	Processor Zero Flag	6A9
ZSET	Composite ALU Z Flag Logic	6E9

7.3 IOU Mnemonics (35-405D08)

MNEMONIC	MEANING	LOCATION
A0/A1	Output of Address Decoder for TTY	7H7
A(000:070)	A Bus, High Byte	Sheet 3
A(080:150)	A Bus, Low Byte	Sheet 3
AC1	12VAC Input to Primary Power Fail Detector	6A2
AC3	12VAC Input to Primary Power Fail Detector	6A2
ACK0	Acknowledge Interrupt MPX Channel	5R7
ADA	Address Flip-Flop for TTY Controller	7K7
ADB	Address Flip-Flop for Display Controller	7K9
ADRS0	Address Control Line MPX Channel	4S9
ARM	Interrupt Arm Flip-Flop for TTY	7R7
ARST	Auto Restart, MCR Strap	2C7
ASYNA0	Address Sync for TTY Controller	7K8
ASYNB0	Address Sync for Display Controller	7L8
ATN	Interrupt Attention Flip-Flop	8N8
ATN000	Normal MPX Channel Interrupt to CPU	8N7
ATNA	Interrupt differentiator Flip-Flop for BSY1	8M8
ATNB	Interrupt differentiator Flip-Flop for EX0 (not used)	8M8
ATSYN0	Attention Sync Pulse for ACK Address	8J9
B0/B1	Output of Address Decoder for Display	7J7
B(000:070)	B Bus, High Byte	Sheet 3
B(080:150)	B Bus, Low Byte	Sheet 3
BA	Buffer Active Flip-Flop (sets when buffer is loaded, cleared when buffer is unloaded)	9A6
BLK	Serial feedback Block Flip-Flop for TTY	7R8
BNKA	Bank A, MCR Strap (Bit 05)	3G7
BNKB	Bank B, MCR Strap (Bit 04)	3F7
BR(00:07)	Buffer Register - Eight Stages, active only in Read Mode	Sheet 7
BRK0/1	Break Detect Signal - (Status Bit 2)	8H8
BSY0/1	Busy Signal (Status Bit 4)	8H7

7.3 IOU (continued)

MNEMONIC	MEANING	LOCATION
CA150	CPU - Memory Address Line (Least Significant Bit)	1E1
CATN	Console Attention Flip-Flop	8D4
CCC1	Condition Code Bus - C Bit	5N4
CL070	Primary Power Failure Control Line	4N9
CLK0/1	Timer Clock Pulses (Eleven Per Character)	8N4
CLRA0	Clear Line for Cycle Counter	2L6
CLRB0	Clear Line for DFST and TESYN Flip-Flops	2D8
CLRC0	Clear Line for KD and KSYN Flip-Flops	2E9
CLRD0	Clear Line for LESYN Flip-Flops	2G2
CM0	Clear MCR (CMCR Function)	1H9
CM(110:150)	Clear MCR Flip-Flops M11:15	Sheet 5
CMD0	Command Control Line MPX Channel	5N8
CMCR0	Clear MCR (CM0 or SCLR0A)	1J9
D(000:007)	D Bus, High Byte	Sheet 4
D(080:150)	D Bus, Low Byte	Sheet 4
DA0	Data Available Control Line MPX Channel	5N8
DACK0	Data Channel Acknowledge MPX Channel	5N6
DBEN1	D Bus Enable	1L9
DCKH1	Clock for Data Register High	4M6
DCKL1	Clock for Data Register Low	4H6
DD0/DD1	Device Data Signals From Schmidt Trigger Receiving Circuit	9G8
DFST	Timing Control Flip-Flop, Detects DSTRT	2D4
DL(00:07)	Buffered Copy of D(08:15) for TTY/Display Controllers (Double Rail)	Sheet 7
DLA1	D MUX Select A	4H1
DLB1	D MUX Select B	4G1
DMA1	Data MUX Select Line A (TTY/Display)	7H5
DMB1	Data MUX Select Line B (TTY/Display)	7H6
DPF0	Data Parity Fail Line From MBC	5D3
DR0	Data Request Control Line MPX Channel	4S9

MNEMONIC	MEANING	LOCATION
DR(00:07)	Data Register - High Byte	Sheet 4
DR(08:15)	Data Register - Low Byte	Sheet 4
DRN	Start Bit Stage of Shift Register (controls transmit line in Write Mode)	9G5
DSCLR0	Delayed SCLR0 Signal	6G7
DSPLY1	Display Controller Interrupt Line to CPU	8E5
DSPSYN0	Composite SYN for Display Controller	7G8
DSTRT0/1	Start Pulse for D Bus Operations	2C5
DT	Device Transmitting Flip-Flop (set when RCV loop starts the timer)	9G6
DTMG0	Delayed TMG0 Signal	8J1
DU1	Output of Device Unavailable Detector - Active for TTY in OFF/LOCAL Modes (Status Bit 7)	9J7
DX1	Serial Data Input to Shift Register (Line Data in Read Mode/all ONE's in Write Mode)	9C2
EBL	Interrupt Enable Flip-Flop for TTY	7R7
ENT30	Enter Time Period T3	2L2
EOC0/1	End of Character (Output of Character Counter)	8L4
EPF	Early PPF Timer (1 millisecond)	6E6
ESNC0	Normally Closed Line from EXEcute Switch	8A3
ESNO0	Normally Open Line from EXEcute Switch	8A4
EX0/1	Examine Signal - (Status Bit 5)	8H9
EX1	Examine bit of TTY Status	8H9
EXA0	Auxillary Initialize Input A	6N1
EXB0	Auxillary Initialize Input B	6N2
FLSYN0	False Sync Signal (D Bus Operation)	6M7
FPOW0	Power Down/Initialize Function	1M9
FSL00/01/02/03	Function Code Lines from CPU	Sheet 1
FSTP0	Stop Function Gate - Terminates SHFT Pulses	8M5
FWAIT	Flip-Flop for WAIT Indicator	1L8

MNEMONIC	MEANING	LOCATION
GCC1	CC Bus - G Bit	5N3
GDH1	Gate D - Bus High	5H8
GDL1	Gate D Bus Low	5H6
GKB1	Control Line Enable for Periods T2 and T3	5L9
GLTCH0	Start Glitch Signal - Clears TMG1	8H3
GM0/1	Gate MCR (SMCR function)	1N9
GP1	Timer for POUT Function	6J8
GPX	Flip-Flop for POUT Function	6J8
GSTP1	External Gate for STP Flip-Flop	6M6
GSTRT1	Gated Start (STRT signal gated by module decoding)	1R5
HW0	Halfword Test Line - MPX Channel	2H2
IA0	Illegal Address Line From MBC	5D4
INCR	Increment/Normal Flip-Flop	8C2
INIT0	Initialize Line from Console Switch	6A1
IPF0	Instruction Parity Fail Line from MBC	5D2
K1	System Initialize Relay (Dry Reed)	6A5
KA	Cycle Counter - First Stage	2K5
KB	Cycle Counter - Second Stage	2L5
KC	Timing Control Flip-Flop, Control Line Timing	2G4
KD	Timing Control Flip-Flop, Control Line Timing	2G5
KHW	Halfword Flip-Flop, DACK Operation	2R5
KSIG0	Function Code Line from CPU	1J1
KSTM1	Kill Start Timer Lead	6D8
KSYN	Timing Control Flip-Flop, SYN Stretch	2H8
KT	Cycle Counter - Terminate Flip-Flop	2N5
KTA	False Sync - Terminate Flip-Flop	2M1
KTM	Test Point - Ground to Kill Start Timer	6C7

MNEMONIC	MEANING	LOCATION
LA0	Gate Lines for Display Registers	8E8
LB0	Gate Lines for Display Registers	8E8
LC0	Gate Lines for Display Registers	8E8
LD0	Gate Lines for Display Registers	8E8
LCC1	CC Bus - L Bit	5N2
LDBR1	Load Buffer Register Pulse (active in Read Mode only)	9C7
LESYN	Timing Control Flip-Flop, Detect SYN Start	2G2
LX1	Master Gate Pulse for LA0/LB0/LC0/LD0	8D9
M11	MCR Flip-Flop Bit 11 (STF)	5E4
M12	MCR Flip-Flop Bit 12 (IA)	5E3
M13	MCR Flip-Flop Bit 13 (DPF)	5E3
M14	MCR Flip-Flop Bit 14 (IPF)	5E2
M15	MCR Flip-Flop Bit 15 (EPF)	5E2
M041	Bank B, MCR Strap	3K7
M051	Bank A, MCR Strap	3L7
M081	Spare MCR Strap	3A7
M091	Auto Restart, MCR Strap	3B7
M101	Console Attention, MCR Bit	3E7
MACK0/1	Master ACK Function (ACK or DACK)	1K9
MDSL(00:02)	Module Select Lines From CPU	1N1
MFIN0	Module Finish Line to CPU	1G9
MMF0	Machine Malfunction Interrupt Line to CPU	5H3
MSIG0	Module Finish Line to CPU (Program Branch)	1H9
MST0	Master Data Strobe for Both TTY and Display	7H6
MTA/MTB	Master TTY Timer (440Hz Output)	8L3
MTC/MTD	Timer Clock Counter (110Hz Output)	8L3
MX121	Composite MCR Bit to CC Bus and S Bus (strapped for IA and/or STF)	5H2
OV	Overflow (Error) Flip-Flop (sets when buffer is loaded twice without being unloaded)	9D5

7.3 IOU (continued)

MNEMONIC	MEANING	LOCATION
PEX1	Pulse Execute from EX switch	8C4
PFDT0/1	Power Fail Detector Output	8K3
PFM	PPF Detector Interlock - Master Unit	6M3
PFS	PPF Detector Interlock - Slave Unit	6M3
POFF0	Power Off Line from Console Switch	6A1
POUT1	Pulse Output Function	6K9
POWDN0	Power Down Line	6J4
PPF	Primary Power Fail Flip-Flop	6F6
PPF0	Primary Power Fail Interrupt Line	6M5
RACK0	Receive Acknowledge Interrupt Signal	8K7
RN	Negative Side of Receive Loop (TTY)	9M8
RP	Positive Side of Receive Loop (TTY)	9M8
RST0	Reset Line for XA, XB, and XC Counter	8F2
S(000:150)	S Bus, High Byte	Sheet 3
SATN0	Set ATN Flip-Flop Signal	8N8
SCC0	CC Bus Strobe Line	5N1
SCLR0	System Initialize Line	6A9
SCLR0	System Initialize Line - MPX Channel	6A9
SCLR0A	System Initialize Line for IOU Board (except for TTY/Display controllers)	2R6
SCLR0B	System Initialize Line for TTY/Display Controllers	7M8
SD(00:07)	Bidirectional Byte Bus to Display Panel	Sheet 7
SH10	Gate Lines for Display Switches	8E6
SL00	Gate Lines for Display Switches	8E6
SHA1	S MUX High - A Select	1F9
SHB1	S MUX High - B Select	1F9
SHFT1	Shift Register Pulses (nine per character)	8N4
SLA1	S MUX Low - A Select	1F9
SLB1	S MUX Low - B Select	1E9

MNEMONIC	MEANING	LOCATION
SNGL	Single Mode Flip-Flop	8C5
SR(00:07)	Shift Register - Eight Data Stages	Sheet 9
SR0	Status Request Control Line - MPX Channel	5N7
SSGL1	Single Mode Line from Display Panel	8A5
STA1	Strobe for CC - Code Gates	5L4
STB1	Strobe for CC - Code Gates	5L4
STCC1	Strobe for CC - MUX Gates	5N5
STF0	Start Timer Fail Signal (non D Bus operation)	6M7
STH0	S MUX Strobe - High Byte	1A9
STL0	S MUX Strobe - Low Byte	1D9
STMA	Start Timer (35us)	6E8
STMB	Start Timer Flip-Flop	6F8
STP	System Stop Flip-Flop	6J6
STP1A	Buffered Output from STP Flip-Flop	6M6
STPF1	Start Power Fail Timer	6L4
STRT0	Module Start Line From CPU	1R1
SYN0	Sync Test Line - MPX Channel	2A7
T11	Control Line Enable for Period T1	5L8
TA/TB/TC/TD	Four Stage Character Counter	8L5
TACK0	Transmit Acknowledge Interrupt Signal	8R6
TATN0/1	Clear Line for ATN/ATNA and ATNB Flip-Flops	8J9
TB	Delay Line Control Flip-Flop	2D4
TC0/1	Timing Control Delay Pulses	2F2
TDU	Device Unavailable Line From TTY	9M7
TERM1	Gating signal for S MUX	2R1
TESYN	Timing Control Flip-Flop, detect SYN end	2D6
TMG	Timing Gate Control Flip-Flop	8J3
TN	Negative Side of Send Loop (TTY)	9M6

MNEMONIC	MEANING	LOCATION
TNS0	Transmit (Send) Line to TTY	9K6
TNSA1	Transmit Signal From SR (Write Mode)	9J6
TNSB1	Transmit Signal From RCV-Loop (Read Mode)	9J6
TP	Positive Side of Send Loop (TTY)	9M5
TSYN0	Composite SYN and Data Strobe for TTY Controller	7M6
TMG1A	Timing Gate Test Point	8M1
VCC1	Condition Code Bus - V Bit	5N3
VK1	Operate Voltage for Relay K1	6A5
WAIT1	WAIT Lamp Control Line to Display Panel	8E6
WRT	Write Mode Execute Flip-Flop for TTY	8J5
WT	Write Mode Storage Flip-Flop for TTY	7N9
X1, --X6	Six Leads to Front Terminal Strip of Chassis	Sheet 6
XA	First Stage of Display Register Counter	8C7
XB	Second Stage Display Register Counter	8C8
XC	Switch Gate Counter for Display Panel	8C6
XLC	Line Check Flip-Flop (checks for START Glitches and Break conditions)	9H6
XPF	Power Fail Stop Timer (1 millisecond)	6H6
XRPA	Pull Up Resistor Networks for Unused Logic Inputs on IC's (1K to P5)	5B1
XRPB	Pull Up Resistor Networks for Unused Logic Inputs on IC's (1K to P5)	8H4
XRPC	Pull Up Resistor Networks for Unused Logic Inputs on IC's (1K to P5)	8A1

MEMORY

MODEL 80 MAIN MEMORY SYSTEM MAINTENANCE SPECIFICATION

TABLE OF CONTENTS

TABLE OF CONTENTS (CONTINUED)

TABLE OF CONTENTS (CONTINUED)

ILLUSTRATIONS

TABLE OF CONTENTS (CONTINUED)

TABLES

MODEL 80 MAIN MEMORY SYSTEM MAINTENANCE SPECIFICATION

1. INTRODUCTION

This specification applies to the INTERDATA Model 80 Main Memory System components listed in Table 1.

TABLE 1. MODEL 80 MAIN MEMORY COMPONENTS

PART NUMBER	PRODUCT NUMBER	BOARD PART NUMBER	MNEMONIC	FUNCTION
Part of Basic M80 System		35-407	MBC	Memory Bank Controller (controls one to four MSUs)
02-247	M80-301	35-406	MSU	Memory Storage Unit 8K X 17 bits (Parity)
02-247F01	M80-300	35-406F01	MSU	Memory Storage Unit 8K X 16 bits (No Parity)
02-248	M80-101	35-408	MPC	Memory Protect Controller

01-xxx and 02-xxx part numbers cover hardware, software, and documentation. 35-xxx part numbers refers to plug-in circuit cards.

2. SCOPE

This specification describes the overall operation of the Model 80 Main Memory System, consisting of one MBC and up to four MSUs; and the memory system external connections to the Central Processing Unit (CPU) memory bus, the Direct Memory Access (DMA) port, and the Memory Protect Controller (MPC). The Memory Storage Unit and the Memory Bank Controller are described in separate sections of this specification. This specification also provides block diagram analysis, timing information, troubleshooting and maintenance, and a mnemonic list for the MBC and MSU.

3. SYSTEM BLOCK DIAGRAM

The main memory system and its relationship to the rest of the Model 80 System is shown in Figure 1. The MSUs contain the memory storage elements and the MBC contains most of the control circuits and all registers. Up to four, 16,384 byte, MSUs can be driven by one Memory Bank Controller (MBC) for a maximum storage capacity of 65,532 eight-bit bytes. The memory system provides two independent ports (CPU and DMA). The CPU port to memory is for the exclusive use of the Model 80 Processor. The DMA port provides access to the main memory system over a multiplexed Direct Memory Access Channel (DMAC). The DMAC Bus is compatible with the Model 70 system and accepts a New Series (NS) Selector Channel. Refer to the NS Selector Channel Installation Specification, 02-232M01A20, for detailed information. The Memory Protect Controller also interfaces to the Model 80 Main Memory System. It provides memory write protect for 64 blocks (1K bytes/block) on CPU memory operations.

The MBC controls access to the MSUs from the two asynchronous independent busses (CPU and DMA), and the MBC internal memory refresh generator. The MBC provides memory service according to a priorty scheme hardwired into the MBC Interlock circuit. Address, data, and control information from the DMA or CPU to the main memory system is processed by the MBC and directed to the designated MSU for Write or Read operation.

In addition to providing memory service to the DMA and CPU ports, the MBC must generate its own memory requests and direct the MSUs to perform refresh cycles. A refresh cycle is the same as a read cycle and must be performed at a rate of 32 cycles every 2 milliseconds (32 different addresses must be refreshed-each of the 32 addresses must be refreshed once every two milliseconds). Refresh cycles are necessary to prevent the memory cells from losing their stored information.

The MSU accepts address, data, and control information from the MBC and performs memory Read or Write cycles.



Figure 1. Model 80 System

4. MBC/MSU PHYSICAL DESCRIPTION AND INTERCONNECTION

The assembly of one MBC and one MSU constitutes one memory bank of 16K bytes plus halfword parity. Expansion of the memory bank from 16K bytes (MBC and one MSU) to 64K bytes is accomplished by plugging three additional 16K byte MSU boards into the main frame chassis. The MSU boards are referenced to the MBC. That is, the MSU in the first slot adjacent to the MBC is designated MSU0, the next MSU is designated MSU1, etc. Refer to Figure 2.



NOTE: MBC CONNECTOR 2 IS FOR MEMORY PROTECT CONTROLLER WHEN EQUIPPED.

Figure 2. Standard MBC/MSU Interconnection

One to four MSU boards are connected to the MBC through two 50 conductor ribbon cables at the front of the chassis. The two cables are identified as MBC-L (MBC-Left) and MBC-R (MBC-Right) and are plugged in accordingly. All signals between the MSUs and the MBC are bussed over these cables. Refer to the Installation Specification, 01-053A20, for cable variations.

NOTE

When configured as a full system, the four Memory Storage Unit boards must be in adjacent card file slots.

4.1 Memory Bank Controller

The Memory Bank Controller (MBC) consists of one INTERDATA standard size mother board. The MBC occupies card file Slot 4. A back panel map is shown in Functional Schematic 35-407D08, Sheet 1. The MBC plugs into back panel Connectors 0 and 1 for power, ground, and CPU and DMA interface. Connector 2 provides the interface between the Memory Protect Controller and the MBC. Connectors 3 and 4 are connected to MSU Connectors 2 and 3 respectively.

4.2 Memory Storage Unit

A Memory Storage Unit consists of one INTERDATA standard size mother board. Up to four MSUs can be installed in card file Slots 0:3. The first MSU must be in Slot 3. Model 80 MSU component locator, part of 35-406D08, shows the physical location on the mother board of the major circuit blocks comprising the Memory Storage Unit. The MSU plugs into back panel Connectors 0 and 1 for power and ground. A back panel map is shown in Functional Schematic 02-247D08, Sheet 1.

5. MEMORY TECHNOLOGY

The Model 80 Main Memory uses Metal Oxide Semiconductor (MOS) memory technology. The actual memory storage device is a 1 X 1024 Random Access Memory (RAM). This device allows fast access read and write functions. However, it requires periodic refreshing of its stored information. The refresh function is very similar to a read function, that is, a memory cycle (Refresh cycle) timed exactly as a read cycle performs the refresh function. Therefore, the memory requires power at all times to preserve its stored information.

6. MODES

The Model 80 Memory System operates in two modes, Standby and Normal. When the Model 80 System is powered down, a partially powered mode, referred to as the Standby Mode, allows all but the main system to power down thereby preventing loss of stored information. The Standby Mode is entered any time System Clear (SCLR0) goes low, the system remains in this mode for two to four milliseconds after SCLR0 goes high. The Standby Mode is active whenever Console Initialize is depressed or the Console Power switch is placed in the OFF position.

It is important to recognize that when the Console Power switch is placed in the OFF position, the memory remains in a powered state. To remove all power from the memory, the toggle switch mounted on the front panel of the 35-014 Memory Power Supply must be turned to the OFF position. This switch must be OFF whenever memory boards are inserted or removed from the card files. See Model 80 Power System Maintenance Specification, 02-261A21, for more details.

CAUTION

Never remove or insert any memory boards or cables unless the Power switch on the 34-014 Memory Power Supply is in the OFF position.

The Standby Mode requires only the P22 and P5S voltages from the Power System, in addition to P8 from the MBC. The P22 voltage remains at its nominal voltage during the Standby Mode and keeps the memory cells "alive". However, in addition to maintenance power to the memory cells, memory Refresh cycles must continue, which is the reason why P5S must also be present. P5S powers the logic and timing required to do Refresh cycles. In the Standby Mode, P5S is turned on every two milliseconds, by the 34-014 Memory Power Supply, to do a "Burst Refresh" (32 refresh cycles). After the Burst Refresh is performed, the P5S is switched off for another two milliseconds. When the system is returned to the Normal Mode, P5S remains at a constant 5.1 volt level.

In the Burst Refresh, the required 32 cycles/2 milliseconds refresh cycle rate is performed by doing 32 cycles at maximum repetition rate followed by an inactive 2 millisecond interval followed by another 32 cycles at maximum rate, etc. The 32 cycle burst is completed in 15 microseconds.

When the system enters the Normal Mode, Burst Refresh ceases and Single Refresh cycle continues the refresh function. In Single Refresh cycle, the refresh rate is a simple one cycle per 50 microseconds.

7. CPU/MBC INTERFACE

The CPU/MBC interface consists of 39 lines; 15 Address Lines, 16 bi-directional Data Lines, 4 Control Lines, 3 Status Lines, and an Initialize Line. Refer to Figure 3.

The lines in the CPU/MBC interface are:

Address Lines	CA00:14	CPU⟶MBC	15 Lines
Data Lines	CD00:15	⟷	16 Lines
Control Lines	CWRT0	⟶	1 Line
	CFTCH0	⟶	1 Line
	CREQ0	⟶	1 Line
	PVMD0	⟶	1 Line
Status Lines	CRDY0	⟵	1 Line
	IPF0	⟵	1 Line
	DPF0	⟵	1 Line
Initialize Line	SCLR0	⟶	1 Line

Address Lines CA00:14

The CPU address lines transfers 15 address bits from the CPU to the MBC during CPU Read and Write operations.

Data Lines CD00:15

The bi-directional data lines are used to transfer 16 bits of data during Read or Write operations, or 32 bits of data during an Instruction Fetch operation.

Control Lines

CREQ0	The CPU request signal is low-active when the CPU desires memory access.
CFTCH0	The CPU fetch signal is low-active during an Instruction Fetch operation (double read). When initialized, it accompanies CREQ0.
CWRT0	The CPU write signal is low-active during a Memory Write operation. When initialized, it accompanies CREQ0.
PVMD0	CPU privileged write signal low-active prevents writing into a protected 1K block of memory.

Status Lines

CRDY0	CPU data ready from memory. Low-active when data is valid during Read cycle, or when Write cycle no longer requires valid data and address from the CPU.
IPF0	Instruction Fetch operation (32 bits) parity fail.
DPF0	Data Read operation (16 bits) parity fail.

Initialize Line

SCLR0	The system clear signal goes low-active during Console Initialize, or Power Down. SCLR0 low produces Standby Mode operation.



Figure 3. Memory Bank Controller, Block Diagram

7.1 Types of Memory Operations

The CPU can be serviced with three different types of memory operations. They are Data Read, Write, and Instruction Fetch. A Data Read or Write operation does a simple 16 bit Read or Write operation on the address sent by the CPU.

Instruction Fetch

When the CPU lowers the CFTCH0 line along with CREQ0 and a valid address, the MBC responds with two sequential 16 bit readouts spaced by 150 nanoseconds. The first 16 bit readout is from the address sent by the CPU. The second 16 bit readout comes from the next sequential memory address (address sent by CPU plus two). Two consecutive CRDY0 signals are generated by the MBC along with the readout on the CD00:15 lines. The Processor lifts the CFTCH0 signal after receiving the first CRDY0.

7.2 CRDY0 Timing

The time between a CREQ0 and a CRDY0 can vary considerably since the memory may be queued for a DMA cycle, a Refresh cycle, both, or neither. This time delay ranges between 60 nanoseconds and 1150 nanoseconds. The width of CRDY0 is always 30 nanoseconds.

8. DMA/MBC INTERFACE

Up to four Selector Channels (SELCHs) may interface to the DMA Channel on a party line basis. Customer designed interfaces may be substituted for SELCHs on a one for one basis.

A daisy chain priority system exists, on the DMA port, which decides which one of the up to four SELCHs captures the DMA Bus when simultaneous service is desired. It should be recognized that after a SELCH competes for and captures the DMA Bus, the DMA Bus then competes for memory service with the CPU port and the memory's internal refresh requirements.

The DMA Channel permits 16 bit Memory Write or Memory Read operations but is not capable of Instruction Fetch operations.

The DMA/MBC interface consists of 35 lines; 15 Address Lines, 16 bi-directional Data Lines, 2 Control Lines, and 2 Status Lines. Refer to Figure 3. The lines in the DMA/MBC interface are:

Address Lines	MA000:140	DMA ⟶ MBC	15 Lines
Data Lines	MSD000:15	⟷	16 Lines
Control Lines	REQ0	⟶	1 Line
	WRT0	⟶	1 Line
Status Lines	EN0	⟵	1 Line
	INH0	⟵	1 Line

Address Lines MA000:140

The DMA address lines transfer 15 address bits to the MBC during DMA Memory Read and Memory Write operations. These lines cannot be activated by the SELCH register until the DMA priority scheme allows it.

Data Lines MSD000:150

The data lines are used to transfer 16 bits of data on Memory Write or Memory Read operations. These lines cannot be activated by the requester until the DMA priority scheme allows it.

Control Lines

REQ0 — Up to four Selector Channels (SELCH) are OR-tied into the DMA request line (REQ0). Any SELCH may activate REQ0 any time memory service is desired.

WRT0 — This line is pulled low by the requester if the type of memory service desired is a Write operation, however, the line cannot be activated until the DMA priority scheme allows it.

Status Lines

EN0 — The MBC responds to a REQ0 by activating EN0. EN0 remains active for 100 nanoseconds during which time the requesting SELCH of the highest priority captures the DMA Bus. The rising edge of EN0 signals the capturing SELCH to alter the DMA Address Lines (MA000:140), the data to DMA Data Lines (MSD000:150) and DMA Write signal (WRT0), as required, within the next 100 nanoseconds.

INH0 — The MBC generates INH0 for a Read cycle when data is valid on the Data Bus MSD000:150 or for a Write cycle when the memory no longer requires valid address or data on the DMA Bus. INH0 is active for 50 nanoseconds. The requesting DMAC disconnects itself from the DMA Bus within the next 100 nanoseconds.

8.1 DMA Priority

Since up to four SELCHs may be requesting memory service simultaneously, a priority system determines which one will use the DMA port. The system works in the following manner; when the system is originally configured, the SELCHs are assigned their respective priority by the card file position assigned. When a SELCH desires memory service, it pulses the Request signal (REQ0) low. The MBC responds to a REQ0 by activating the Enable signal (EN0) to the DMA Bus. EN0 remains active for 100 nanoseconds, during which time the requesting SELCH of the highest priority captures the EN0 signal and therefore the DMA Bus. The EN0 signal from the MBC is wired serially through all SELCHs with the order of connection determining the priority (first wired = highest priority). The highest priority SELCH that requests service captures the EN0 signal. A SELCH that does not request memory service relays the EN0 signal to the next SELCH of lower priority. The rising edge of EN0 signals the capturing SELCH to gate address and data and the DMA Write signal (WRT0) onto the DMA Bus within the next 100 nanoseconds. The trailing edge of EN0 also raises the REQ0 signal unless the DMA Bus has additional requests on the REQ0 line. One hundred nanoseconds after the rising edge of EN0, an internal MBC signal, DCUE1, is set to compete for memory service.

9. MEMORY STORAGE UNIT ORGANIZATION

The Model 80 Main Memory System uses 1,024 bit dynamic MOS memory devices (chips) as storage elements. Each MSU board contains 128 MOS chips (8 chips/bit) with their drivers and sense-digit circuits to provide 8,192 words by 16 bits (with optional Parity the chip count is 136). The 128 memory storage devices on an MSU board are divided into two separately addressed memory sections, each 4,096 words of 16 bits (4 chips/bit). These memory sections are designated A and B, (Address Busses A and B), with the A half of memory having the even address (i.e., A14 = 0), and B half of memory having the odd address (i.e., A14 = 1). The two memory sections (A and B) share the common 16 sense-digit and write-digit circuits on the same MSU board. Refer to Figure 4 for a simplified block diagram and reasonablly accurate physical layout of the actual MSU board. All signals to and from the MSU boards are sent to or from the MBC via Connectors 2 and 3. Back panel Connectors 0 and 1 are used for power and ground only. To initiate a memory cycle, the MSU receives a Start signal (A or B), Address, Data, and a Read/Write signal, as required. The MSU responds by returning an end of cycle pulse to the MBC along with data if a read has been performed. Other signals relating to Fetch and Refresh operations are discussed in their respective sections.



Figure 4. Memory Storage Unit (MSU)

9.1 Address Bit Significance - MBC/MSU (Bits 00:14)

All address information is received by the MSU over the 50 conductor cable MBC-R at MSU Connector 2. The address bit significance is:

Bit 14 — Address Bit 14 selects the A or B half of an MSU. Bit 14 is not received as such by the MSU but causes the generation of A or B START signals at the MBC. If address Bit 14 = 0, an A START is generated. If Bit 14 = 1, a B START is generated. See Table 2.

Bits 00 and 01 — Address Bits 00 and 01 select one of four possible MSU boards (a 64 KB system would have four MSUs - 16 KB/MSU). These two bits are not received as such by the MSU but are decoded into one of four possible A STARTS or one of four possible B STARTS depending on the state of Bit 14. Decoding is done at the MBC. See Table 2. Each of the eight START signals is assigned a separate line in the ribbon cable (MBC-R). Every MSU is capable of receiving every START signal, however, the cable connects only the appropriate START signals (one A and one B) to each MSU.

Bits 02 and 03 — These two address bits are received by both the A half and the B half of the MSUs as four separate signals (AA02 and AA03 to A half, and AB02 and AB03 to B half). These bits select either one of four A chip columns or one of four B chip columns for the 16 data bits. These address bits are decoded with timing to generate "Chip Select" signals.

Bits 04:13 — These ten address bits are received by both the A half and the B half of the MSUs as twenty separate signals (AA04:AA13 to the A half and AB04:AB13 to the B half). Address Bits 04:13 are gated directly to the MOS chips through level shifters to perform a 1 of 1,024 select for all 16 data bits in the selected chip column. Decoding of these address bits is internal to the MOS chips.

Table 2. MSU/Memory (A or B) Select

ADDRESS BITS			START SIGNAL MBC OUTPUT TO MSU'S	MBC/MSU INTERFACE		MSU *	MEMORY
00	01	14		MBC	MSU		
0	0	0	STRA00	214-3	214-2	0	A
		1	STRB00	216-3	216-2		B
0	1	0	STRA10	114-3	114-2	1	A
		1	STRB10	116-3	116-2		B
1	0	0	STRA20	217-3	213-2	2	A
		1	STRB20	213-3	217-2		B
1	1	0	STRA30	113-3	113-2	3	A
		1	STRB30	117-3	117-2		B

* THE MSU BOARDS ARE REFERENCED TO THE MBC.

9.2 MSU/MBC Data Path

The memory handles 16 bits of data (17 with parity) each memory operation. All data to or from the MSUs communicates over the 16 Data Lines (DL00:DL15). These lines exist as part of the 50 conductor cable MBC-L.

10. MBC/MSU INTERFACE SIGNALS

The MBC/MSU Interface consists of 56 signal lines; 24 Address Lines, 17 Bi-directional Data Lines, 12 Control Lines, 2 Status Lines, and 1 Initialize Line. Other MBC/MSU interface lines carry voltages which are discussed in other sections of this specification. Refer to Figure 5.

The signal lines in the MBC/MSU interface are:

Address Lines	AA02:13	MBC ⟶ MSU	12 Lines
	AB02:13	⟶	12 Lines
Data Lines	DL00:16	⟵⟶	17 Lines

Control Lines	STRA00:30	→	4 Lines
	STRB00:30	→	4 Lines
	MWRT0A	→	1 Line
	SROB	→	1 Line
	FAD0	→	1 Line
	GR1	→	1 Line
Status Lines	ENDCYL0	←	1 Line
	FECLK0	←	1 Line
Initialize Line	MRST0A	←	1 Line



Figure 5. Memory Storage Unit, Block Diagram

Address Lines AA02:13 and AB02:13

As soon as the MBC honors a request from the DMA or CPU Port, the 15 bit address at the port being honored is loaded into the two 14 Bit Address Registers A and B (Address Bit 14 is treated differently). Twelve outputs from the A Address Register (AA02:13) and twelve outputs from the B Address Register (AB02:13) are output directly to the MSUs.

Data Lines DL00:16

Data Lines DL00:16 are actually lines which connect the "0" outputs from the MBC Data Register to the MSUs. On a Read cycle, the readout data is pulsed over these lines from the selected MSU to the MBC Data Register. The Data Register had been reset earlier in the Read cycle. On a Write cycle, the data to be written is transmitted over Data Lines DL00:16 from the MBC Data Register to the selected MSU Write Data circuits.

STRA0:3 and STRB0:3

As soon as the MBC honors a request from the CPU or DMA Port, it sets the address from the honored port into both MBC Address Registers (A and B). One of eight possible start signals is then generated and sent to the MSU that is to be selected. The start signal generated is decoded from Address Bits 00, 01 and 14 according to Table 2. The start signal is received by the MSU and triggers the MSU timing sequence which performs the desired memory cycle.

MWRT0A

When the MBC initiates a memory cycle, it sets into a flip-flop the condition on the honored ports Read/Write Line (CWRT0 for the CPU or WRT0A for the DMA port). The MWRT0A signal is derived from the flip-flop and sent to the MSU where it directs the initiated cycle to be a Read or a Write.

SROB

Select Refresh (SROB) is generated by the MBC only during Refresh cycles and sent to all MSUs where it enables all chip select signals. This allows all MOS memory chips to undergo a Refresh cycle simultaneously.

FAD0

Fetch Address (FAD0) is generated by the MBC on Instruction Fetch operations only. FAD0 directs the selected MSU to gate the second Read cycle address and Reset turn off to the MOS memory chips.

GR1

Gate Reset (GR1) is inactive only during intervals between Refresh cycles in the Standby Mode. GR1 is a constant high during the Normal Mode.

ENDCYL0

End Cycle (ENDCYL0) is generated by the MSU at the end of its timing sequence for all memory operations; Read, Write, and Refresh cycles. The ENDCYL0 signal is approximately coincident with the readout on the Data Lines (DL00:15) if the memory operation is a Read. An Instruction Fetch operation produces two ENDCYL0 signals spaced by 150 nanoseconds.

FECLK0

Fetch Clock (FECLK0) is generated by the selected MSU. Although this signal is generated by all types of memory cycles, it is only required by Instruction Fetch operations. FECLK0 tells the MBC when it may send the second START in a Fetch operation. The leading edge typically follows the leading edge of the Start signal (STRA00:30 or STRB00:30) by 130 nanoseconds.

MRST0A

Memory Reset (MRST0A) is generated by the MBC and sent to the MSU. MRST0A is a low signal whenever P5S is less than 4 volts and a high signal whenever P5S is greater than 5 volts. Its function is to guarantee that the drivers of the MSU MOS memory chips do not turn on inadvertantly during the time P5S is switching on or off in the Standby Mode.

11. MEMORY BANK CONTROLLER (MBC) BLOCK DIAGRAM ANALYSIS

The MBC controls access to the Memory Storage Units (MSUs) from the two independent busses (CPU and DMA) and the internal MBC refresh generator. When the MBC recognizes a CPU or DMA memory request, it relays data and/or address and control information from the requesting bus to the selected MSU in the main memory system. When the internal Refresh request is recognized, the MBC causes all MSU boards to perform a Refresh cycle simultaneously. The MBC also contains Memory Protect circuits, which are controlled by a Memory Protect Controller (MPC) (optional-separate board), the Parity Bit Generation/Check circuit, an eight volt regulator (P8), and a 24 volt regulator (P24).

11.1 MBC Block Diagram

The Model 80 Memory System (MBC and MSU) can be considered idle (performing no functions) until one of three Request signals is generated; CPU Request (CREQ0), DMA Request (REQ0), or the MBC internally generated Refresh Request (RREQ1).

The memory system responds to these three requests by performing a memory cycle. The memory system, in processing any of the three types of requests, must do the following key control functions (Refer to Figure 6).

1. Accept three asynchronous request signals and assign memory service according to a priority scheme wired into the MBC logic. This function is performed by the MBC Interlock circuit.

2. Load Data and/or Address and Control information into the MBC Registers from the selected port.

3. The MBC then generates and sends the appropriate Start signals (STRA00:30-STRB00:30) to the MSUs.

4. The MBC then waits for the MSU to perform the cycle and respond with an End of Cycle pulse (ENDCYL0). Data is returned to the MBC simultaneously with the ENDCYL0 pulse when the cycle is a Read.

5. The MBC, as a result of receiving the ENDCYL0 pulse, generates the END0 signals (END0, END0A, END0B, END0C, etc.) which it uses to clear itself before initiating the next cycle.

6. If the signal ENDCYL0 is caused by a Read cycle, it also causes the MBC to output data on the appropriate bus.

7. If the cycle performed is for CPU or DMA, the MBC must generate and return the CRDY0 signal to the CPU or the INH0 signal to the DMA Channel to signify the completion of a Write or that the requested data is ready on the appropriate bus.

The following paragraphs describe each functional block of Figure 6. Each block includes the sheet number of the schematic sheet pertaining to the function.

11.2 Bank Select (Figure 6)

Bank Select circuit description is beyond the scope of this manual. The circuit description in this manual always assumes that the Bank Select circuits are enabled. Therefore, consider the Bank Select function merely as an Inverter for the Request signal (CREQ0). The DMA Bank Select function can be ignored completely.

11.3 Acknowledge Request

When the Acknowledge Request functional block receives a DMA Request, (REQ0), it returns an Enable signal, (EN0), to the party line DMA Bus. The rising edge of the EN0 signal signifies when the requesting party on the DMA Bus is to send Data and/or Address and Read/Write information. The DQUE1 signal is generated about 100 nanoseconds after EN0 rises and is input to the Interlock circuit.

11.4 Refresh Generator

Refresh cycles must be performed at 32 different address combinations; that is, all combinations of Address Bits AA09:13 and AB09:13. The condition of Address Bits AA00:08, AB00:08, AA14, and AB14 have no bearing on the Refresh function.

In the Normal Mode, Refresh cycles are dispersed evenly in time producing a refresh cycle at a given address combination every 2 milliseconds or less.

In the Normal Mode, the refresh generator presents a Refresh Request (RREQ1) to the Interlock circuit approximately every 50 microseconds (32 x 50 microseconds $\leq$ 2 milliseconds). The refresh generator includes a five bit address counter which is loaded into the MBC A and B Address Registers (AA09:13 and AB09:13). The loading does not take place until the Interlock circuit has responded to the Refresh Request by initiating a Refresh cycle. After the address is loaded, the refresh generator's five bit counter is incremented for the next cycle.



Figure 6. Memory Bank Controller Functional Block Diagram

11.5 Interlock Circuit

The Interlock circuit receives the three Request signals (REQ1, DCUE1, and CCUE1) and assigns memory cycles to the requesting port according to a priority scheme wired into the Interlock logic. Assuming no contention, the Interlock circuit responds to request signals as follows:

1. If a CPU Request (CCUE1) is input to the Interlock circuit, the Interlock outputs DLTRG1, SCSTR1, and SCA1. Delay Line Trigger (DLTRG1) causes Delay Line "C" to output timing used to generate control signals required early in the memory cycle. The Select CPU signal (SCSTR1) is active for the entire CPU cycle and is used to generate other signals associated with the CPU cycles. The Select CPU Address signal (SCA1) loads the CPU Address Bus (CA00:15), FETCH0 and MWRT0, into the appropriate MBC Register.

2. If a DMA request (DQUE1) is input to the Interlock circuit, the Interlock outputs (DLTRG1, SDSTR1, and SDA1). Delay Line Trigger (DLTRG1) causes Delay Line "C" to output timing used to generate control signals required early in the initiated memory cycle. The Select DMA signal (SDSTR1) is active for the entire DMA cycle and is used to generate other signals associated with the DMA cycle. The Select DMA Address signal (SDA1) loads the DMA Address Bus (MSD00: 15), and the Read/Write signal (WRT0A) into the appropriate MBC registers.

3. If a Refresh Request (RREQ1) is input to the Interlock circuit, the Interlock outputs DLTRG1 and SROB. Delay Line Trigger (DLTRG1) causes Delay Line "C" to output timing used to generate control signals required early in the initiated Refresh cycle. The Select Refresh signal SROB is active for the entire Refresh cycle and is used to enable other signals associated with Refresh cycles.

11.6 A/B START

The A/B Start circuit is merely two flip-flops (A Start and B Start) with associated set and reset logic. This circuit determines if an A Start signal (STRA00:30) or a B Start signal (STRB00:30) is to be sent to the selected MSU. Early in the DMA or CPU Read or Write cycle, the condition of the requesting bus's Address Bit 14 and timing from the DLC Delay Line sets one of the Start flip-flops. Resetting is done by END0 at the end of the cycle.

On a Fetch cycle, both A and B Start flip-flops are set, however, the setting is staggered by 150 nanoseconds. The flip-flop set first (may be either A or B) is set as in a CPU Read or Write cycle. When the first End of Cycle signal (ENDCYL0) is returned to the MBC by the selected MSU, it is inverted and ANDed with the CA14 register to reset the Start flip-flop set first. However, before the first ENDCYL0, a timing signal (FECLK0) is returned by the MSU which is used to set the second Start flip-flop. When the second ENDCYL0 is returned by the selected MSU, the END0 signals are generated and cause the resetting of the second Start flip-flop.

On a Refresh cycle, both Start flip-flops are set and reset simultaneously. A timing signal from the DLC Delay Line and SROB inverted are ANDed to generate the set pulse (applied to both A and B flip-flops). The resetting is performed by END0 which is generated from the Refresh cycles ENDCYL0 signal.

11.7 A/B Start Gates

Eight three-input gates decode the address and A/B Start flip-flops to generate a Start signal (STRA00:30 or STRB00:30). When a Read or Write cycle is initiated one of these eight signals select an MSU and start the requested memory cycle. When a Refresh cycle is initiated, all eight start signals go active simultaneously.

11.8 Address MUX

The address MUX circuits set the Address Bus of both MBC Address Registers (A and B) from the requesting port. The LRA1, SCA1, and SDA1 pulses set the address for the Refresh, CPU, or DMA cycles respectively.

11.9 A/B Address Registers

The requesting port Address Bus is registered by the A and B Address Registers. The A Address Registers also functions as a counter in Fetch cycles if the first start is a B Start. The ADD0 signal causes the A Address Register to increment. ADD0 is generated early in the Fetch cycle by timing from the DLC delay line if the Address of the Fetch operation had CA14 set.

11.10 Time-Out Circuit

If a request is made for a memory cycle to an address for which no MSU is equipped, the MBC sends out the appropriate Start signal but no ENDCYL0 is returned. This condition would lock up memory indefinitely were it not for the Time-Out circuit. The Time-Out circuit generates an ENDCYL0 if the width of DLTRG1 exceeds approximately 800 nanoseconds which is longer than any normal cycle. The locally generated ENDCYL0 allows the MBC to abort the cycle by returning CRDY0 or INH0. No flag signal is generated to signify to the requesting port that the cycle is aborted. However, if the aborted cycle is a Read, all zeros data are returned.

11.11 END0 Circuits

This circuit receives End of Cycle pulses (ENDCYL0) from the accessed MSU and generates the END0 signals which are used to terminate all memory cycles at the MBC. It is important to observe that the first ENDCYL0 of a Fetch operation does not generate the END0 signals. The END0 signals include END0, END1, END0A, END0B, END0C, END0D, END0E, END0F, END0G, END0H, END0J, and ARST1.

On a Refresh cycle, ARST1 and SROB are active at the A and B Address Registers for the entire Refresh cycle forcing Address signals AA000, AA001, AB000, and AB001 all high which enables all Start signals (STRA00:30 and STRB00:30).

11.12 Memory Write Flip-Flop

The Memory Write flip-flop registers WRT0A or CWRT0 from the serviced port. Its outputs are used to enable or inhibit signals associated with Read or Write operations.

11.13 Protect Circuit (Optional Feature)

The Protect Circuit, when enabled, converts protected address locations from being written into. It does this by checking the contents of a 4 x 16 bit register. Every memory address has assigned to it a bit in the 4 x 16 bit register. On Memory Write cycles, the bit assigned to the location being accessed is examined and, if set, cause the Memory Write flip-flop to be reset, converting the intended Write to a Read operation.

11.14 Initializing Circuit

The Initializing circuit generates the Initializing signals MRST0, MRST1, MRDY1, and MRR1. Generally, MRST0 and MRST1 initialize circuits associated with the refresh operation as P5S cycles on and off in the Standby Mode. Memory Ready signals, MRDY1 and MRR1, inhibit circuits associated with normal operation during Standby Mode.

11.15 Delay Line C

Every time a memory cycle is initiated, Delay Line C is activated by Delay Line Trigger (DLTRG1). Delay Line C produces timing signals required at the beginning of memory cycles.

11.16 Delay Line A

Every time data is returned to the MBC from the selected MSU on a Read cycle, End of Cycle (ENDCYL0) causes Delay Line A to activate. Delay Line A produces the timing required to send the data to the requesting port. On a CPU Read or Fetch operation, it times the generation of CRDY0, CD00:15, Parity check (PSTBA1), and Memory Data Register Reset (MDRST0). A Memory Data Register Reset (MDRST0) is required following the first readout of a Fetch operation to clear the register for the second readout which follows.

11.17 Incoming Data Select

On a Write operation, Delay Line C causes generation of Select DMA Write (SDW1A/B) or Select CPU Write (SCW1A/B). These pulses load the appropriate data bus, (MSD00:15 or CD00:15) into the MBC Data Register.

11.18 Data Register

On CPU or DMA Write cycles, the MBC Data Register is first reset by MDRST0, then set by the Select CPU Write (SCW1A/B) or Select DMA Write (SDW1A/B) signals. The Data Register outputs to the MSUs.

On CPU or DMA Reads, the MBC Data Register is first reset by timing from Delay Line C, then set by pulses from the selected MSU readout circuits via the Data Lines (DL000:150).

11.19 Outgoing Data Bus Drivers

On DMA or CPU Read operations, data is sent out over the requesting port's data bus. Timing from Delay Line A produces the enabling signals SDR1A/B (DMA) or SCSTR1A/B (CPU).

11.20 Parity (Optional Feature)

On DMA or CPU Write operations, the Parity Bit is computed and sent to the selected MSU via DL160. On DMA or CPU Read operations, the Parity Bit is read and checked and, if a failure is detected, Data Parity Fail (DPF0) goes active for approximately 40 nanoseconds. Detected Parity Failures on either the first or second half of a CPU Fetch operation causes the Instruction Parity Fail signal (IPF0) to go active for 40 nanoseconds.

12. VOLTAGE REGULATORS

Three voltages are generated on the MBC for use by the MSU - P3, P8, and P24. In the Standby Mode, P8 and P24 maintain their regulated outputs but the P3 generator rises to approximately 8 volts.

12.1 P24 Regulator

The P24 regulator is generated by a multivibrator switching one side of a capacitor between ground and P21. The other side of the capacitor is rectified and shunt regulated to a nominal 23.8 volts. The current capability of the P24 Regulator is limited to approximately 4 milliamperes. This regulator must function in both Standby Mode and Normal Mode.

12.2 P8 Regulator

The P8 regulator is a current sinking regulator and is nominally adjusted to 7.85 volts. This regulator must function in both Standby Mode and Normal Mode.

12.3 P3 Regulator

The P3 Regulator is a string of voltage dropping diodes to ground which are disconnected from ground in the Standby Mode. P3 measures approximately 2.7 volts in the Normal Mode and between 7 volts and 8 volts in the Standby Mode.

13. MBC DETAILED FUNCTIONAL AND TIMING DESCRIPTIONS

This section describes, in detail, all times of memory operations referencing Functional Schematics (35-407D08) and timing diagrams. It is recommended that the more general sections (1 through 11) be read first. In the following descriptions, assume only one request at a time.

13.1 CPU Memory Write (Figure 7)

At the beginning of a CPU Memory Write operation, the CPU Request signal (CREQ0) (3A3) is inverted and output as CCUE1 (3E2). CCUE1 (2E9), input to the interlock circuit (Sheet 2), toggles set the CPU Request flip-flop (2H6). The flip-flop output lead, Select CPU Address Request signal (SCAR1) (2J5), pulses the select CPU Address signal (SCA1) high. SCA1 gates the CPU address on CPU Address Lines CA000:130 (Sheets 7, 8, and 9) into the A and B Address Registers. The End Address signal (ENDST0) (3H4) goes low-active approximately 30 nanoseconds after SCA1 is pulsed high, terminating the SCA1 signal. SCAR1 (2J5) and the Memory Ready signal (MRDY1-normally high) (2L6) enable the Select CPU Start signal (SCSTR0) (2L6) which activates Delay Line C Trigger (DLTRG1) (2N3) and SCSTR1A/B (2N6). DLTRG1 starts the 100 nanoseconds delay line (4B2) and the time-out circuit (3G2) which generates an End of Cycle signal if none is received from an MSU. With DLC001 and SCA1A high, the state of CPU Address Bit 14 (CA 140) (3A6) determines if Start A flip-flop (STRA1) (3E5) or Start B flip-flop (STRB1) (3E6) is enabled. The Address Bits 0 and 1 (AA00:01 or AB00:01) (Sheet 7) are ANDed with STRA1 or STRB1 to select one of four MSU boards and the half of memory to be accessed by generating one of the eight starts, STRA00:30/STRB00:30. The remaining address bits (AA020:130 or AB020:130) are output to the selected MSU. DLC001 (4F2) and DLC060 (high) pulses Data Reset (DRST0) low, which in turn pulses Memory Data Reset (MDRST0) low, resetting the 16 data line registers (Sheets 5 and 6) and the Parity Bit latch (9K5).

In a Memory Write operation, the CPU Write (CWRT0) (8F8) is active the same time as CREQ0 (3A3). CWRT0 and SCA1B (8H8) sets the memory write latch (8L8). An active output from the memory write latch enables the Memory Write signal (MWRT0A) to the MSU and the MBC Parity circuit (Sheet 9). SCSTR1A (4H3), MWRT1 (4E3), and DLC001 (4A4) enable the Select CPU Write signals (SCW1A/B) (4H3). SCW1A/B loads the 16 data bits from the CPU Data Lines CD000:151 onto the MBC Data Register. The data register outputs are also input to the Parity Generation circuit (Sheet 9). SCW1B and DLC091 pulses CRDY0 (3M4) low. The CPU raises CWRT0 and CREQ0, terminating the cycle for the CPU. When the MSU has timed through the Write cycle it returns an End of Cycle signal (ENDCYL0) (2A2) to the MBC. ENDCYL0 causes the generation of the END0 signals by toggling 07H-01 (2F1). END0 resets the selected Start flip-flop (3E4). END0 B, C, D, E, F and H are also generated but do not become active until the Selected Start flip-flop is reset (3G6). The END0 signals clear the MBC (SCSTR1, AA or AB 000:130, DLTRG1, MWRT0, and STRA or STRB), for the following memory cycle. END0H fed back to 07H-15 (2F1) terminates the END0 signals.



Figure 7. Central Processor Unit (CPU) Write Timing

13.2 CPU Memory Read (Figure 8)

In a CPU Memory Read operation, SCSTR1, SCA1, DLTRG1, MDRST0 and a start signal are generated as in a CPU Memory Write, the CPU Write signal (CWRT0) (8H8) is held high. The absence of a write signal to the MSU causes the MSU Strobe read signal (STRB1) to go high. STRB1A strobes the 16 sense digit circuits, enabling the 16 data bits to be read from the memory cells in the addressed chips. The MSUs strobe pulse gates the readout onto the corresponding Data Lines (DL00:15). The pulsed data lines set the readout into the MBC's Data Register. The MSU returns End of Cycle (ENDCYL0) (2A2) to the MBC. This indicates that the MSU has sent the requested data to the MBC. SCSTR1 and MWRT0 (high) are gated to provide a high to the input of the Read flip-flop (3K3). ENDCYL0 toggles the flip-flop set. The flip-flop's output, X163 low, is inverted to provide Select CPU Read signals (SCR1A/B) (3N9). These signals load the data on the 16-bi-directional data lines (DL000:150) (Sheets 5 and 6) onto the CPU Data Lines (CD000:151). The 16 data bits on DL000:150 are also sent to the parity circuit for even parity check. X163 low also starts Delay Line A DLA000 (50 nanoseconds) (4K2). DLA001 and DLA350 (high) pulses the CPU Ready signal (CRDY0) (3N4) low. The CPU raises the request signal. When DLA 501 goes high with DLA 201, it direct clears the Read flip-flop (3K4) raising the X163 signal, and hence terminates the gating of data to the CPU. X163 and DLA 201 (4N3) pulse X160 low, enabling the second Memory Data Reset signal (MDRST0). ENDCYL0 also enables END0, END0A, B, C, D, E, F, and H (3J7) which terminate the internal MBC control signals, SCSTR1, AA or AB 000:130, DLTRG1, and STRB1 or STRA1 as in a Write cycle.

13.3 CPU Instruction Fetch (Figure 9)

Depending on the state of CA14 either an A Start (STRA00:30) or a B Start (STRB00:30) is generated by the MBC as in a normal Read cycle. This first start selects an MSU which initiates the Read cycle. However, a second start must be generated approximately 150 nanoseconds after the first. The second start must read a memory address two greater than the address read by the first start. The address of the second Read cycle is computed by the MBC. When the first read of the Instruction Fetch is from an even address (A) (A14 = 0). The MBC merely generates the second start by setting the B Start flip-flop at the appropriate time. This produces a Read cycle at the proper address. However, if the first Read cycle is an odd address (B) (A14 = 1) the second start - an A Start - cannot be generated unless two is added to the MBC A Address Register. This addition when required is performed by ADD0 (3D8).

During an Instruction Fetch cycle, a fetch address is generated by the MBC and sent to the MSU. Its function is to gate the second read address to its corresponding half of memory. If the second read address gating were as in a normal read, timing of the switching addresses would cause noise in the first readout. FAD0 Gates the second read address earlier to reduce the noise during the first readout. A complete Instruction Fetch cycle is described as follows: Assume the address is odd (CA14 = 1).

A CPU Instruction Fetch activates the CPU Request signal (CREQ0) (3A3) and the CPU Fetch signal (CFTCH0) (2A2). The CREQ0 signal is inverted and output as CCUE1 (3F2). CCUE1 (2D9), input to the Interlock circuit (Sheet 2), toggles set the CPU request flip-flop (2F6). The flip-flop output generates the SCA1A/B signals which sets the CPU Address Lines (CA 000:130) (Sheets 7, 8 and 9) into the A and B Address Registers. SCA1 is also ANDed with CFTCH1 (2C2) to set FETCH1 (2E3).

The End Address signal (ENDST0) (3H4) goes low-active approximately 30 nanoseconds after SCA0 is pulsed low, terminating the SCA0 signal. SCAR1 (2J5) and the normally high Memory Ready signal (MRDY1) (2L6) enable the select CPU Start signal (SCSTR0) (2L6) which activates the Delay Line C Trigger (DLTRG1) (2N3), SCSTR1A/B (2N6), and the one shot timer (3G2) which generates an ENDCYL0 signal if one is not received from the MSU. When DLC001 goes high it sets the B latch by setting X264 low (3D6). The B Address Register Bits 0 and 1 are ANDed with STRB1 to generate a B Start signal (STRB00:30) (7G2) which selects one of the four MSU boards. The address bits (AB02:13) are output to the selected MSU.

DLC001 (4F2) and DLC006 (high) pulse Data Reset low (DRST0), which in turn pulses Memory Data Reset (MDRST0) (4N4) low, resetting the data registers (Sheets 5 and 6) and the Parity Bit latch (9K5).

DLC051, FETCH1 and A141 generate ADD0 which increments the A Address Register. At the same time FAD0 goes low due to the toggling of 07F-01 (3H8).



Figure 8. Central Processing Unit (CPU) Read Timing



Figure 9. CPU Instruction Fetch Timing (B Start)

The previous sequence of signals has started the first Read cycle. When Fetch Clock (FECLK0) goes low from the MSU, FETCH1 (2D3) and FECLK0 enable the Start Second cycle signal (SSTR0) (3J9). SSTR0 sets the A latch (3E4) enabling STRA1 and terminating FAD0 (3J8). STRA1 and the states of A Address Bits 0 and 1 generate the second start (A this time) which is sent to the selected MSU. Note that ADD0 has incremented the A Address Register and may change the states of the A Address Bits 0 and 1. Following the second start, ENDCYL0 (2A2) and the first 16 bits of data are received from the MSU. The B Latch is reset by a low X235 (FETCH1 • ENDCYL0 • A141). STRB1 goes low. SCSTR1A and MWRT0 (high) provide a high level to the J input of the CPU Read flip-flop (3K3). ENDCYL0 toggles the flip-flop set providing a low on X163 (3K3) whcih starts Delay Line A (DLA) (4B2), a 50 nanosecond delay line. X163 low pulses Select CPU Read (SCR1A/B) (3N8) high to enable the MBC's Data Register onto CPU Data Lines CD001:151. DLA001 pulses the CPU Ready signal (CRDY0) (3N4) low. The first ENDCYL0 terminates the FETCH0 (2F1) signal which prevented generation of the END0 signals by the first ENDCYL0. The DLA501 signal (X128) (4N1) and DLA201 direct clear the CPU Read flip-flop, X163 high (3K4), and DLA201 enables the Memory Data Reset (MDRST0) which resets the 16 data line registers. This completes the first read of an Instruction Fetch. The second ENDCYL0 follows the first by 150 nanoseconds. The signal sequencing which handles the data is identical to that generated by the first ENDCYL0. However, since the FETCH0 signal is high (2E1), END0A, B, C, D, E, F, H, and J signals are generated terminating SCSTR1, AA000:130 and AB000:130, DLTRG1, and STRA1 which terminates STRA00:30. After the second CRDY0 signal is generated the CPU terminates the CREQ0 signal. The CPU terminates FETCH0 after the first CREQ0. If the Instruction Fetch is Start A (CA140=Low) no ADD0 signal is generated and the address registers are not incremented.

13.4 DMA Memory Write (Figure 10)

On a DMA Memory Write cycle, the DMA Request signal (REQ0) (2A5) is input to the MBC. REQ0 is inverted to REQ1 and ANDed with ENT0 (high) (2C8) to activate Enable (EN0) (2A5). REQ1 drives REQ low starting the 100 nanosecond one shot (2C8). When the 100 nanosecond one shot times-out, 03K01 goes low, toggling set the JK flip-flop ENT0 low. ENT0 terminates the EN0 signal which reset the REQ0 if this is a single DMA request. ENT1 triggers the second one shot timer. When the 100 nanosecond one shot times-out, its output, MXREQ1, sets DCUE1 high. DCUE1 (2F4) input to the Interlock circuit (Sheet 2), toggles set the DMA Queue flip-flop (2H4). The flip-flop output lead, select DMA Address signal (SDA) high. SDA1 gates the DMA address or DMA Address Lines MA000:130 (Sheets 7, 8 and 9) into the A and B Address Registers; SDA0 also terminates DCUE1. The EN0 Address signal (ENDST0) (3H4) goes low-active approximately 30 nanoseconds after SDA1 is pulsed high, terminating the SDA0 signal. SDAR1 (2J4) also generates SDSTR0 (2M4) which activates Delay Line Trigger (DLTRG1) (2N3) and SDSTR1 (2N5). DLTRG1 starts the 100 nanosecond delay line (4B3) and the time-out circuit (3G2). With DLC001 and SDA1B high, the state of DMA Address Bit 14 (MA140) (3A6) determines if Start A (STRA1)(3E7) or Start B (STRB1) (3E7) is enabled. Address Bits 0 and 1 from the A and B Address Register (Sheet 7) are ANDed with STRA1 or STRB1 to select one of four MSU boards and the half of memory to be accessed, (i.e., STRA00:30/STRB00:30). The Address Bits (AA020:130 and AB020:130) are output to the selected MSU. DLC001 (4F2) and DLC060 (high) pulses Data Reset low (DRST0), which in turn pulses Memory Data Reset low (MDRST0), resetting the MBC Data Register (Sheets 5 and 6) and the Parity Bit latch (9K5).

At this time the active DRST0 and SDSTR1 cause ENT0 (2B8) to go high. A second REQ0 may be waiting which would cause a second EN0 to be generated and the one shot timer (2A8) to be triggered. If the cycle in progress (first cycle) is a Write, the trailing edge of EN0 is timed by the one shot. However, if the cycle in progress is a read, the EN0 trailing edge is timed by the flip-flop toggled by X162 (2B6).

With an active WRT0 and SDA1B (8H8), the Memory Write latch (8L8) sets. The set output from the Memory Write latch enables the Memory Write signal (MWRT0) to the MSU and the MBC Parity circuit (Sheet 9). SDSTR1A, MWRT1 (4E4), and DLC001 (4B4) enable the Select DMA Write signals (SDW1A/B) (4H3). SDW1A/B loads the 16 data bits from DMA Data Lines MSD000:150 into the MBC Data Register (DL000:150). The data register outputs are also input to the Parity Generation circuit (Sheet 9). SDW1B and DLA500 pulses INH0 (3M4) low. The DMA raises CWRT0 and CREQ0, terminating the Memory Write operation on the DMA Bus. After the MSU has written the data into memory, it returns an End of Cycle signal (ENDCYL0) (2A2). ENDCYL0 enables END0 A, B, C, D, E, F, H and J (3J7) which terminate the internal MBC control signals, SDSTR1, AA or AB 000:130, DLTRG1, MWRT0, and STRA or STRB.

13.5 DMA Memory Read (Figure 11)

A DMA Memory Read operation starts in the same sequence as a DMA Memory Write operation. That is, request for memory access, addressing the MSU, and resetting the Data Line Registers. In a Memory Read operation, the DMA Bus Write signal (WRT0) (8H9) is held high. This prevents generation of the SDW1A/B (4H3) signals which loaded the MBC Data Register in the Write cycle. Also, the absence of a Write signal (MWRT0A) (8R7) to the MSU causes the MSU Strobe Read signal (STRB1) to go high. STRB1 strobes the 16 sense digit circuits, enabling the data to be read from the memory cells in the addressed chips. The MSU returns End of Cycle (ENDCYL0) (2A2) to the MBC. This indicates that the MSU has read the addressed data out of memory. SDSTR1 (high) and MWRT0 (high) provide a high to the J input of the Read flip-flop (3K4). ENDCYL0 toggles the flip-flop set. The Q output (low) is inverted to provide Select DMA Read signals (SDR1A/B) (3N6). These signals load the MBC's Data Register onto DMA Data Lines MSD000:150. SDR0A low starts Delay Line A (DLA000) (50 nanoseconds) (4K2). DLA101, DLA500 high, and X162 (high) pulses the DMA Inhibit signal (INH0) (3N5) low. The requesting DMAC terminates MA140. When DLARST0 (derived from Delay Line A) goes low (4N2); it direct clears the DMA Read flip-flop (3K4) causing X162 to go low. DLA201 (4N3) and SDR0A (4N3) pulses X160 low, enabling the second Memory Data Reset signal (MDRST0) which resets the MBC Data Register. ENDCYL0 enables END0A, B, C, D, E, F, and J (3J7) which terminate the internal MBC control signals, SDSTR1, AA or AB000:130, DLTRG1 and STRA1 or STRB1.



Figure 10. Direct Memory Access Channel (DMAC) Write Timing



Figure 11. Direct Memory Access Channel (DMAC) Read Timing

13.6 Refresh Cycles (Figure 12)

The MBC generates Refresh cycles in the Single Cycle Mode or the 32 Cycle Burst Mode. The 32 Cycle Burst Mode is in operation during the Standby Mode; i.e., whenever the system clear signal (SCLR0) is low and P5S is pulsing. The MBC must go in and out of the Standby Mode in an orderly manner. The key to understanding the orderly change over lies in understanding how the Memory Reset signals (MRST0 and MRST1) are generated. Discrete components are used to generate MRST0 and MRST1, (7R7).

Q18 and Q19 are connected as a differential amplifier (powered by P22). R33 and R24 form a voltage divider that generates a 4 volt reference input to the differential amplifier. Since P5S is the other input to the differential amplifier, Q18 conducts whenever P5S is greater than 4 volts and is cut off whenever P5S is less than 4 volts. The Q18 output is then amplified by Q15, Q16 and Q17 to produce the MRST0 and MRST1 signals. MRST0 is therefore low whenever P5S is below 4 volts and high whenever P5S is above 4 volts. MRST1 would be the complement of MRST0 except for two differences. First, the high for MRST1 can only be as high as P5S since the pull-up resistor is powered by P5S. Second, the timing is slightly different due to the delay caused by C13. See Figure 12 for waveforms. The negative going edge of MRST1 follows the positive going edge of MRST1 by approximately 5 micro-seconds.

During the time P5S is below 4 volts, MRST0 is holding the Refresh circuits in a reset state (initializing). After P5S reaches 4 volts, MRST0 goes high. All circuits remain in their initialized and inactive state until MRST1 goes low (see Figures 12 and 13). MRST1 going low causes Refresh Enable (REN1) (4B8) to go active. REN1 sets the Refresh Queue flip-flop and immediately generates an active SROB because the Interlock DMA and CPU Queue flip-flops are reset at this time. SROB going active generates Delay Line Trigger (DLTRG1) (2M3). About 130 nanoseconds later, X261 (4A5) goes low which causes both A and B Start latches to set; STRA1 and STRB1 (3E5) go high. About 120 nanoseconds earlier the Refresh Address counter (RA09:13) (4H7) was loaded into both MBC Address Registers (A and B). The Load Refresh Address signal (LRA1) (4G6) is generated from Delay Line C (4B2). Prior to LRA1, the Refresh counter had been initalized to all zeros (referred to as Count 0 Refresh Address). When the Load Refresh Address signal (LRA1) ends, the Refresh Address Counter is incremented for the next cycle. STRA1 and STRB1 going active generates all eight Start signals (STRA00:30 and STRB00:30) in a Refresh cycle. This is due to the forcing high of AB000, AB001, AB010, AB011, AA000, AA002, AA010, and AA011 by simultaneously setting and resetting the associated address registers (7D2). Since all start signals are generated, all equipped MSUs will do a Refresh cycle (Count 0 Address) simultaneously. At the end of the Count 0 Refresh cycle, the MSU returns an End of Cycle signal (ENDCYL0) which generates the END0 signals END0, END0 A, B, C, D, E, F, H, and J. The END0 signals reset the Refresh Queue flip-flop, SROB, DLTRG1, STRA1, STRB1, and all Start signals (STRA00:30 and STRB00:30).



Figure 12. Standby/Normal Mode Timing Diagram



Figure 13. First Cycle of a 32 Cycle Refresh Burst

When the END0 signals go high, the Interlock circuit finds the Refresh Request (RREQ1) (2F3) still high and another cycle is performed identical to the first except that the Refresh Count is 1 this time. Refresh cycles are repeated in this manner at a rapid rate until the Count 31 cycle is active. During the Count 31 cycle, RA091 is set low toggling X159 (4L8) low which triggers a one shot. The one shot output (Refresh Requests-RREQ1) is set low. Following the Count 31 Refresh cycle, the Interlock finds RREQ1 in a low state and does not generate another Refresh cycle until RREQ1 goes high again. However, since the Standby Mode is in effect, before the one-shot times out to generate another Refresh Request (RREQ1), P5S is turned off causing Memory Reset (MRST0) to force all circuits to the initialized state. (see Figure 14).

No further memory activity occurs until P5S rises again activating another 32 Cycle Refresh Burst.

The Burst Refreshes continue as long as P5S continues to switch on and off (Standby Mode). After the system is switched to the Normal Mode (SCLR0 goes high), the P5S switches on and remains on for the duration of the Normal Mode.

When this occurs, P5S rises and causes a 32 Cycle Refresh Burst as before but following the Count 31 Refresh cycle of the Refresh Burst, and the triggering of the RREQ1 one shot, MRST0 does not go low (since P5S remains on). The one shot which generates RREQ1 (4M8) can time-out (50 nanoseconds) without interruption. When it does, RREQ1 goes high and causes a Refresh cycle to be generated. This Refresh cycle triggers the one shot causing the Refresh Request (RREQ1) to go inactive for another 50 micro-seconds. The Refresh circuits are now operating in the Single Cycle Mode. Refer to Figure 15.

The Memory does not respond to DMA or CPU requests as soon as the system is placed into the Normal Mode but waits until the Memory Ready signals (MRR1 and MRDY1) (4B8) go high. These signals, when low, prevent the MBC from responding to any outside request (DMA or CPU). The Memory Ready signals are low for the entire Standby Mode plus the time it takes for the memory to perform the first 32 Single Refresh cycles. See Figure 12. The Memory Ready flip-flop (4C8) is toggled set (X151 goes low) by RA091 going low. Because of the J input to the Memory Ready flip-flop (4C8), X151 cannot go low until Count 31 of the Single Refresh cycle.

It should be noted that a Refresh Burst is caused everytime P5S is switched from off to on. However, there is one additional Refresh Burst that occurs. Refer to Figure 12. When the system is placed in Standby Mode, the falling edge of System Clear (SCLR0) is differentiated (Q16 at 7M8), and forces a short (approximately 3 micro-seconds) low MRST0. This resets the memory and causes a burst refresh before P5S is switched off for the first time in the Standby Mode.

13.7 Parity Generation and Check

The Parity Bit is generated during a CPU or DMA Memory Write operation. The MBC Data Register outputs (DL000:150) are input with the active Memory Write signal (MWRT0A) (9J5) to two nine bit Parity Generation/Checkers (PG/C), (04A and 04B) (9L2 and 9L4) in the parity logic circuit. The outputs from the two nine bit PG/Cs are decoded to determine if the Parity Bit (DL160) (9R5) is to be a logic 0 or 1 to maintain even parity. Refer to Table 3 for parity bit output in relation to the decoded data bits. DLC071 sets the parity bits value into its register.

Checking parity on a CPU or DMA Memory Read operation consists of monitoring the inputs of the 16 data line registers as in parity generation and inputting the accompaning parity bit level (DL160) 0 or 1 to 04B PG/C. Refer to Table 3 for parity check of the incoming 17 data bits. If the two nine bit PG/Cs decode to any state other than those shown in Table 4, Parity Error (PERR1) (9R3) becomes active, which in turn enables the Data Parity Fail signal (DPF0) (3N7). On a CPU Instruction Fetch (32 bits) a Parity Failure on either 16 bit halfword enables the Instruction Parity Failure (IPF0) (3N7). Parity Initializing Program 06-144 is used to establish parity status of the digits in the MSUs. This program prevents parity errors from being recorded from unused memory locations.

13.8 Memory Write Protect

The protect Mask Memory Register (16 words, 4 bits per word) (8D6) is loaded from the Memory Protect Controller (MPC) by a series of 16 clock pulses, Write Clock (WCLK0) (8A7), each accompanied by a 4-bit Mask Word (MSK00:30) (8A6), 4-bit Word Addresses (WSA1, WSB1, WSC1, and WSD1) (8A3), and Write Enable (WEBL0) (8A9). During a CPU Memory Write operation the 16 words in the memory register are examined by Address A Bits 001:031 (8C4). The selected 4-bit word appears on the four outputs of the Mask Memory Register. Address A Bits 041:051 (8A2) selects one of the four outputs. If the requested Write is to a protected 1,024 bytes of memory, the Memory Protect circuit aborts Memory Write (MWRT0A) (8N7) and sends a Protect Failure signal (PRFL0) (8R8) to the MPC. The DMA port is not subject to Memory Protect.

The Memory Protect circuit is activated when both the PVMD0 (from CPU) and the PON0 (from MPC) lines are low (8F7). When either line is high it turns off the Protect Mode. While the 64 bit Mask Register is being changed (via the MPC), the CPU keeps the PVMD0 line high.



Figure 14. Last Cycle of a 32 Cycle Refresh Burst



Figure 15. Single Refresh Cycle

TABLE 3. PARITY BIT GENERATION

DL001:DL151	PEO0 (04F-01)	POE0 (04F02)	Parity Bit (DL16)
Even number of Digits equalling One	Low	High	Zero
	or		
	High	Low	
Odd number of Digits equalling One	High	High	One

TABLE 4. PARITY BIT CHECK

DL001:DL161 Value	PEE0 (04E-13)	POO0 (04E-01)
Even number of Digits equalling One (Not Failing)	High	High
Odd number of Digits equalling One (Failing)	High	Low
	or	
	Low	High

13.9 Interlock Contention and Priority Logic

The key signals of the MBC Interlock circuit are:

1. CCUE1 — CPU Request (CREQ0) inverted.
2. DCUE1 — A registered DMA Request signal.
3. RREQ1 — Refresh Request
4. END0 — A pulse which resets the Interlock circuits at the end of every Memory cycle.
5. SROB — Select Refresh signal-active for duration of each Refresh Memory.
6. SDSTR1 — Select DMA signal-active for duration of each DMA Memory cycle.
7. SCSTR1 — Select CPU signal-active for duration of each CPU Memory cycle.
8. DLTRG1 — Triggers Delay Line C which generates the timing used by every Memory cycle.
9. X118 — When low, prevents other Queue flip-flops from being set.

The Interlock circuit monitors the three request inputs (CCUE1, DCUE1 and RREQ1). If any one becomes active, it sets its associated Queue flip-flop provided no other cycle is in progress. Once a Queue flip-flop is set, it can generate its associated Select signal (SROB, SDSTR1 or SCSTR1). If any Select signal becomes active, the Delay Line Trigger also becomes active to generate the necessary timing signals, which initiate the cycle. As soon as one or more of the three Queue flip-flops become set, X118 prevents any more from setting until all three Queue flip-flops are reset. It is when active simultaneous request inputs two or more Queue flip-flops to be set at one time that the Interlock logic assigns priorities. When two or more Queue flip-flops are set:

1. The CPU has first priority.
2. The DMA has second priority.
3. The Refresh has third priority.

However, to guarantee the DMA Channel every other cycle, additional logic does the following:

1. Following every CPU or Refresh cycle, CBLK0 goes active just long enough to allow a DCUE1 signal (if present) to set its Queue flip-flop. An active CBLK0 prevents a high CCUE1 from setting its Queue flip-flop.
2. The X267 signal (2J3) is low whenever a CPU cycle is about to end and the DMA Queue flip-flop is not set. If a CPU cycle ends with the Refresh Queue flip-flop set and the DMA Queue flip-flop set and the DMA Queue flip-flop reset, the Interlock must reset the Refresh flip-flop without having done the Refresh cycle. This prevents a waiting DCUE1 from having to wait for both the CPU and the Refresh cycle. A low X267 causes the Refresh flip-flop to reset at the end of the CPU cycle, thereby clearing all Queue flip-flops. When X118 (2F7) goes high a waiting DQUE1 sets its Queue flip-flop and the unserviced Refresh Request (RREQ1) simultaneously sets its Queue flip-flop. If CCUE1 is active also, it is prevented from setting its Queue flip-flop by CBLK0 (a CPU cycle just finished). When the Interlock circuit has both the DMA Queue flip-flop and the Refresh Queue flip-flop set, the DMA cycle is performed first, followed by the Refresh cycle.

14. MSU MEMORY STORAGE UNIT

The Model 80 Main Memory System uses 1,024 bit dynamic MOS Memory devices (chips) as storage elements. This device is commonly referred to as the 6002 type. Each MSU contains 128 chips (136 with parity). Eight 6002 chips are required by each digit to build a 16 KB Memory Storage Unit. There are actually 4 chips/digit for the A half of an MSU and an equal amount for the B half.

14.1 6002 Memory Cell Description

The 6002 type memory storage device (chip) contains an array of 1,024 P-channel dynamic memory cells along with address decoding and sense input/output circuits. The basic memory cell is shown in Figure 16. The MOS transistors are P-channel devices which conduct current if the gate terminal is more negative than the source terminal. When the clock is low (ground), the memory cell is a stable cross-coupled flip-flop. When the clock is high (P22) Q2 and Q4 are open and information is stored on the parasitic capacitance C1 or C3.



NOTES The Write 1 and Write 0 Transistors are not part of the memory cell.

Designations
S=Source
G=Gate
D=Drain
G1=Transistor Q1 Gate
G3=Transistor Q3 Gate

Figure 16. MOS Memory Cell

To write information into the memory cell, either A or B is forced to a voltage close to P22 by closing the appropriate Write switch (not part of the basic memory cell) and driving the clock to ground.

The memory cell is symmetrical so the definition of "1" and "0" is arbitrary. Suppose a Write "1" is defined by clamping point A to P22 and driving the clock to ground. With A at P22, there is no voltage across Q2, therefore, no current flow. Q4 conducts, pulling the gate of Q1 negative and charging C1 toward P8. When G1 reaches the threshold voltage (3 or 4 volts below P22, Q1 conducts, clamping the voltage of G3 (the gate of Q3) to P22, discharging C3 and keeping Q3 turned off.

At this point, the clock returns to P22, Q2 and Q4 open and information is stored as a charge on C1 with no charge on C3.

To read information from the memory cell, the clock is driven low with A and B allowed to float. Since C1 holds G1 negative with respect to P22, Q1 and Q2 conduct heavily, developing a positive voltage across R1. Q4 is on and momentarily carries current while it charges C1 back down to P8. Q1 also clamps the gate of Q3 to P22 keeping C3 discharged. Thus, the Read operation produces an output signal at A and it restores C1 to full charge.

The charge stored on C1 or C3 will leak off in time, therefore, it is necessary to "Refresh" the charge condition periodically by clocking the memory cell as in the Read operation. One cycle refreshes 32 of the 1,024 bits within a chip. By incrementing the 5 least significant Address Bits each cycle, all 1,024 bits are refreshed in 32 cycles. The rate of refresh required is highly temperature dependent. For operation up to 70^{o}C, refresh is required every two milliseconds.

14.2 6002 Memory Device Description

Figure 17 illustrates how the 1,024 basic memory cells are connected into an array within the chip. The chip memory cell row decoder provides the clock pulse to 32 memory cells simultaneously reading and refreshing each memory cell. One pair of input/output (A/B) lines are connected to the common I/O terminals of the chip through multiplexor gates under control of the chip memory cell column decoder. The chip memory cell column decoder provides a pulse to 32 memory cells in a column simultaneously. The memory cell at the intersection of the selected row and column is enabled for Read or Write operations.

The reset (precharge) input shown on Figure 17 is used in the two-phase decoding logic. Because of the high impedance of MOS devices, resistor-transistor circuits common in DTL type logic are not generally used. High speed MOS logic uses two phase or four phase clocking schemes that charge and discharge internal capacitances through logic paths.

14.3 6002 Drive Signal Timing

Figure 18 shows the drive pulse timing required by the 1,024 bit chip. Each Read or Write operation must be preceded by a reset of the memory cells of at least 120 nanoseconds. This precharges the chip memory cell row and column decoding logic and precharges all A and B I/O lines to P8. The address must be stabilized while the reset is low (i.e., before the reset rises to its threshold level of +19 volts).

After reset goes high, 60 nanoseconds is required for the decoding logic to select the chip memory cell row and column. Then the 100 nanosecond clock and chip select can fire. In the INTERDATA Memory, Chip Select and Clock inputs are connected together and referred to as Chip Select. Also, the reset is always left on (low) except for the 160 nanosecond off time required by each memory cycle. A memory cycle normally starts at the time the address is stable (end of reset). In the Model 80 Main Memory, every chip in a given A or B half of an MSU is guaranteed 120 nanoseconds of reset following memory cycle by the MSU timing circuits.

Description of the "1" or "0" output polarity of the 6002 memory chip is arbitrary. In the Model 80 Main Memory, the output polarity varies (i.e., a positive output on Pin 19) with respect to Pin 20, is a "1" for some chips and a "0" for others). Refer to the schematic for output polarity.

Figure 18 shows the Write wave being switched from P8 to P22 during the Chip Select time. To write a "1", either Pin 19 or 20 must be switched as shown. Again, the pin assignment is arbitrary however, it must be consistent with the Readout Polarity assigned. To write a "0", the opposite Pin (19 or 20) would be switched as shown by Figure 17.



Figure 17. Memory Cell Array within the Memory Storage Device (Chip)



Figure 18. 6002 Drive Signal Timing Diagram

15. MSU FUNCTIONAL BLOCK DIAGRAM

Figure 19 shows a detailed block diagram of the MSU board. Both halves of the MOS Chip Array consist of four chips for each of the 16 digits (17 with parity). Surrounding the array are the Chip Select Driver, Reset Driver, Read-out, Write Driver, and Timing circuits. A discussion of each follows.

15.1 Timing Circuit

When a Start signal (STRA00:30) or (STRB00:30) is received from the MBC by the MSU Timing circuit, a series of timing signals is generated to enable the Selected MSUs Driver circuits. These timing signals perform the following functions.

AAGT1	Enables the 10 A Address Drivers as required by AA04:13. It is active if an A Start signal (STRA00:30) is received.
ABGT1	Enables the 10 B Address Drivers as required by AB04:13. It is active if a B Start signal (STRB00:30) is received.
RAGT0	Enables A Reset Drivers (all four). This signal is active at all times except during an "A" Memory cycle.
RBGT0	Enables B Reset Drivers (all four). This signal is active at all times except during a "B" Memory cycle.
QAA0	Enables A Reset Drivers (all four). This signal goes active for 120 nanoseconds after each A Memory cycle. It also prevents a following A half Memory cycle from starting until the MOS Chips minimum 120 nanosecond reset has been satisifed.
QAB0	Enables B Reset Drivers (all four). This signal goes active for 120 nanoseconds after each B Memory cycle. It also prevents a following B half Memory cycle from starting until the MOS Chips minimum 120 nanosecond reset has been satisified.
STRB0A	This signal strobes the output of the Digit Sense Amplifiers during a Read cycle, onto the Data Lines (DL00:16).
CSAP0	Gates the A Chip Select Drivers during A Memory cycle.
CSBP0	Gates the B Chip Select Drivers during B Memory cycle.
WRTG0A	Enables the Digit Write circuits and inhibits STRB0A during Memory Write cycles.



Figure 19. MSU Functional Block Diagram

15.2 Chip Select Drivers

For any Read or Write cycle, one of the eight Chip Select Drivers is active. The Chip Select signal (CSAP1 or CSBP1) is ANDed with the associated address input (AA02 and AA03 or AB02 and AB03) to activate the selected Chip Select Driver. It drives 16 MOS Chips (one for each digit).

15.3 Reset Drivers

Eight Read Drivers (four A and four B) are always turned on (Pin 10 of MOS Chip at ground potential) except during memory cycles. The A Reset Drivers are turned off during A Memory cycles and the B Reset Drivers are turned off during B Memory cycles. All four A Reset Drivers are switched on and off together as are all four B Reset Drivers. The four drivers (rather than one) exist because of loading considerations.

15.4 A and B Address Drivers

Ten A and ten B Address Drivers switch the ten address pins of the MOS Chips as required by the input Address Lines AA04:AA13 or AB04:AB13. For Read or Write cycles, either the A Address Drivers or the B Address Drivers (but not both) are enabled. Refresh cycles enable both A and B Drivers.

15.5 Digit Sense Amplifiers

During MSU Memory Read cycles the Digit Sense Amplifiers amplify the outputs from the 16 (17 with parity) selected MOS Chips. The outputs from the Sense Digit Amplifiers are then level shifted to normal logic levels. Sense Digit Amplifiers output are referenced to P8 rather than ground. The shifted outputs are then strobed onto the Data Lines (DL00:16).

15.6 Digit Write Drivers

During Memory Write cycles, the Digit Write drivers switch the MOS Chip I/O lines as required by the Data Lines (DL00:16). Two Digit Write drivers exist for each digit. One of the two, but not both, are turned on to Write Data into the selected MOS Chips.

16. MSU FUNCTIONAL ANALYSIS AND TIMING

Refer to Functional Schematic 02-247D08 and Figures 20 and 21 during the following analysis of the MSU logic. In Memory Read or Write cycles, the Start signal STRA00:30 (6A5) or STRB00:30 (6A6) selects one of four MSUs and enables the A or B half of memory. (During the MBC Refresh Mode, single cycle or 32 cycle bursts, all the MSUs are enabled and all memories in the MSUs are accessed.)

The STRA/B line that is pulsed low starts the sequence of timing events within the selected MSU. The major circuits affected by the start signal are described in the following sections.

16.1 Address Drivers

The low start pulse, STRA0 or STRB0 (6B4), is inverted by gate A10 (6B3). The high output signal AAGT1 (6C3) or ABGT1 (6C4) gates the address present on its corresponding address lines (AA041:131 or AB041:131) (Sheet 2) through the address gates and drivers to chips in the accessed half of memory (A or B) (Sheets 3 or 4).

16.2 Reset Drivers

The low start signal, STRA0 or STRB0 (6B4), is gated through three sets of gates (6B1, 6E1 and 6F1) to pulse RAGT0 or RBGT0 high (6F1). The high output turns off the corresponding reset drivers (A or B) in the accessed half of memory (2D1) or (2K1), if the associated one shot output signal QAA0 or QAB0 (6K2) is high. If QAA0 or QAB0 is low from a previous memory cycle, the corresponding reset drivers (Sheet 2) cannot be turned off until the one shot (QAA0 or QAB0) times out (120 nanoseconds) and the corresponding low QAA0 or QAB0 signal goes high.

16.3 Chip Select and Clock Drivers

The low start pulse, STRA0 or STRB0, is inverted by gate A15 (6B5 or 6B6) and applied to the J input of the selected Chip Select flip-flop. That is, A14 (6D8) for Memory A Chip Select and A14 (6D7) for Memory B Chip Select. The selected flip-flop is toggled set by Delay Line A21 which also provides a properly timed high to two inputs of gate A19 (6F6) and (6F7). The set output from the selected flip-flop (A14-05 or A14-09) and the high delay line input to gate A19 enables the Chip Select signal to Memory A (CSABP1) (6H9) or Memory B (CSBPD1) (6G9).

The Chip Select signal is ANDed with Address Bits 2 and 3 (4B1 or 5B1) to select the chip column in the accessed half of memory.



Figure 20. MSU Read or Write Cycle (Start A or Start B)

16.4 Delay Line Timing and Control

The inverted start pulse, STRA1 or STRB2, from gate A15 (6B5) or (6B6) is input to gate A10 (6K1) or (6K2). (The QAA0 and QAB0 inputs to gate A10 are considered to be inactive, that is, both high for this portion of the analysis.) The respective outputs from gate A10 (A10-03 and A10-08) are differentiated by R-C networks. The differentiator circuits pass the STRA or STRB signal as a negative 10 nanosecond pulse occurring at the negative edge of A10's output. This sets the delay line latch consisting of A18 (6M4) and A11 (6M1) and sends a negative transition (DLS000) to Delay Line A21. The 70 nanosecond tap of the delay line is fed back through gates A15 (6K4) and A17 (6K4) to reset the delay line latch and cause DLS000 to go high. When the positive transistion reaches gate A18 (6M4), the delay line latch is ready to begin another cycle. Different tap combinations of the delay line are used to generate CSABD1, CSBPD1, ENDCYL0, FECLK0, STRB1, and WRTGR1A/B. Refer to Figures 20 and 21, and to the following definitions.

CSABD1 CSBPD1	Partially enables one of four chip columns in Memory A or Memory B.
ENDCYL0	A pulse sent to the MBC at the end of Read, Write or Instruction Fetch operation. Indicates that the requested operation is complete. The MBC terminates the start signal when it receives this signal.
FECLK0	A pulse sent to the MBC during Instruction Fetch operations. Indicates to the MBC when the second start of a Fetch operation should be generated.

MWRT0A	Memory Write to the MSU.
STRB1	Strobes the 16 Sense Digit circuits in the MSU. Enables 16 data bits to be read from the 16 addressed chips.
WRTGT1A	Sends two pulses to the 16 Write Digit circuits in the MSU. Enables 16 data bits to be written into the 16 addressed chips. That is, WRTGT1A writes "0" and WRTGT1B writes "1".



NOTE: TIMING REFERRED TO AB LINES IN MBC

Figure 21. Instruction Fetch Cycle (B Start first)

16.5 Read or Write Cycle

During a Write operation, WRTGR1A (6M7) and WRTGT1B (6R7) are pulsed high, due to the Memory Write signal MWRT0A (6J8) being active. These signals are input to all 16 Write Digit circuits to enable any information on the 16 data lines (DL00:15) to be written into the 16 addressed chips.

During a Read operation, the Memory Write signal (MWRT0A) (6J8) to the MSU is inactive (high). This enables signal STRB1 which strobes the 16 Sense Digit circuits, gating the readout to the 16 Data Lines (DL00:15). At the end of a 16 bit Read or Write operation, ENDCYL0 (6N6) goes low, indicating to the MBC that the Read or Write operation is complete. The MBC terminates the Start signal, STRA00:30 or STRB00:30, to the selected MSU. This causes the corresponding QAA0 or QAB0 signal to go low, blocking the input (A or B) to the Delay Line latch, for 115 nanoseconds. QAA0 or QAB0 is generated by flip-flops A13 (6H3) or (6H4) and operates as a one shot. This blocks another start for the same memory designation (that is, A following A or B following B) from entering the delay line latch before it has enabled the minimum 115 nanosecond reset function required by the MOS Chips.

16.6 Instruction Fetch

The Instruction Fetch operation is nothing more to the MSU than two successive and slightly overlapping Read signals except for the active Fetch Address signal (FAD0). When doing a Instruction Fetch operation, the MBC pulses the FAD0 signal (6A2) low 50 nanoseconds after the first start signal (STRA00:30 or STRB00:30) goes low. This does two things to the second cycle of the Fetch operations that is different from a Read operation. First, FAD0 causes the second cycles Reset Gate (RAGT0 or RBGT0) (6F1) to go high, turning off the corresponding resets earlier than in a normal Read cycle. Also, the address of the second Read is gated on by FAD0 rather than wait for the second start signal. FAD0 generates FAR0 (6B2) which causes the Address Gate signal (AAGT1 or ABGT1) to go active.

16.7 Refresh

At the beginning of a Refresh cycle, the MBC pulses SROB (6A7) low allowing all chip select and clocks to be enabled. Approximately 130 nanoseconds after SROB goes active, all start signals, STRA00:30 and STRB00:30, from the MBC are pulsed together so that the A and B halves of all memories are enabled. This causes all MOS Chips on the MSU boards to undergo a Refresh cycle simultaneously. In the Normal Mode, GR1 is a constant high, leaving the resets on except during memory cycle.

The Refresh cycle is identical to a Read cycle in all other respects. When operating in the Standby Mode, GR1 (6A1) switches low between cycles to conserve power. When GR1 is low it forces all reset drivers in the main memory system off.

Conserving power in the Standby Mode saves memory for a longer period in the event of power failure (battery operation).

17. MODEL 80 MEMORY VOLTAGES

Eight voltages are used by the Model 80 Memories. Figure 22 shows their mnemonics, nominal value, location of source and if fixed or adjustable. Nominal values given are for the Normal Mode. The Standby Mode requires only P24, P22, P8 and P5S to be present. P3 in the Standby Mode should measure approximately 7 volts.

Voltage Mnemonic	Normal Mode Nominal Value	Source Location	Fixed or Adjustable	Where Measured
P24	23.8 V	MBC	Fixed	MBC
P22	21.0 V	34-014	Adjustable	Back Plane
P15	15.4 V	34-015	Adjustable	Back Plane
P13	13.2 V	MSU	Fixed	MSU
P 8	7.85 V	MBC	Adjustable	MBC
P5S	5.10 V	34-014	Adjustable	Back Plane
P 5	5.10 V	34-015	Adjustable	Back Plane
P 3	2.80 V	MBC	Fixed	MBC

Figure 22. Model 80 Memory Voltages

17.1 Voltage Margin Test

Voltages may be margined while running Part 3 of 06-003R06 Memory Test. Part 3 shall run without errors for the following voltage adjustments.

	P15	P22	P5	P5S
1.	15.3*	21.0	5.10	5.10
1.	15.5*	21.0	5.10	5.10
3.	15.4	19.5*	5.10	5.10
4.	15.4	22.5*	5.10	5.10
5.	15.4	21.0	5.10	
6.	15.4	21.0	4.85*	5.10
7.	15.4	21.0	5.35*	5.10
7.	15.4	21.0	5.10	4.85*
8.	15.4	21.0	5.10	5.35*
Normal	15.4	21.0	5.10	5.10

NOTES

1. An asterisk indicates which adjustments are margined.
2. All voltages are measured at the back panel.
3. A 1% accuracy DVM is requied to margin all voltages.

18. MODEL 80 MEMORY TEST PROGRAMS

The following test programs are recommended to check the Memory System operation.

1. 06-003R06	Memory Test Program	This tests the Memory System operation through the CPU Port only.
2. 06-143R07	Memory Retention Test Program	This program tests Refresh function of Memory System when powering system down and up.
3. 06-136R07	System Exercisor	This program tests memory operation through the DMA Port (Selector Channel is required for this test).

19. TROUBLE SHOOTING

19.1 Extender Board Operations

Use of 11-127 Extender Board allows convenient troubleshooting of the Model 80 Main Memory. It allows extended operation of an MBC with one MSU. To operate memory on the extender, the Extender Board must be plugged into the card file slots assigned to the MBC (Slot 4). The 11-127 Extender Board accepts two mother boards. Either the MBC or MSU may be plugged into the top slot of the extender. However, if an MSU is on top, it receives the ribbon cable connectors normally assigned to the MBC. See Figure 23. Extra care is recommended when probing the MSU to prevent accidential shorts from damaging memory.

CAUTION

Before plugging and unplugging any memory boards, the 34-014 Memory Power Supply Power (ON-OFF) switch must be in the OFF position. This switch is located on the front panel of the 34-014 Power Supply.



Figure 23. Cable Orientation for Memory on 11-127 Extender Board and MSU on Top

19.2 Troubleshooting Checks

If trouble develops and the Memory System is suspected, the following checks are recommended:

1. Proper seating of boards and connectors.
2. With Console Power switch in the ON position, measure all eight voltages used by the Memory System and compare them to Figure 22 in Section 17.
3. Place the system in the Standby Mode. Check P22, P5S, P8 and P3. (P3 should measure approximately 7 volts).
4. With the system in the Standby Mode, check all start signals from the MBC.

19.3 MOS Chip Waveforms

Figure 24 shows the normal waveforms present at the Driver terminals of the 6002 MOS Memory Chip.

19.4 Troubleshooting Driver Circuits

When failures occur and the drivers are suspected, using the typical resistance reading table may help to locate the problem. The most common failure occurs with a transistor being shorted or open in the particular circuit. Using an ohmmeter on its X10 range will detect these faults by checking from base to emitter, base to collector and emitter to collector for both forward and reverse conduction readings. When a transistor fails in the reset circuit, it almost always destroys the other transistor. Therefore, replacement of both transistors in the circuit when a failure occurs is usually required. Many times the damaging resistor is burned or changes value when transistor failures occur. When the driver is not functioning properly and the transistors check good, replace the over-drive or AC coupling capacitor in the circuit. If these capacitors open, they cause poor output rise and fall times. If the problem still exists, the TTL input should be compared to that of a known good driver. Difference here denotes a TTL IC replacement.

19.5 Model 80 MSU Resistance Checks

Use a Triplett 630 VOM or equivalent, with the timing daughter board installed on the MSU. The P22 to I/O reading need not be checked on every I/O as every I/O line is returned to P8 by two series connected 221 ohm resistors. Since this resistance is much lower than the 100 K normal resistance, it appears as a short from all I/O lines to P8. Therefore, checking P8 to P22 detects any faults on the I/O lines. It has been found that a 19-076 memory chip may breakdown (after running at an elevated temperature) from chip select to one of its I/O lines. This produces a resistance of 100 ohms from chip select to the affected I/O line which normally reads 100 K.

Typical resistance readings with timing board on the MSU.

+ Probe	- Probe	Reading
P22	Gnd.	50 K
	P8	200 K
	Address	2.8 K
	Reset	10 K
	Chip Select or Clock	2.6 K
	I/O	100 K (P8 will check all)
I/O	P8	400 K
Address		50 K
Reset		50 K
Chip Select or Clock	Gnd.	50 K
I/O		50 K (P8 will check all)
P8	-V (Pin 13 of Sense Amplifier)	3.7 K
+V (Pin 14 of Sense Amplifier)	P8	3.0 K
A50 Pin 14	Pin 7 (P5S-1)	100 ohms on X1 scale
A32.8 Pin 14	Pin 7 (P5)	100 ohms on X1 scale
A1-14	A1-07 (P5S-2)	50 ohms on X1 scale
A1-14	A32.8-14 (P5S to P5)	200 ohms on X1 scale
P15	Gnd.	
P8	Gnd.	20 K
Chip Select	I/O Breakdown	100 ohms on X10 scale

Notes: *All readings are on X1000 scale except noted. All readings taken with the MSU out of the system are 100 K when normal.



Figure 24. Driver Circuits and I/O Waveforms

19.6 Physically locating failing MOS Chips from failing address

Figure 25 shows the MSU with its MOS Chip Array. Each horizontal row of chips is associated with its accessing address condition by an arrow. Each vertical row of MOS Chips is associated with its corresponding data bit by an arrow. Each MSU is associated with its corresponding address by an arrow.



Figure 25. Physically locating failing MOS Chip from failing address

20. TIMING ADJUSTMENT

A timing adjustment is performed on all MSU boards at the factory. The timing adjustment selects one of two possible sets of wire strapping. The Timing Board Schematic (part of 02-247D08) includes a table that shows the strapping permitted. If an IC or delay line is replaced on the MSU timing board, this adjustment should be checked and re-adjusted, if necessary. The procedure is:

1. Remove Set One strapping if so wired.
2. Wire Set Two strapping.
3. Run memory with any test program.
4. Measure strobe delay. Strobe delay is measured from leading edge of STRA00 (6A6) to leading edge of STRB1 (3S7).
5. If strobe delay is less than 150 nanoseconds use Set Two.
6. If strobe delay is greater than 150 nanoseconds, use Set One strapping.

21. INSTALLTION

Mechanical installation of Model 80 memories is covered by Model 80 Installation Specification, 01-053A20. After the equipment is mounted and connected, the following checks should be performed:

1. Unplug the memory boards (MBC and MSUs).
2. Adjust the system voltages as follows:

   P5 to + 5.1 volts
   P15 to + 15.4 volts
   N15 to - 15.4 volts
   P22 to + 21.0 volts
   P5S to + 5.1 volts (Normal Mode)

3. Power down (memory power supply also), insert memory boards and plug in cables.
4. Power up and check voltages again, readjust if necessary.
5. If a parity system initialize memory with 06-144 Parity Initialize tape.
6. Run Memory Retention Test tape 06-143 at nominal voltages.
7. Run Memory Test tape 06-003 at P22 volts of 19.5 and 22.5 volts. When complete, readjust P22 to 21.0 volts.
8. If the system is equipped with a SELCH, run 06-136 System Exerciser Test tape.

22. MBC MNEMONICS

The following list provides a brief description of each mnemonic found in the MBC. The source of each signal on Functional Schematic 02-247D08 is also provided.

MNEMONICS	MEANING	SCHEMATIC LOCATION
ADD0	This signal is active only on CPU Instruction Fetch cycles when the CPU Port Address Bus Bit 14 (CA140) is low. It increments the MBC A Address Register (also a counter).	3E7
ARST1	Resets the MBC A and B Address Register Bits 00 and 01. It is active for the duration of a Refresh Memory cycle and at the end of all other memory cycles.	3J5
CBLK0	CPU Block - This signal is active for a short time (approximately 50 nanoseconds) following each CPU or Refresh cycle. When it is active, it blocks the CPU Request from being recognized by the MBC Interlock circuits.	2F7
CB000:020	CPU Bank Address - Not used by Standard Memory System.	Sheet 3
CCUE1	CPU Port Request signal (CREQ0) inverted.	3F2
DBK0	Goes low following every CPU or Refresh cycle for about 50 nanoseconds. Guarantees DMA Port a chance to get next memory cycle.	4L5
DCUE1	Output of a flip-flop which registers a DMA Request.	2E3
DLA000:500	Timing signals (11) derived from a 50 nanosecond delay line with 5 nanoseconds taps. Triggering of this line is caused by End of Cycle (ENDCYL0) received from the MSU. Delay Line A is active only on DMA or CPU Read cycles. On Instruction Fetch cycles, this line is triggered twice. (two read-outs).	Sheet 4

MNEMONICS	MEANING	SCHEMATIC LOCATION
DLC000:100	Timing signals (11) derived from a 100 nanosecond delay line with 10 nanoseconds taps. All timing from this line is referenced to the Delay Line Trigger (DLTRG1) signal which triggers the line every memory cycle.	Sheet 4
DL001:151	True output from MBC Data Register.	Sheets 5 and 6
DLTRG1	Delay Line C Trigger - This signal is active for the entire time the memory is busy doing any cycle. Its leading edge triggers Delay Line C which generates timing signals.	2M3
DRST0	This signal is active at the beginning of every cycle. It causes MDRST0 which resets the MBC Data Register.	4H3
END0	This clears the MBC circuits at the end of any memory cycle. It is derived from ENDCYL0 received from the MSU. Its duration is approximately 50 nanoseconds.	2L2
END0 B, C, D, E, F, and H	These signals are identical to END0 except they are delayed about 10 nanoseconds. Delay is derived by requiring the start flip-flops be cleared before activation.	Sheet 3
ENDST0	This signal goes low 30 nanoseconds after any Select signal (SR1B, SCSTR1 or SDSTR1). It determines the trailing edge of the Select Address signals (SCA1 or SDA1).	3H4
FETCH0	Output of flip-flop which registers the CPU Port Instruction Fetch signal (CFTCH0).	2E1
LRA1	Active every Refresh cycle. It loads the Refresh Address Counter (RA09:13) into the MBC A and B Address Registers (Bits 09:13 only).	4H6
MB000:020	DMA Bank Address - Not used by Standard Memory System.	Sheet 2
MDRST0	Memory Data Reset - This signal is active at the beginning of every cycle and the end of every Read cycle. It resets the MBC Data Register. It is active three times on a Fetch cycle - At the beginning of the cycle and following both Read-outs from the MSU.	4N4
MRDY1	Memory Ready - Enables various circuits within the MBC once the system is in the Normal Mode. In the Standby Mode, MRDY1 disables these circuits. Becomes a constant high in Normal Mode.	4D8
MRR1	Memory Ready - Enables DMA Port and CPU Port related circuits once the system is in the Normal Mode. In Standby Mode MRR1 disables communication with the CPU or DMA Ports. Becomes a constant high in Normal Mode.	4D7
MRST0	Initializing signal for P5S Power circuits within the MSU and MBC. This signal is low any time P5S is below 4 volts. It is a constant high in Normal Mode.	7S8
MRST1	Derived from P5S goes low after P5S has reached operational level (> 4.75 volts). It is a constant low in Normal Mode.	7S8
MWRT1	True output of MBC Write flip-flop which is set for DMA or CPU Write cycles.	8N8
PERR1	Parity Error - High if data in the MBC Data Register Fails the even Parity check.	9R3

MNEMONICS	MEANING	SCHEMATIC LOCATION
PFTCH1	Active on Fetch operations. Causes Parity Failures to generate IPF0 (Instruction Parity Failure) rather that DPF0 (Data Parity Failure).	3E8
PON0	This signal is low when the Memory Protect Control board enables the MBC Protect circuit (generated by Memory Protect Controller board).	8F7
PRT0	If the Protect feature is enabled, all memory address locations being accessed are checked by the MBC to see if they are a Protected location. PRT0 is a low active signal which indicates a Write cycle has been attempted at a protected address.	8N6
PVMD0	This signal is low when the Processor enables the MBC Protect circuits (Processor generated).	8F7
REN1	Refresh Enable - In Standby Mode enables Refresh Burst after P5S has reached operating level.	4C8
RREQ1	Refresh Request - Generated by MBC - causes a Refresh cycle to be generated. Goes active every 50 nanoseconds in Normal Mode.	4N8
SCA1	Select CPU Address - Loads the CPU Port's Address Bus into both MBC Address Registers (A and B).	2N7
SCR1	This signal is active on a CPU Read or Instruction Fetch cycle. It gates the MBC Data Register to the CPU Port Address Bus (CA00:14). Time duration is about 50 nanoseconds. On a Fetch, SCR1 is active twice, the second follows the first by 150 nanoseconds.	3N8
SCSTR1	Select CPU - This signal is active the entire time the memory is busy doing a CPU cycle.	2N6
SCW1	Active every CPU Write cycle. It loads the CPU Data Bus (CD00:15) into the MBC Data Register.	4H2
SDA1	Select DMA Address - Loads the DMA Port's Address Bus into both MBC Address Registers (A and B).	2M5
SDR1	This signal is active on a DMA Read cycle. It gates the Read-out registered in the MBC Data Register to the DMA Port Address Bus (MA00:14). Time duration is approximately 50 nanoseconds.	3N6
SDSTR1	Select DMA - This signal is active the entire time the memory is busy doing a CPU cycle.	2M5
SDW1	Active every DMA Write cycle. It loads the DMA Data Bus (MSD00:15) into the MBC Data Register.	4H3
SROB	Select Refresh - This signal is active the entire time the memory is busy doing a Refresh cycle.	2N2
SSTR0	Second Start - Sets Second Start in a Fetch operation - Timed by FECLK0 received from the MSU.	3J9
STRA1 STRB1	Output of the two Start latches (A and B). The start signals sent to the MSUs are derived from these two flip-flops. The states of Requesting Port's Address Bus Bit 14 determines which Start latch becomes active when a memory cycle is performed.	3E7

MNEMONICS	MEANING	SCHEMATIC LOCATION
TBA	Constant high generated by pull-up Resistor to P5.	Sheets 2:9
TBS	Constant high generated by pull-up Resistor to P5S.	
TS	Constant high generated by pull-up Resistor to P5.	
X113	A constant high in standard MBC.	2G8
X118	This signal is set low any time the MBC Interlock circuit has a Memory cycle queued in its three Queue flip-flops.	2J7
X241	This signal is set high in Fetch cycle only. It enables generation of Fetch Address (FAD0) and sets second Start (SSTR0) signals.	2G4
X162	This signal is set high by the MSU End of Cycle pulse if the cycle is a DMA Read. Delay Line A timing causes X162 to go low.	3K4
X164	This signal is set high by the MSU End of Cycle pulse if the cycle is a CPU Read or Fetch. Delay Line A timing causes X164 to go low.	3K3
X229	Time-out Signal - This signal goes low whenever MSU answers the MBC start signal with an End of Cycle pulse (ENDCYL0). For example: if a memory cycle is attempted at the address of FFFF and the system is equipped with only 32 KB of memory.	3K2
X261	Goes low in Refresh cycles causing both Start latches (A and B) to set.	4C5

23. MSU MNEMONICS

The following list provides a brief description of each mnemonic found in the Model 80 Memory Storage Unit. The source of each signal on Functional Schematic 02-247D08, is also provided.

MNEMONICS	MEANING	SCHEMATIC LOCATION
AA02:03 AB02:03	Address Bits 2 and 3 from the MBC to Memory A or B. These bits (decoded) are ANDed with Chip Select A (CSAPD1) or B (CSBPD1) to select one of four chip columns in the accessed half of memory (A or B).	6A8
AA04:13 AB04:13	Address Bits 4:13 from the MBC to Memory A or B. These bits are input to their corresponding address circuits in all MSUs in the Main Memory system.	Sheet 2
AAGT1	Gates A Address to the A half MOS Chip Array of the selected MSU.	6C3
ABGT1	Gates B Address to the B half MOS Chip Array of the selected MSU.	6C4
CSAPD1	Chip Select A when enabled is ANDed with AA02 and AA03 to select one of the four chip columns in accessed Memory A.	6G9

MNEMONICS	MEANING	SCHEMATIC LOCATION
CSBPD1	Chip Select B when enabled is ANDed with AB02 and AB03 to select one of the four chip columns in accessed Memory B.	6G9
DL00:16	Bi-directional data lines MBC/MSU Data Lines DL00:15 transfers data between the MBC and MSU. Data Line DL16 is used for parity.	Sheet 3
ENDCYL0	End of Cycle - Generated by the selected MSU and sent to the MBC. Signifies to the MBC that the MSU has finish the requested cycle.	6R6
FAD0	MBC generated pulse used by the selected MSU to initiate a second cycle during a CPU Instruction Fetch operation.	6A2
FAR0	This signal goes low to start the second cycle during an Instruction Fetch operation. Causes the inactive resets drivers to turn off and the inactive address drivers to be turned on.	6C2
FECLK0	Fetch Clock - A timing pulse generated by the MSU every cycle, but required only during Fetch cycles. Indicates to the MBC that it may send the second start signal.	6N5
GR1	Gate Reset - MBC generated pulse that forces all reset drivers off, in the main memory system, when not required. Conserves power in Standby Mode.	6A1
I0N00:16	Digit I/O line - Negative Digit I/O line - Raised to P22 when a "0" is written.	Sheet 3
IOP00:16	Digit I/O line - Negative Digit I/O line - Raised to P22 when a "1" is written.	Sheet 3
MWRT0A	Memory Write signal to the MSU.	6J8
QAA0 QAB0	Pulses low for 120 nanoseconds at the end of the cycle. This prevents consecutive A or B Memory cycles without having first provided 120 nanoseconds minimum reset time required by the MOS Chip.	6K2
RAGT0 RBGT0	Reset driver gates. When low these signals turn on the corresponding reset drivers (A or B).	6F2
RSTA0:3 RSTB0:3	Reset inputs to the MOS chips.	Sheet 2
SROB	Select Refresh - MBC generated signal which is active for the duration of all Refresh cycles. It forces all chip select drivers active.	6A7
STRA00:30 STRB00:30	Start signal from the MBC.	6A6
STRB1	Strobes the 16 sense digit circuits in the MSU. Enables 16 data bits to be read from the 16 addressed chips.	6S7
WRTGT1A WRTGR1B	These signals are input to the 16 Sense Digit circuits in the MSU. Enables Digit Write circuits on selected MSU.	6M7

MEMORY PROTECT

MODEL 80 MEMORY PROTECT PROGRAMMING SPECIFICATION

1. INTRODUCTION

The 02-248 Model 80 Memory Protect provides a means of allocating selected blocks of memory to be protected from user writing. The Memory Protect Controller (MPC), in conjunction with a 64 bit mask-memory in the Memory Bank Controller (MBC), notifies the Processor via an interrupt whenever a Write operation to any location in a protected block is converted to a Read operation. A status bit in the MPC is also set. The memory is partitioned into 64 blocks with 1,024 bytes per block. Individual protect control for each block is provided by the 64 bit mask-memory. An overall protection override disables the protect function via the Memory Protect Controller. Note that the protect function is enabled at the Processor only when Bit 7 of the current Program Status Word is set. When Bit 7 is reset, all writes are treated the same as privileged writes; i.e., protect disabled.

The Model 80 MPC and the Model 70 MPC function the same except that the Model 80 MPC only operates with 1K bytes per block. Both controllers are programmed exactly the same.

2. CONFIGURATION

The Model 80 Memory Protect consists of the MPC board, a cable between the MPC and MBC boards, and the mask-memory circuits on the MBC board.

The Model 80 Memory Protect Controller is designed to operate with the Model 80 Memory Bank Controller. The Processor communicates with the MPC over the MUX-CH Bus to supply mask bytes and commands, to sense status, and to service interrupts. The MPC is normally installed as the highest priority device on the RACK0/TACK0 daisy chain including the built-in TTY Controller.

> NOTE
>
> It is imperative that the Memory Protect Controller have the highest priority on the Multiplexor Bus, to avoid ambiguity in identifying the source of a protect violation when executing interrupt routines with I/O interrupts enabled.

3. OPERATING PROCEDURES

Not applicable to the Model 80 Memory Protect.

4. DATA FORMAT

Refer to Appendix 1 for the definition of load mask bytes.

5. PROGRAMMING INSTRUCTIONS

The Output Command (OC or OCR) causes a command byte, as defined in Table 1, to be sent to the MPC. Any command causes all status except Protect On (PON) to be reset and the Load Mask Sequencer to be initialized. The Sense Status instruction (SS or SSR) is used to read the status byte, as defined in Table 1. The status byte reflects the operational state of the MPC. The least significant four bits (4:7) of the status byte are copied into the Condition Code of the current Program Status Word so they can be tested directly by the use of branch instructions.

The Write Data (WD or WDR), Write Halfword (WH or WHR), or Write Block (WB or WBR) instructions may be used to load the protect pattern into controller.

TABLE 1. MEMORY PROTECT STATUS AND COMMAND BYTES

BIT NO.	0	1	2	3	4	5	6	7
STATUS			PON	PWF		EX		
COMMAND	DISARM	ARM	PON	POFF				

STATUS

PON Indicates that the protect is enabled at the MPC.

PWF Indicates that an attempt was made to Write into a protected memory area. This bit is reset by any Output Command (OC), an Acknowledge Interrupt (AI) instruction or the system initialize signal SCLR0.

EX Examine is set when PWF is set.

COMMAND

DISARM Disarms the interrupts. They will not be queued.

ARM Arms the interrupts.

PON Enables the protect function at the MPC.

POFF Disables the protect function at the MPC.

6. PROGRAMMING SEQUENCE

The setting up of the Memory Protect consists of loading the desired protect pattern into the controller, enabling the protect function, and either Arming or Disarming the interrupts. The Output Command initializes the load mask sequencer in the controller so that the first byte to the protect module, following the Output Command, loads the mask-register, Blocks 0:7. Refer to Appendix 1 for correspondence between the load mask bytes, block number and memory addresses protected. An active bit in the load mask protects the selected addresses. If more than eight bytes are used to load the mask-memory, wrap around occurs (i.e., the ninth byte once again loads Blocks 0:7).

After setting up the Memory Protect, Bit 7 of the Program Status Word must be set to enable the protect function at the Processor. When a protect failure occurs, the response to an SS or SSR instruction is X'34'.

7. INTERRUPTS

An interrupt can be used to signal the Processor that an attempt was made to write into a protected area in memory. In the Arm state, the interrupts are armed and enabled. Interrupts are blocked and not queued in the Disarm state.

When an interrupt is acknowledged by an Acknowledge Interrupt instruction (AI or AIR) the interrupt is cleared and all status bits except PON are reset. The normal status returned by an Acknowledge Interrupt is X'20'. Executing an Acknowledge Interrupt instruction when no interrupt is pending results in a device address of zero and a status of X'04 .

8. INITIALIZATION

During Power Up, Power Down, or whenever the Initialize (INT) switch on the Display Panel is depressed, the Memory Protect Controller is placed in the Disarm state with all status conditions reset. The Load Mask Sequencer is initialized, the Bank Register is cleared and the protect function is disabled at the controller.

9. DEVICE NUMBER

The Model 80 Memory Protect Controller is normally assigned device address X'AE'. This address can be reassigned by changing the address straps on the controller. Refer to the Installation Specification 02-248A20, for details.

10. SAMPLE PROGRAM(S)

Not applicable to the Model 80 Memory Protect.

APPENDIX 1
TABLE OF MEMORY ADDRESSES VS. BLOCKS

BLOCK	LOAD MASK DATA		MEMORY ADDRESSES (HEX)
	BYTE	BIT	1K BYTE
0	0	0	0000-03FF
1	0	1	0400-07FF
2	0	2	0800-0BFF
3	0	3	0C00-0FFF
4	0	4	1000-13FF
5	0	5	1400-17FF
6	0	6	1800-1BFF
7	0	7	1C00-1FFF
8	1	0	2000-23FF
9	1	1	2400-27FF
10	1	2	2800-2BFF
11	1	3	2C00-2FFF
12	1	4	3000-33FF
13	1	5	3400-37FF
14	1	6	3800-3BFF
15	1	7	3C00-3FFF
16	2	0	4000-43FF
17	2	1	4400-47FF
18	2	2	4800-4BFF
19	2	3	4C00-4FFF
20	2	4	5000-53FF
21	2	5	5400-57FF
22	2	6	5800-5BFF
23	2	7	5C00-5FFF
24	3	0	6000-63FF
25	3	1	6400-67FF
26	3	2	6800-6BFF
27	3	3	6C00-6FFF
28	3	4	7000-73FF
29	3	5	7400-77FF
30	3	6	7800-7BFF
31	3	7	7C00-7FFF
32	4	0	8000-83FF
33	4	1	8400-87FF
34	4	2	8800-8BFF
35	4	3	8C00-8FFF
36	4	4	9000-93FF
37	4	5	9400-97FF
38	4	6	9800-9BFF
39	4	7	9C00-9FFF
40	5	0	A000-A3FF
41	5	1	A400-A7FF
42	5	2	A800-ABFF
43	5	3	AC00-AFFF
44	5	4	B000-B3FF
45	5	5	B400-B7FF
46	5	6	B800-BBFF
47	5	7	BC00-BFFF

48	6	0	C000-C3FF
49	6	1	C400-C7FF
50	6	2	C800-CBFF
51	6	3	CC00-CFFF
52	6	4	D000-D3FF
53	6	5	D400-D7FF
54	6	6	D800-DBFF
55	6	7	DC00-DFFF
56	7	0	E000-E3FF
57	7	1	E400-E7FF
58	7	2	E800-EBFF
59	7	3	EC00-EFFF
60	7	4	F000-F3FF
61	7	5	F400-F7FF
62	7	6	F800-FBFF
63	7	7	FC00-FFFF

MODEL 80 MEMORY PROTECT CONTROLLER INSTALLATION SPECIFICATION

1. INTRODUCTION

This specification provides the necessary information for the installation of the 02-248 Memory Protect Controller (Product Number M80-101) in a Model 80 Processor System. The module assembly consists of one 35-408 7" board and one 17-192 cable. The 35-408 7" board must be strapped to a blank 7" board or an active 7" board (e.g., Universal Clock Module) by an INTERDATA 16-398 Half Board Kit, so that it may be installed in a chassis designed for standard 15" boards. The Memory Protect Controller (MPC) may be installed in either the right or left half position, depending on the system configuration. See Figure 1.

NOTE: 35-408 7" BOARD CAN BE LOCATED ON EITHER SIDE.



Figure 1. 7" Board Assembly

2. UNPACKING

When the Memory Protect Controller is shipped with a system, it is installed at the factory so there is no special unpacking procedure. If the module assembly is purchased separately, it should be inspected for damage prior to installation.

3. LOCATION

The 35-408 Memory Protect Controller 7" board, once assembled using a half board kit, may be installed in any available I/O slot of a standard 15" chassis which is located no more than one chassis from the Processor.

> NOTE
>
> Normally the Memory Protect Controller is installed as the highest priority device controller (with respect to interrupts) on the Multiplexor Bus to insure proper recognition and response to Memory Protect violation interrupts that may occur in the system. This is accomplished by installing the Memory Protect Module in the first available I/O slot with respect to the daisy chain priority line, and rerouting the RACK0/TACK0 line which is ordinarily connected first to the built-in Teletypewriter controller. See Section 4.

4. BACK PANEL WIRING

To insure that the Memory Protect Controller (MPC) has the highest priority on the Multiplexor Bus, the RACK0/TACK0 line on the Processor chassis back panel must be rerouted.

4.1 MPC Installed in I/O Expansion Chassis

1. Refer to Figure 2 during the following rerouting procedure. Remove the RACK0/TACK0 jumper from the slot occupied by the MPC. The jumper is located between Terminals 122 and 222 on the selected slot.

2. Break the daisy chain line from the next higher priority device controller and to the next lower priority device controller, at Terminals 122-1 and 222-1 on the MPC's selected slot. Connect the TACK0 Terminal 222-1 from the next higher priority device to the RACK0 Terminal 122-1 on the next lower priority device controller on the Multiplexor Bus. This removes the MPC from the daisy chain priority sequence, and re-establishes the daisy chain to lower priority device controllers.

3. Break the connection between Acknowledge Interrupt (ACK0) Terminal 222-0 and Teletypewriter Receive Acknowledge (RACK0) Terminal 238-1 on the I/O board, Slot 5. This disconnects the Teletypewriter device controller from the Acknowledge Interrupt (ACK0) line.

4. Connect a jumper between MPC RACK0 Terminal 122-1 and I/O board ACK0 Terminal 222-0. This connects the Memory Protect Module as the first device controller in the RACK0/TACK0 line.

5. Connect a jumper between MPC TACK0 Terminal 222-1 and I/O board Teletypewriter RACK0 Terminal 238-1. This connects the Teletypewriter as the second device controller in the RACK0/TACK0 line.

The MPC is now the highest priority device controller in the daisy chain. The built-in Teletypewriter device controller is second in priority and the remaining device controllers are as before in their required sequence.

4.2 MPC Installed in CPU Chassis

For systems with less than 64K bytes of memory, the MPC can occupy one of the I/O slots in the CPU chassis. Figure 3 shows the basic RACK0/RACK0 path normally wired onto the otherwise all copper back panel. With 48K bytes of memory, both halves of Slot 00 are available. Install the MPC as shown in Figure 4.

When the CPU chassis has less than 32K bytes of memory and a Selector Channel (SELCH) in Slot 00, the MPC is placed in Slot 01 as shown on Figure 5. In this case, both the MPC and the SELCH have higher priority than the console TTY since part of the daisy chain is in copper. With only 16K bytes of memory the MPC could occupy Slot 02, thus, permitting a priority chain of MPC/SELCH/TTY.

5. CABLE CONNECTION

Install the 17-192 cable between the 35-408 Memory Protect Controller (MPC) board and the 35-407 Memory Bank Controller (MBC) board. See Figure 6. The MBC is normally located in Slot 04 of the CPU chassis.

6. STRAP OPTIONS

6.1 Address Strapping

The preferred address of the Memory Protect Controller is X'AE'. The board is strapped for this address at the factory. To change the address, refer to Functional Schematic 02-248D08, Sheet 1.

NOTE

The alpha-numeric designations, referred to on the functional schematic, indicate similar designations on the apparatus side of the printed circuit board.



Figure 2. RACK0/TACK0 Rerouting with Memory Protect Module



Figure 3. Basic RACK0/TACK0 Wiring on Model 80 CPU Chassis



Figure 4. System With 48K Bytes Memory MPC in Slot 00 (left)



Figure 5. System with 32K Bytes Memory MPC in Slot 01 (right) and SELCH in Slot 00

6.2 Block Size

There is no block size option on the Model 80 Memory Protect feature. The protect mask-memory, located on the MBC board is wired for 1,024 byte blocks.

7. INSTALLATION CHECKS

To insure proper operation of the Model 80 Memory Protect, Test Program 06-135 should be executed in accordance with its test program description.



Figure 6. Cable Connection

MODEL 80 MEMORY PROTECT CONTROLLER MAINTENANCE SPECIFICATION

1. INTRODUCTION

The 02-248 Model 80 Memory Protect Controller (MPC) provides a means of allocating selected blocks of memory to be protected. The MPC, in conjunction with the 64 bit mask-memory located on the Memory Bank Controller (MBC) board, notifies the Processor (via an interrupt) whenever a Write operation to any location in a protected block is converted to a Read operation. A status bit in the MPC is also set. The memory is partitioned into 64 blocks of 1,024 bytes per block. Individual protect control for each block is provided by the 64 bit mask-memory on the MBC. An overall protection override permits the loading of any area in memory.

The Model 80 Memory Protect consists of the MPC board, a cable between the MPC and the MBC boards, and the mask-memory circuits on the MBC board. Refer to the Installation Specification 02-248A20, for the necessary installation information.

2. SCOPE

This specification describes the functional operation of the Memory Protect Controller; specifically, the circuits for Multiplexor (MUX) Channel communication, for loading the MBC mask-memory via a cable, and for registering protect override and failure conditions. It does not cover the operation of the mask-memory and the associated circuits located on the MBC board. Refer to Maintenance Specification 02-247A21, for this information.

3. BLOCK DIAGRAM ANALYSIS

Refer to the block diagram of the Memory Protect Controller (MPC) on Sheet 1 of Functional Schematic 02-248D08.

The protect mask-memory (16 words, 4-bits per word) is loaded by a series of 16 clock pulses, Write Clock (WCLK0), each accompanied by a 4-bit mask word, a 4-bit word address, and a 3-bit bank address. The bank address, which will be implemented on future systems, is normally all zeros. The 64 bit mask is provided by eight Data Available (DA) operations over the Multiplexor Channel (MUX-CH) Bus using normal address and synchronization sequences. Each DA loads the 8-bit Mask (Shift) Register where alternate stages feed four cable drivers. The Timer, which starts on the end of LD1, enables the cable drivers, generates two Write Clocks and then shuts off. At the end of the first clock pulse, a right shift of the Mask Register moves the other four bits into the output stages connected to the cable drivers.

The four stage address counter is cleared by any Command (CMD) signal and advances on the end of each clock pulse. If more than eight DA's are received without a CMD, the counter will "wrap around" and reload the least significant block bits.

The most significant bit of the first DA (D08) corresponds to the least significant block to be protected; i.e., the low end of memory. Bits 08, 09, 10 and 11 are sent as the first mask word and stored in the lowest address of the mask-memory. After the first clock pulse, Bits 12, 13, 14 and 15 are connected to the cable drivers to form the second mask word.

Since the protect bits are not usable until they are loaded into the MBC Mask Memory, the SYN0 signal is not returned to the Processor until the timer shuts off.

The Protect On (PON0) signal, from one of the control flip-flops, activates the protect circuits in the MBC. It is removed to permit writing in all areas of the main memory. The protect circuits in the MBC may also be deactivated independently by Bit 7 of the CPU Program Status Word (PSW).

An attempt to write in a protected block of memory produces the PRFL1 pulse from the MBC. This pulse sets the ATN and PWF control flip-flops.

Three bits of status or eight bits of device address are gated to the MUX-CH bus in response to a Status Request (SR) or an Acknowledge Interrupt (AI) operation.

4. FUNCTIONAL SCHEMATIC ANALYSIS

This section refers to Functional Schematic 02-248D08.

4.1 Multiplexor Channel Bus Communications

The MPC is a byte-oriented device which transfers data to and from the MUX-CH Bus on Data Lines D08:15. Signals from the Multiplexor Bus are received, buffered and presented in double rail form at 16 terminals (2F1-2F5) designated by letters A through S. The preferred device address (X'AE') is set up with eight straps as shown on Sheet 2. The buffered receive data lines (2C1-2C5) are also connected to the Mask Register and Bank Register (Sheet 3) and to the logic for the PRON (2L1) and ARM (2M7) control flip-flops.

When the received byte corresponds to X'AE', all Address Gate lines AG081:151 are active high producing active states on lines A0 and A1 (2K3). The Address flip-flop (AD) (2L3) toggles set on the trailing edge of the ADRS1 signal, and the ADSYN0 line (2M4) goes active to generate the SYN0 signal (2H7). With the AD flip-flop set, the other control line receivers are enabled by AD1 (2A8) and GAD1 (2C6). The GAD1 lead, which gates the CMD1 and DDA1 signals, is active when the timer is off ($\overline{XB}$ cleared) and the MPC is addressed (AD set). On all addresses other than X'AE', the Address flip-flop (AD) is toggled clear. It is also direct cleared by the system initialize signal SCLR0A (2J2).

Status and acknowledge address bits are gated to the MUX-CH lines D08:15 by 19-036 open-collector gates (e.g., 2H1, 2H2, 2M4, etc.).

4.2 Status and Commands

Table 1 shows the bit assignments for the MPC status and command bytes.

TABLE 1. MEMORY PROTECT CONTROLLER STATUS AND COMMAND BYTE DATA

BIT NO.	0	1	2	3	4	5	6	7
STATUS			PON	PWF		EX		
COMMAND	DISARM	ARM	PON	POFF				

STATUS

PON Indicates that protect is enabled at the MPC.

PWF Indicates that an attempt was made to Write into a protected memory area. This bit is reset by any Output Command, an Acknowledge Interrupt instruction, or the system initialize signal SCLR0.

EX Examine is set when PWF is set.

COMMAND

DISARM Disarms the interrupts. They will not be queued.

ARM Arms the interrupts.

PON Enables the protect function at the MPC.

POFF Disables the protect function at the MPC.

The ARM flip-flop (2M7) is direct set or cleared by CMG1 depending upon the signals on D08 and D09. It is also cleared by the system initialize signal SCLR1 (2L7).

The Protect On flip-flop (PRON) (2L1) toggles set or clear at the end of CMG1 according to the state on D10 and D11. This flip-flop does not change state if both the J and K inputs are low. The PRON flip-flop is direct cleared by the SCLR0A signal. The output lead PRON1 is sent to the MBC circuits via cable line PON0 (2M2) and is gated to the MUX-CH Bus (Bit 10) (2R4 and 2M2) by the Status Request signal SRG1 (2K4). It also gates the cable receiver output PRFL1 (3L2).

When a protect failure condition is detected on the MBC, the received PRFL0 pulse forces the PRFL1 and ASATN0 lines to the active state to direct set the ATN (2J8) and PWF (2J7) flip-flops. The output lead, PWF1, is gated to the MUX-CH Bus (Bits 11 and 13) (2M5) by the SRG1 signal. The PWF flip-flop toggles clear at the end of an Acknowledge Interrupt operation (ATSYN1) or is direct cleared by the CL0 line. The latter is active when either SCLR1 or CMG1 (2G9) are in the high active state.

4.3 Acknowledge Interrupt

When the MPC is Armed and the ATN flip-flop has been set, the Gated Attention line (GATN1) (2M8) goes high to send an interrupt to the MUX-CH Bus on the ATN0 line. The Processor responds by activating its ACK0 output which is normally wired directly to the Memory Protect Controller (MPC) RACK0 (2L8) as described in the Installation Specification 02-248A20. When RACK1 (2M6) goes high, preceded by GATN1, the ATSYN0 (2S5) and ATSYN1 (2H8) lines become active and SYN0 is returned to the Processor. The TACK0 line (2S6) does not respond. Both the PWF and ATN flip-flops toggle clear at the end of ATSYN1.

While ATSYN0 (2A6) is low, the eight true Data Lines (D081:151) are forced high and the false Data Lines (D080A:150A) are forced low. These conditions passing through the address straps result in a bit pattern on the Address Gate Lines (AG081:151) which corresponds to the MPC address byte; i.e., X'AE'. The ATSYN1 signal gates the AG lines to the MUX-CH Bus to return the device address to the Processor.

When the MPC does not have an interrupt registered, the GATN1 line is low and the RACK0 signal is passed through the contention circuit (2N6) and appears on the TACK0 line. Should RACK1 and GATN1 become active at the same time, the delays in the circuit insure that either ATSYN0 or TACK0 is selected but not both.

4.4 Output Circuits

The general operation of the Timer, Address Counter, and Mask (Shift) Register is described in Section 3. During the following functional analysis refer to Functional Schematics 02-248D08 Sheet 3.

4.4.1 Mask Register. The Mask Register, composed of a pair of 19-030 Shift Registers (3H4 and 3H6), is loaded at the beginning of the DAG1 signal, by a short Load Pulse (LD1), with the data bits interleaved as shown. The four bit mask word (DM01, 11, 21 and 31) comes from every other stage of the register and is gated to the MBC cable whenever the Write Enable (WEBL0) line is activated.

4.4.2 Timer. A pair of flip-flops, XA (3D3) and XB (3D4), together with a multivibrator, TMA (3B7) and TMB (3D7), make up the Timer circuit. As shown on Figure 1, the load pulses (LD0 and LD1) are generated by the overlap of the inverted and delayed copies of DAG0 (3C1). The XB flip-flop is direct set by the leading edge of LD0 and blocks the usual return of SYN0 by a low level on the GAD1 line (2C6 and 3E6). The XA flip-flop toggles set on the trailing edge of LD1. The multivibrator, enabled by XA1 and DXA0, produces a pair of TMB pulses which increment the Address Counter (TMB0) (3H9), shift the Mask Register (SHFT1) (3F7), and generate the Write Clock (WCLK0) (3M2) signal on the cable. The Write Enable signal (WEBL0) (3M3) is active whenever the XB flip-flop is set.

The leading edge of the second TMB pulse direct clears the XA flip-flop while XB toggles clear at the end of the second TMB pulse (due to the high-to-low transition on KA1). Both XA and XB are direct cleared by CL0 or CL1 which are active when either SCLR1 or CMG1 (2K9) are active.

When the XB flip-flop is cleared, GAD1 becomes active and gates the DDA1 signal (2A7 and 3F1) to the SYN0 line of the MUX-Bus.

4.4.3 Address Counter. The Address Counter (19-035) (3H8) generates the complement of the mask word address (KA0, KB0, KC0 and KD0) which is gated to the MBC cable in true form (WSA1, WSB1, WSC1 and WSD1). This inversion is performed to eliminate a set of inverter gates on the MBC board. The CL0 pulse (3G9) loads the counter with four high levels to form the complement of the all-zeros starting address. The trailing edge of each TMB0 pulse decrements the counter (in a true sense) causing the true cable signals to increment.

4.4.4 Bank Register. The optional, three bit Bank Register (19-071) (3H1) is loaded from D13, D14 and D15 with an Output Command and is gated to the MBC cable by the XB0 output from the XB flip-flop (3E5). It is cleared by the system initialize signal SCLR0A. In the normal single bank memory system the register and cable drivers are not equipped. The cable lines BP000, BP010 and BP020 (3M4) are all high to specify Bank 0.

4.4.5 Protect Failure. When a protect failure is detected on the MBC board, the PRFL0 (3M1) line carries a low active pulse. The signal is terminated, inverted and gated to set the PWF and ATN flip-flops as described earlier.

4.5 System Initialize

The system initialize signal (SCLR0) (1A8) clears all control and timer flip-flops. This sets up the MPC as Disarmed, Protect Off, not addressed and no PWF or ATN registered. The Bank Register is cleared and the Address Counter loaded to place the all zero mask word address on the cable when enabled. The Mask Register is not affected.

5. TIMING

The components used on the MPC set the TMA and TMB pulse widths at approximately 100 nanoseconds. The Timer is active (XB set) for approximately 700 nanoseconds. Timing relationships are shown in Figure 1.



Figure 1. MPC Timing

6. MAINTENANCE AND TESTS

The Memory Protect Controller requires no adjustments. Before attempting any maintenance or testing, insure that the cable and controller are installed properly. Refer to the Installation Specification 02-248A20, for necessary installation information.

To test the Model 80 Memory Protect Controller, run the Memory Protect Test 06-135 (Model 70/80 MPC test program) in accordance with its test program description.

A list of five test points is shown on Sheet 1 of Functional Schematic 02-248D08.

7. MNEMONICS

The following list provides a brief description of each mnemonic in the Model 80 Memory Protect Controller. The source for each signal on Schematic Drawing 02-248D08 is also provided.

MNEMONIC	DESCRIPTION	LOCATION
AD	Address flip-flop	2L3
ADRS0	Address Control Line from MUX-CH Bus	2J4
ARM	Arm Interrupts flip-flop	2M7
ASATN0	Set Attention - Sets ATN and PWF flip-flops on Protect Violation	3M2
ATN	Attention flip-flop	2J8
ATN0	Attention Test Line to MUX-CH Bus	2S7
ATSYN0/1	Acknowledge Interrupt Signals	2N4
BP000:020	Bank Protect Address to MBC Cable	3M4
CL0/1	Clear Signals - True for Initialize or Command	2K9
CMD0	Command Control Line from MUX-CH Bus	2A6
D080:150	Data Lines from MUX-CH Bus	2A1-2A5
DA0	Data Available Control Line from MUX-CH Bus	2A7
GAD1	Sync Lockout Signal	2C6/3E6
KA0, KB0, KC0, KD0	Word Address Counter	3K8
LD0/LD1	Load Pulses for Mask Register-also sets XBFF	3E2
MSK00:30	Mask Word Signals to MBC Cable	3M6
PON0	Protect On Signal to MBC Cable	3M2
PRON	Protect On flip-flop	2L1
PRFL0	Protect Failure Signal from MBC Cable	3M3
PWF	Protect Write Fail flip-flop	2J7
RACK0	Receive Acknowledge-Acknowledge from a Higher Priority Device in the RACK0/TACK0 Daisy Chain	2L8

MNEMONIC	DESCRIPTION	LOCATION
SCLR0	System Initialize Signal from MUX-CH Bus	2A8
SHFT1	Shift Pulse for Mask Register	3G7
SR0	Status Request Control Line from MUX-CH Bus	2A8
SYN0	Sync Test Line to MUX-CH Bus	2G7
TACK0	Transmit Acknowledge (Acknowledge to the Next Lower Priority Device in the Daisy Chain)	2S6
TMA, TMB	Timer Multibrator	3D7
WCLK0	Write Clock Signal to MBC Cable	3M3
WEBL0	Write Enable Signal to MBC Cable	3M3
WSA1, WSB1, WSC1, WSD1 WSC1, WSD1	Word Address Signals to MBC Cable	3M8
XA, XB	Timer Control flip-flops	3D3
XRP	Pull up Resistor for Unused Inputs on Gates and flip-flops	3C2

SELECTOR CHANNEL

M70-103
NS SELECTOR CHANNEL
INSTALLATION SPECIFICATION

1. INTRODUCTION

This specification provides the necessary information for the installation of the 02-232 Selector Channel (SELCH) (Product Number M70-103) in a Model 70, 74 or 80 Processor System. The NS Selector Channel is complete on one 35-391M02 printed circuit board.

2. PHYSICAL CHARACTERISTICS

2.1 Dimensions 15 3/8 x 14 7/8"

2.2 Weight 2½ pounds maximum

3. INSTALLATION

The NS SELCH may be installed in any even numbered universal expansion slot (i.e., 0, 2, 4, or 6) in the Central Processor Unit (CPU) or in the first memory-I/O expansion chassis. See Figure 1.

NOTE

A SELCH may be installed in slots 0, 1, or 2 of a Model 80/85 CPU chassis only. In this case cutting of the multiplexor bus is not necessary.

3.1 Back Panel Wiring

3.1.1 Multiplexor Channel Bus. **At the time of installation it is necessary to cut the Multiplexor Bus wiring between the even numbered slot accepting the SELCH and the next higher numbered slot on the One (1) connector only. The RACK0/TACK0 daisy chain wiring on the back panel is rerouted according to Figure 1. The lower numbered card slots in the chassis become part of the private SELCH Bus on the One (1) connector only.**

For the convenience of cutting the Multiplexor Bus, the connections between every other slot are made using "top" wire wraps. (This refers to wire wrap back panels only.) This allows the cutting of the bus by simply lifting the top wraps when the SELCH is installed in an even numbered slot. Refer to Figure 1 A during the following example.

To install a SELCH in Slot 4:

1. **Remove all wires on Connector One (1), between Slots 4 and 5, on Pins 11 through 26, Rows 1 and 2. (See backpanel map in 02-232M01D08 Sheet 7.)**
2. **Remove the wire between 222-0001 and 122-0700.**
3. **Remove the RACK0/TACK0 jumper between Pins 122 and 222 on both the Zero (0) and One (1) connectors of Slot 4.**
4. **Connect 122-0700 to 222-0501.**
5. **Install the SELCH into Slot 4 of the chassis. The private SELCH Bus now appears on the Connector One (1) side of Slots 4, 3, 2, 1, and 0. All slots on the Connector Zero (0) side and Slots 7, 6, and 5 on Connector One (1) side remain as standard Multiplexor Bus slots.**

To install a SELCH in any other even numbered slot of a CPU chassis or a Memory-I/O chassis, a similar procedure is followed. Refer to Figure 1 B, C, D, and E.

3.1.2 ACT0/TAC0. **The ACT0/TAC0 jumper between Pins 137-0 and 237-0 must be removed from the slot used by the SELCH If the Selector Channel is not the first Direct Memory Access (DMA) channel on the Memory** Bus, jumper "K" on the SELCH controller must be removed. Note that on a Model 74 CPU chassis the ACTO/TACO jumper does not exist.



NOTE: THE CIRCLED NUMBERS ON ILLUSTRATIONS A, B, AND C REFER TO THE CORRESPONDING NUMBERS IN THE FOLLOWING INSTALLATION PROCEDURES.

TO INSTALL A SELECTOR CHANNEL IN SLOT 4 OF THE MEMORY I/O CHASSIS ——

① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.

② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.

③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE, AND SLOTS 7, 6 AND 5 ON CONNECTOR ONE SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.

④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

⑤ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

⑥ MEMORY MODULE 7, IF IT EXISTS, MUST BE LOCATED IN SLOT 3.



TO INSTALL A SELECTOR CHANNEL IN SLOT 2 OF THE CPU CHASSIS ——

① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.

② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.

③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.

④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

⑤ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

NOTE:
IF A MEMORY I/O CHASSIS IS USED IN THE SYSTEM, ANY SELECTOR CHANNELS MUST BE INSTALLED IN THAT CHASSIS.



TO INSTALL 4 SELECTOR CHANNELS (IN SLOTS 6, 4, 2 AND 0) OF THE MEMORY I/O CHASSIS ——

① CUT THE MULTIPLEXOR BUS IN FOUR PLACES.

② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.

③ EACH SELCH, EXCEPT THE ONE IN SLOT 0, HAS ONE SLOT AVAILABLE ON IT'S PRIVATE BUS. THE PRIVATE BUSSES CAN BE EXTENDED TO OTHER CHASSIS BY INSTALLING CABLES IN SLOT POSITIONS 0, 1, 3 AND 5 ON CONNECTOR ONE (CONN.1) SIDE.

④ ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE REMAIN AS THE STANDARD MULTIPLEXOR BUS. THIS BUS CAN BE EXTENDED BY INSTALLING A CABLE HERE.

⑤ MEMORY MODULES 5 AND 7, IF THEY EXIST, MUST BE LOCATED IN SLOTS 1 AND 3.

Figure 1. Backpanel Modifications



TO INSTALL A SELECTOR CHANNEL IN SLOT 2 OF THE CPU CHASSIS——

① CUT THE MULTIPLEXOR BUS BY REMOVING THE TOP WRAPS.

② JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPER.

③ THIS SECTION BECOMES THE PRIVATE SELECTOR BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR ZERO (CONN.0) SIDE REMAIN AS STANDARD MULTIPLEXOR BUS SLOTS.

④ IF REQUIRED, EXTEND THE SELECTOR CHANNEL BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

⑤ EXTEND THE MULTIPLEXOR BUS TO OTHE CHASSIS BY INSTALLING A CABLE HERE.

NOTE:
IF A MEMORY I/O CHASSIS IS USED IN THE SYSTEM, THE SELECTOR CHANNEL MUST BE IN SLOT 0 OF THE CPU CHASSIS OR IN SOME SLOT OF THE EXPANSION.



TO INSTALL A SELECTOR CHANNEL IN SLOT 0,1 OR 2 CHASSIS——

① JUMPER RACKO/TACKO AS SHOWN, REMOVE DASHED JUMPERS.

② THIS SECTION BECOMES THE PRIVATE SELCH BUS ON THE CONNECTOR ONE (CONN.1) SIDE ONLY. ALL SLOTS ON THE CONNECTOR (CONN.0) SIDE REMAIN AS STANDARD MULTIPLEXOR SLOTS.

③ EXTEND THE SELCH BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

④ EXTEND THE MULTIPLEXOR BUS TO OTHER CHASSIS BY INSTALLING A CABLE HERE.

NOTES:
1. IF A 17-183 CABLE IS INSTALLED BETWEEN CONNECTORS ZERO AND ONE IN THE CPU CHASSIS. THIS CABLE MUST BE REMOVED PRIOR TO INSTALLING SELCH.
2. THE INSTALLATION OF A SELCTOR CHANNEL OR OTHER I/O DEVICE CONTROLLER IN THE M80 CPU CHASSIS REDUCES THE MAXIMUM MEMORY SIZE BY 16K BYTES (ONE MSU) FOR EACH SLOT USED!
3. ONLY ONE SELECTOR CHANNEL MAY BE CONFIGURED IN THE MODEL 80 PROCESSOR CHASSIS.

Figure 1. Backpanel Modifications
(Continued)

3.2 Cabling

The cabling necessary for the SELCH depends on the system's physical configuration. When the SELCH Bus does not extend outside the chassis, no cabling is required. When the SELCH Bus must be extended to another chassis, a number of cable configurations can be used. See Figure 2. Care should be taken to minimize bus lengths.

See Figure 2 for a summary of cables. Refer also to User's Manual, Publication Number 29-261, for further details on system configurations.



Figure 2. Cabling

4. ADDRESS STRAPPING

The preferred address of the NS Selector Channel is X'F0'. The controller is strapped for this address at the factory. To change the address, refer to Functional Schematic 02-232M01D08. The number and letter designations shown on the schematic refer to the designations on the apparatus side of the SELCH controller board.

5. MODEL 80/85 STRAPPING

For use with the Model 80 or 85 the following options must be exercised:

1. Remove the jumper labled J located between IC 14 and 15.
2. Change the jumper, above IC 53, from (L to 1) to (L to 2).

6. INSTALLATION CHECKS

The NS SELCH is factory tested using a special high speed device. Therefore, field checks are contingent upon the user having appropriate hardware and software available with which to exercise the Selector Channel. When the SELCH is used with Model 80 or 85, insure that the strap options on the SELCH have been made according to Section 5.

M70-103
NS SELECTOR CHANNEL
MAINTENANCE SPECIFICATION

1. INTRODUCTION

The 02-232M01 NS Selector Channel (SELCH) (Product Number M70-103) is a Direct Memory Access port (DMA) which provides block data transfer between a device controller and memory. Once initiated, the transfer is independent of the Processor. The Processor sets up the device controller, loads the SELCH with the starting and final addresses of the memory block, specifies the type of operation (Read or Write), and issues a GO Command. The SELCH then handles the transfer without further direction by the Processor.

The NS Selector Channel is complete on one printed circuit board and occupies one slot in a system chassis. The SELCH provides the drivers, receivers and termination resistors for the private SELCH Bus. This bus originates at Connector One (1) of the SELCH slot and extends to each lower numbered slot in the system chassis on the Connector One (1) side only. The private SELCH Bus can be extended to other chassis, as required. For installation information, refer to Installation Specification 02-232M01A20.

2. SCOPE

This specification describes the operation of the SELCH in its various modes; Setup, Memory Read, Memory Write, and Termination. Where necessary, this specification references the Multiplexor Channel Bus and Memory Bus operations. These buses are described in detail in the User's Manual, Publication Number 29-261.

3. BLOCK DIAGRAM ANALYSIS

Refer to the SELCH block diagram on Sheet 7 of Functional Schematic 02-232M01D08, and the SELCH Flow Chart, Figure 1, during the following analysis. Before initiating a data transfer via the SELCH, the device controller and the SELCH must be set up. The setup procedure is implemented by the Processor via the Multiplexor Bus (MPX-Bus). When the SELCH is in the Idle mode, the MPX-Bus is tied directly to the private SELCH Bus through the SELCH. This allows the Processor to communicate directly with any device on the private SELCH Bus.

To prepare the SELCH for data transfer, the Address Register (AR) and Auxiliary Address Register (AAR) must be loaded with the starting address in memory where the transfer is to begin, and the Final Address Register (FAR) must be loaded with the address of the last memory location to be accessed. These registers are loaded from the eight least significant Data Lines D080:150 by four consecutive Data Availables (DAs) from the Processor. The first two Data Availables simultaneously load the AR and AAR, which are 16-bit incrementing registers. The AR is incremented, by two, after each halfword is transferred to/from memory, and the AAR is incremented, by one, with each byte transferred to/from the device. Data transfer is terminated when the AAR is equal to the FAR or when the AAR increments past its maximum value, X'FFFF'.

Data transfer is begun by the Processor issuing a GO Command to the SELCH. Transfer to/from the device is now independent of the Processor. The GO Command also prevents communication between the Processor and any device on the private SELCH Bus until the transfer is terminated and the SELCH is addressed.

Data transfer is controlled in the Move Data circuit by inspection of the four least significant bits of the Status Byte presented by the active device on the private SELCH Bus. When any one of the three least significant bits are set, (EX, EOM, or DU), the transfer is terminated. Bit-12 (Busy) regulates the rate of data transfer. In the Memory Read mode, the actual data transfer begins with a memory request, REQ0 active, as soon as a GO Command is issued. When the memory request is serviced by the Processor, the SELCH Memory Bus Control circuit activates Select (SEL), which gates the contents of the Address Register (AR) onto the Memory Address Bus, and gates a halfword of data from memory into the Data Register (DR). At the termination of the memory transfer, the data is loaded from the DR to the Data Buffer (DB) and the AR is incremented.

NOTE

Unless the SELCH has dropped REQ0 in time to remain selected during the next memory cycle, the SELCH is deselected by the rising edge of Inhibit (INH0) after the halfword has been transferred.



Figure 1. Flow Chart

Once the DB is loaded, data transfer to the device over Private Data Lines PD000:150 is initiated and, when applicable, a request is made to fetch the next halfword from memory. This cycle continues until either a match is detected between the contents of the Auxiliary Address Register and contents of the Final Address Register, or until the transfer is aborted due to an error condition.

In the Memory Write mode, the data transfer sequence described previously for Memory Read mode is reversed. That is, two bytes of data are loaded into the DR from the device prior to a memory request and the data flow is from the device to the DR, DR to the DB, and finally into memory.

The Branch Gate circuit and the Move Data circuit control the flow of data between memory and the device. The Branch Gate supervises the overall data flow, while the Move Data circuit performs the handshaking between the SELCH and the active device on the private SELCH Bus.

Upon termination of the data transfer, the program is notified via an interrupt and by the inactive state of the SELCH Busy flip-flop which is presented to the program as Bit-12 of the SELCH Status Byte.

Selector Channel Status and Command Byte Data is shown on Table 1.

TABLE 1. SELECTOR CHANNEL STATUS AND COMMAND BYTE DATA

BIT NUMBER	0	1	2	3	4	5	6	7
STATUS BYTE					BSY			
COMMAND BYTE			READ	GO	STOP			

BSY — When this bit is set, a one shot generates the EBS1 pulse to start the appropriate SELCH operation. When this bit is cleared an interrupt is generated.

READ — This command, Bit-2, sets the Memory Write (WT) flip-flop. The controller on the SELCH Bus is setup for a device Read operation.

GO — This command, Bit-3, clears the MSC flip-flop and sets the BSY flip-flop to initiate the Data Transfer mode.

STOP — This command, Bit-4, from the Processor clears the BSY flip-flop and initializes the Load/Unload Sequencer. During the Data Transfer mode, execution of the command is delayed until the end of a memory cycle, if one is in progress.

4. FUNCTIONAL DIAGRAM ANALYSIS

4.1 Introduction

This section relates to Functional Schematic 02-232M01D08, Sheets 1 through 6. Note that in INTERDATA functional schematics, the last character in the mnemonic symbol designates the logic level when the signal is active. For example; D080 is Data Line Number 8 (D08). The last character (0) inidicates that when D080 is active, the line is at a logical Zero level.

4.2 SELCH Control Circuit

In the Idle mode, the SELCH Address (2M8), Busy (3F3), and Multiplexor-SELCH (MSC) (3FA) flip-flops are reset and the private SELCH Bus is tied directly to the Multiplexor Bus. This allows the Processor to communicate, via the Multiplexor Bus, with any device on the private SELCH Bus.

To communicate with the SELCH, it must first be addressed. The SELCH Address (X'F0' preferred) is placed on Data Lines D080:150 (1A3-8) and the Address control line is activated (ADRS0)(4B8). The SELCH Address is decoded by the four input NAND gate (1F4) and the Address flip-flop is set (2M8). The set output from the Address flip-flop (AD1)(2J7), when active, prevents the control signals on the MPX-Bus from passing onto the private SELCH Bus by holding the Control Line Gate inactive (CLG1) (1B2). Capacitors C33 and C34 (4D8) delay the propagation of the Private Address control line (PADRS0) (4F9) to the SELCH Bus, so that when the SELCH is being addressed PADRS0 does not become active. This delay allows the SELCH to be addressed without resetting the Address flip-flop of the active device on the private SELCH Bus.

The simultaneous loading of the Address Register (AR) and Auxiliary Address Register (AAR), and the loading of the Final Address Register (FAR) is accomplished by four consecutive Data Availables (DAs) from the Processor. The Load/Unload Sequencer (2L2) controls the loading of these registers (AR, AAR, and FAR) and the unloading of the AAR. The sequencer is set to its initial state by the termination of the last data transfer, a Stop Command, or a System Clear (SCLR0)(4MS) so that the first DA, through Data Available Gate (DAG0)(2L4), will activate Load Address Register High (LARH0)(2S2).

LARH0 gates Data Lines DA081:151 (1D3-8) into the eight most significant bits of the AR and AAR. The rising edge of the first and each successive Data Available Gate (DAG0)(2L4) increments the sequencer and allows the next DA to activate the next load line. The second DA loads the eight least significant bits of these registers. The third and fourth DAs will then load the Final Address Register in the same order. The contents of the AAR may be inspected, via the program, by issuing two Data Requests (DR) to the SELCH whenever the Load/Unload Sequencer is in its initial state. (e.g., Upon termination of a SELCH transfer, sequencer initialized, the FAR may be inspected to determine if the entire block of data had been transferred.)

If a Memory Write operation is desired, an Output Command with Bit-10 set must be issued to set the Write flip-flop (3F5). Since the Write flip-flop is reset by the Data Available/Request Gate (DARG1)(2L5) whenever a DA or DR is sent to the SELCH (setup procedure), no command is necessary to initiate a Memory Read operation.

Data transfer commences with a GO Command from the Processor, which is an Output Command with Bit-11 set. The GO Command sets both the Busy (3F3) and MSC (3F4) flip-flops. The setting of the Busy flip-flop causes an End of Busy Set pulse (EBS1) (3H4) to be generated. This pulse is generated from the falling edge of BSY0 (3F3), and is used by the Branch Gate circuit to initiate the transfer cycle. The Busy latch circuit remains set until the Selector Channel detects the termination of transfer and its state is presented to the program via Bit-12 of the Sense Status Byte.

The MSC flip-flop is reset by SCLR0A or by addressing the SELCH, Set Gate active (SGAD1)(2L9), when the Busy flip-flop is reset. The resetting of the MSC flip-flop, MSC0 active, clears any pending interrupt in the Selector Channel.

Information is steered from the SELCH to both the Data Lines D080:150 (1B4-9) and the Private Data Lines PD080:150 (1S4-9) by the proper gating of four each, four-to-one line multiplexors (Sheet 1). For example; with the SELCH idle, Busy reset, all Data Lines are tied directly to the Private Data Lines in both directions.

4.3 Memory Bus Control Circuit

Memory Bus Control timing relationships are shown in Figure 2. A SELCH request for memory is started by activating Set Request (SREQ0)(3S4). SREQ0 is activated by the Branch Gate circuit (3M8) when either the SELCH has received a halfword of data from the device or, in the Memory Read mode, whenever the Memory Data Register is available to accept the next halfword.

SREQ0 is applied to the direct set input of the Request flip-flop (REQ)(4L5) which sets the flip-flop and sends REQ0 to the Processor. When REQ0 is received, the Processor generates Enable (EN0). EN0, on the first DMA device, is jumpered to Accept (ACT0) which generates the daisy chain priority loop through all DMAs in the system. The daisy chain begins at the highest priority DMA as EN0, and propagates to the lower priority DMAs as Transmit Accept (TAC0) until it is captured by the first DMA requesting a memory cycle. When the REQ flip-flop is set and ACT0 (EN0) is active, the ACT0/TAC0 contention circuit (4H2) blocks the propagation of TAC0, and provide highs on the J input to the SEL flip-flop and the K input to the REQ flip-flop. Thus, on the rising edge of EN0, the Select flip-flop becomes set and the Request flip-flop is reset. When the SELCH REQ flip-flop is reset and ACT0 (EN0) is active, the ACT0 signal is propagated as TAC0 to the DMA with a lower priority.

The trailing edge of Inhibit (INH0) (4H5), from the Processor, indicates the end of the memory cycle. This edge, unless the SELCH has dropped REQ0 in time to remain selected during the next cycle, causes the SEL flip-flop to reset. Two pulses, End of Memory Transfer (EMX0) (4M7) and Inhibit (INH0P) (4M2), are generated by the leading and trailing edges of INH0 respectively. EMX0 is used by the Branch Gate circuit to indicate the end of the memory transfer. The Address Register is toggled by the AND function of SEU and INH1.

In the Memory Read mode, the Memory Data Register (MDR) is cleared by Clear Data Register (CDR0) (4R2) which is generated by the trailing edge of REQ1. Write Not (WT0A) (3F5) is ANDed with SEL1 to form Enable Memory Data Read (ENMDR1) (4R6), which gates the contents of the MDR onto the Memory Data Lines MD000:150 (Sheet 6) for the restore portion of the memory cycle. (This function is disabled when using solid state memory.) The contents of the memory location accessed is gated to the direct set inputs of the MDR by Enable Memory Strobe (ENMS1) (4R4). This function is WT·SEL·INH for use with core memory and WT·SEL·INH when using solid state memory (4R4).

When writing to memory, the contents of the Data Buffer is gated onto Memory Data Lines MD000:150 (Sheet 6) by Enable Memory Data Write (ENMDW1)(4R3), when selected. A Memory Write operation is indicated to the Processor by activating WRT0A (4S3).



Figure 2. Memory Bus Control Timing Diagram

4.4 Address Register and Auxiliary Address Register.

The Address Register (AR) and Auxiliary Address Register (AAR) (Sheet 5) each consist of four, four-bit counters. These registers are loaded simultaneously by the Processor from Data Lines D080:150 (1A3-8), under control of the Load/Unload Sequencer (as discussed in Section 4.2), with the starting address from which the block transfer is to begin. The contents of the AR (Sheet 5) is gated onto Memory Address Lines MA000:140 (5R1-8) whenever the SELCH is selected, SEL flip-flop set. The AR is incremented with each memory transfer by Select·Inhibit (SINH0) (4K8). The AAR (Sheet 5) keeps track of the transfer between the SELCH and the device. This register is incremented, by one, for each byte of data transferred by Toggle Auxiliary Address Register (TAAR0) (3M1). When the transfer is in the Half-word mode, TAAR0 is generated twice for each transfer. The outputs of the AAR are used by the Match circuit to determine the end of the data block. Its contents may be examined, via the program, by issuing two consecutive DRs to the SELCH when the sequencer is initialized. In addition, AAR151 is used in the Byte Transfer mode to determine whether the byte being transferred is odd or even, for byte steering. Carry Out from the most significant stage of the AAR (CO0) (541) terminates the transfer, clear Busy, when a transfer is attempted past the maximum memory address. This feature prevents 'wrap-around' in memory.

4.5 Final Address Register

The Final Address Register (FAR) is implemented by four quad latches (Sheet 5). This register, like AR and AAR, is loaded by the Processor under control of the Load/Unload Sequencer. The outputs of this register are used exclusively by the Match circuit to determine when the final address of the transfer is reached.

4.6 Memory Data Register and Data Buffer

The Memory Data Register (MDR)(Sheet 6) is a16-bit register composed of 16 edge triggered JK flip-flops. In the Memory Read mode, the MDR is first cleared by Clear Data Register (CDR0) (4R2) and then direct set by each active bit on Memory Strobed Data Lines MS000:150 (Sheet 6). During a Memory Write, the data, in double rail format, present at the J and K inputs to the MDR, is toggled into the flip-flops on the trailing edge of either Load Data Register High (LDRH0)(649) or Load Data Register Low (LDRL0)(6J9).

As soon as the MDR is loaded, if the Data Buffer (DB) is empty (as determined by the inactive state of the Buffer Active flip-flop)(3H1), the MDR contents are loaded into the DB (Sheet 6) by Load Data Buffer (LDB1)(357). Information present in the DB is, in turn, either written into memory via Memory Data Lines MD000:150 or sent to the device on Private Data Lines PD000:150.

4.7 Data Transfer Circuit

Refer to Figure 3 for Memory Read timing diagrams and Figure 4 for Memory Write timing diagrams. The Memory Read timing diagram shows the timing of a three byte transfer, in the Byte mode, of 2,000,000 bytes/second. Figure 4 shows a transfer of two halfwords, in the Halfword mode, to a slower device.



Figure 3. Memory Read (Byte Mode)



Figure 4. Memory Write (Halfword I/O Mode)

A GO Command to the Selector Channel sets the Busy flip-flop which generates the End of Busy Set pulse (EBS1)(3K8).

In the Memory Read mode, EBS1 is decoded by the Branch Gate circuit and SREQ0 is generated. Thus, a request for memory is initiated. When the halfword of data is present in the MDR, the End of Memory Transfer pulse (EMX1)(4R6) becomes active and the Branch Gate circuit once again requests memory and generates Set Status Transfer (SSX0)(3S5) and Load Data Buffer (LDB1) (3S7). These signals initiate the transfer to the device and load the Data Buffer (DB) respectively.

SSX0 sets the Status Request flip-flop (3F6) which activates the Private Status Request control line (PSR0)(3G6) to the active device on the private SELCH Bus. This Status Request examines the four least significant bits of the Status Byte. If any of the three least significant bits (EX, EOM, or DU) are set, the transfer is terminated by resetting the Busy flip-flop (3F3). The assumption is made that each of these status bits remain reset for the remainder of this discussion. With Bit-12 (Busy) of the Status Byte reset, the Data Transfer flip-flop becomes set (3F7). Data Transfer (DX0)(3E1) inhibits the generation of PSR0, which causes Private Sync (PSYN1)(4B4) from the device to become inactive. This enables Engage to go high (ENG1)(3D8), which allows the Private Data Available control line (PDA0)(3H5) to become active. The Private Data Available/Request signal (PDAR1)(3H5), generated whenever a Private Data Available (PAD0) or Private Data Request (PDR0) signal is active, will then clear the Status Request flip-flop. Upon receipt of Sync from the device, PSYN1 active, the Data Transfer flip-flop becomes reset and ENG1 goes low, disabling PAD0. When the Sync is removed by the device, an 80 nanosecond End of Data Transfer pulse is generated (EDX0) (3J8) which increments the Auxiliary Address Register and is used by the Branch Gate circuit to generate a function in accordance with the truth table for EDX on Sheet 3. This cycle continues until termination of the transfer is detected.

In the Memory Write mode, WT1 active (3F5), EBS1 is used to generate SSX0, and the Branch Gate circuit directs the loading of a halfword of data into the DB before a memory request is made. The transfer of data from the device is the same as described in the Memory Read mode, except that ENG1 is used to generate the Private Data Request control line (PDR0)(3H5) rather than PDA0. Data from the device is loaded into the MDR on the trailing edge of either Load Data Register High (LDRH0)(2R2) or Load Data Register Low (LDRL0)(2R2), depending on which eight bits are being loaded. In the Halfword Transfer mode, both LDRH0 and LDRL0 are generated simultaneously. With WT1 active, the generation of EDX1 is delayed by activating the clear input to the one-shot (3H8) when the Buffer Active flip-flop is set (BACT1)(3H1), if either the transfer to the device is on an odd boundary or when a Match is detected (MCH0)(5J2). This prevents the reloading of the Data Buffer (DB) before the last halfword has been written into memory.

4.8 RACK0/TACK0 Contention Circuit

The Selector Channel directs the propagation of the Acknowledge signal to lower priority devices on the Multiplexor Channel Bus as well as devices on the private SELCH Bus. If the Selector Channel Attention flip-flop (4B4) is set, the SELCH captures the Receive Acknowledge signal (RACK0) (4B3), place its device address on the Data Lines and return Sync to the Processor, Attention Sync (ATSYN0)(4F4) active. If the Attention flip-flop is reset, RACK0 is propagated as either Private Transmit Acknowledge (PTACK0)(4F2) or Transmit Acknowledge (TACK0)(4F3). Since devices on the private SELCH Bus have a higher interrupt priority than devices below the SELCH on the MPX Bus; if the Private Attention Test line is active (PATN0) (4B1), PTACK0 is generated rather than TACK0. Note that when MSC0 is high (3F4), PATN0 is disabled so that a device on the private SELCH Bus may not interrupt the Processor while the SELCH is active.

5. MAINTENANCE, TROUBLE SHOOTING, AND TEST

Before attempting any maintenance or testing, insure that the necessary back panel modifications and SELCH board option strapping have been made in accordance with the NS Selector Channel Installation Specification 02-232M01A20.

To insure a 2,000,000 Byte/second transfer rate in the Byte Transfer Mode, it is necessary to limit the maximum delay between PDA0, PDR0, and PSR0 and the return of Sync from the device (PSYN0), to 30 nanoseconds. In addition, the device must be ready for the next byte of data, Busy Status Bit reset, whenever a Status Request is made. Field testing of this device is contingent upon the user having appropriate software and hardware available with which to exercise the Selector Channel. There are no adjustments associated with this device. Do not install Terminator Boards 35-433 or 35-434 on the SELCH bus if a transfer rate of 2,000,000 Bytes/second is to be maintained in the Byte (8 Bit) Mode. The SELCH Bus should be contained on a single 15 inch chassis if no terminators are used.

6. MNEMONICS

The following list provides a brief description of each mnemonic found in the SELCH. The source of each signal on Functional Schematic 02-232M01D08 is also provided.

MNEMONIC	MEANING	SCHEMATIC LOCATION
AAR001:151	Outputs of the Auxiliary Address Register	5F1-5F9
ACT0	Accept - Request for memory accepted by Processor	4H1
AD1	Address - Active when SELCH is addressed	2K7
ADRS0	Address control line from MPX-Bus	4B8
AG081:151	Address Gated Lines - Output of Address Strap	1E3 - 1E8
ATN0	Attention - Attention to Processor	4F1
ATSYN	Attention Sync - Generated by an Acknowledge Attention from Processor	4F4
BACT1	Buffer Active - Indicates that valid data is present in the DB	3H1
BSY	Busy - Indicates a data transfer is in progress	3F3
CDR0	Clear Data Register - Clears MDR prior to loading from MS000:150	4R2
CBSY0	Clear Busy - Terminates transfer when a match is detected	3M3
CL070	Control Line 7 - Control Line from MPX-Bus	4B6
CLG1	Control Line Gate - Gates Private Control Lines	1C2

MNEMONIC	MEANING	SCHEMATIC LOCATION
CLUS0	Clear Load/Unload Sequencer - Clears Sequencer	3S2
CMD0	Command Control Line from MPX-Bus	4B8
CMG	Command Gated by AD1	2S7
CO0	Carry Out of the AAR - Prevents Memory 'Wrap-around'	5A1
D000:150	Data Lines from MPX-Bus	1A3 - 1A8 2A1 - 2A8
DA0	Data Available Control Line from MPX-Bus	4B7
DLG0	Data Line Gate - Gates Data Lines and Private Data Lines	1R2 - 1D3
DB001:151	Outputs of Data Buffer	6G2 - 6G9 6R2 - 6R9
DR0	Data Request Control Line from MPX-Bus	4B7
DRG0	Data Request Gated by AD1	2L5
DX	Data Transfer flip-flop	3F8
EBS1	End of Busy Set - Signals the start of a SELCH transfer	3J4
EDX1	End of Data Transfer - Signals the end of a device transfer	3J8
EMX1	End of Memory Transfer - Signals the end of a memory transfer	4R7
EN0	Enable from Memory Bus	4H2
ENG1	Engage - Gates either PDS0 or PDR0	3D8
ENMDR1	Enable Memory Data Register Read - Gates contents of MDR to MD000:150	4R6
ENMDW1	Enable Memory Data Register Write - Gates contents of DB to MD000:150	4R3
ENMS1	Enable Memory Strobe - Gates contents of MS000:150 to MDR	4R4
HW0	Halfword Control Line from MPX-Bus	1D2
INH0	Inhibit from Memory Bus	4H5
LARH0	Load Address Register High - Loads AAR and AR, Bits 00:07	2R2
LARL0	Load Address Register Low - Lards AAR and AR, Bits 08:15	2R2
LDB1	Load Data Buffer - Load contents of MDR to DB	3S2
LDRH0	Load Data Register High - Loads MDR Bits 00:07	3F8
LDRL0	Load Data Register Low - Loads MDR Bits 08:15	3H9
LFRH0	Load Final Address Register High - Loads FAR Bits 00:07	2S3
LFRL0	Load Final Address Register Low - Loads FAR Bits 08:15	2S3
MA000:140	Memory Address Lines to Memory Bus	5R1 - 5R8
MCH1	Match - Indicates a match between AAR and FAR	5J6

MNEMONIC	MEANING	SCHEMATIC LOCATION
MD000:150	Memory Data Lines to Memory Bus	6G1 - 6G8 6R1 - 6R8
MS000:150	Memory Strobed Data Lines from Memory Bus	6A1 - 6A8 6H1 - 6H8
MSC0	Multiplexor SELCH Control flip-flop	3F4
PADRS0	Private Address Control Line to SELCH Bus	4F8
PATN0	Private Attention from SELCH Bus	4B1
PCL070	Private Control Line 7 to SELCH Bus	4R6
PCMD0	Private Command Control Line to SELCH Bus	4F8
PD000:150	Private Data Lines - SELCH Bus	2F1 - 2F8 1S3 - 1S9
PDA0	Private Data Available Control Line to SELCH Bus	3H5
PHW0	Private Halfword Control Line from SELCH Bus	1A1
PSR0	Private Status Request Control Line to SELCH Bus	3H6
PSYN0	Private Sync from SELCH Bus	4B5
PTACK0	Private Transmit Acknowledge to SELCH Bus	4F2
RACK0	Receive Acknowledge from MPX-Bus	4B5
RBA0	Reset Buffer Active - Resets Buffer Active flip-flop	3M2
REQ0	Request - Request for memory cycle to Memory Bus	4R5
SCLR0	System Clear - Initialize Signal	4H4
SGAD1	Set Gate - Sets Address flip-flop	2LR
SR0	Status Request Control line from MPX-Bus	4B6
SREQ0	Set Request - Initiates a request for memory	3S4
SSX0	Set Status Transfer - Sets the Status Request flip-flop	3S5
SX	Status Transfer - Status Request flip-flop	3F6
SYN0	Sync to MPX-Bus	2S5
TAC0	Transmit Accept - To lower priority DMAs	4R1
TACK0	Transmit Acknowledge - To lower priority devices on MPX Bus	4F3
TAAR0	Toggle Auxiliary Address Register - Increments AAR	3M1
TAR0	Toggle Address Register - Increments AR	4S7
UAAH0	Unload Auxiliary Address Register High - Unloads AAR Bits 00:07	2R4
UAARL0	Unload Auxiliary Address Register Low - Unloads AAR Bits 08:15	2R4
WT	Write flip-flop	3F5
WRT0A	Write to Memory Bus, when selected	4R3

POWER SYSTEM

MODEL 80
POWER SYSTEM

1. MODEL 80 CONFIGURATION

The minimum Model 80 System configuration consists of one card file and two power supplies. The two power supplies of the minimum system are one 34-014 memory power supply and one 34-015 system power supply (Product Number M49-022). Figure 1 shows the physical configuration of the basic system.



Figure 1. Typical Model 80 Configuration

2. SYSTEM VOLTAGES

Model 80 systems require five system voltages. They are:

MNEMONIC	VOLTAGE	SOURCE POWER SUPPLY
P5	+5.1V	34-015
P15	+15.4V	34-015
N15	-15.0V	34-015
P22	21.0V	34-014
P5S	+5.1V	34-014

Other voltages locally generated for peripherals or memory circuits are not considered system voltages and are not covered here.

3. 34-015 SYSTEM POWER SUPPLY

In the basic configuration this supply provides P5, P15 and N15 for the Processor and the first expansion chassis. Additional 34-015 or 34-012 power supplies are used to power additional expansions. Generally, one 34-015 supply powers two card files. In some applications one supply may power only one card file.

All three outputs (P5, P15 and N15) are short circuit protected, overvoltage protected and regulated to ±1% when normally loaded.

The schematic drawing number for this power supply is 34-015D08.

4. 34-014 MEMORY POWER SUPPLY

The 34-014 memory power supply provides P22 and P5S for the series six memories. Series six memories require continuous power to maintain stored information. Therefore, when the power switch on the Display Console is turned to the OFF position, line voltage to the memory power supply is not removed and power to the memory (P22 and P5S) is maintained preventing loss of stored information.

In the event primary power fails, a battery back up system is built into the 34-014 power supply which prevents loss of stored information for 20 minutes or more. It should be noted that the only normal way to turn off the outputs of this supply is to turn off the memory power switch.

4.1 Modes

The 34-014 memory power supply has two modes of operation; normal and standby. In the normal mode, the P22 and P5S outputs provide a steady +22 volts and +5 volts at output currents up to 7 amperes and 5 amperes respectively. The normal mode provides enough power to operate the memory at its maximum speed.

In the standby mode, the memory requires only enough power to prevent loss of stored information. The P22 load is approximately 50 milliamperes. The P5S output pulsates in the standby mode. It provides a 5 volt output every 2 milliseconds. The width of the P5S pulses is approximately 20 microseconds, however, the rise times are approximately 50 microseconds. The reason for switching the output voltage off when not needed is to conserve power when the standby mode is powered from battery.

A signal from the Processor (SCLR0) determines which mode the power supply shall operate in. A low SCLR0 (grounded) causes standby mode and a high SCLR0 (+5V) causes normal mode. Note that standby mode may be required by the Processor even though primary power has not failed. However, all primary power failures result in standby mode and battery operation. Refer to Functional Schematic 34-014D08.

Standby mode (SCLR0 low) occurs:

1. When primary power fails.
2. When powering down with console power switch.
3. When initializing the Model 80 System with console initialize switch.

4.2 Block Diagram

Figure 2 shows a simplified circuit diagram of the 34-014 power supply. It consists of three regulators; P22 regulator, P5S regulator, and battery charger. The P22 and P5S regulators receive DC from either the normal line through T1 or the battery system through the inverter. The battery charger is powered from either the normal line or a separate input line that could be an uninterruptable power source. The inverter always runs so that if the line fails no signaling is necessary to start it. However, the power which the inverter is capable of delivering is limited to that required of the standby mode only. Overloads cause the outputs to go out of regulation. Only the normal line through T1 is capable of delivering enough power to run in normal mode.

Since memory power (P5S and P22) is not turned off during normal power down intervals an independent "Memory Power Switch" (S1 on block diagram) allows memory power to be turned off to make repairs.

CAUTION

Caution should be exercised to insure that this switch is in the OFF position before removing memory boards or cables.

The P5S output is controlled by the timing circuit which causes the P5S output to pulsate when directed to do so by a grounded SCLR0 input signal.

The interlock monitors the line to the 34-014 supply and shorts the C1 and C1A lines together when the normal line is present. If the normal line is not present, the C1 and C1A lines become disconnected and shut down the normal Model 80 System power.



Figure 2. 34-014 Power Supply Functional Block Diagram

4.3 Memory Power Switch

The memory power switch is located on the front panel of the 34-014 power supply (normally mounted on the rear uprights of the Model 80 enclosure). This switch is normally left in the ON position since turning this switch off would remove power to the memory causing stored information to be lost. However, there are times when power must be removed from the memory (e.g., making repairs). The memory power switch provides the only normal means of removing power from the memory.

In addition to removing power from the memory, the memory power switch also disconnects the battery from its load. Therefore, this switch is always off when the system is stored, shipped or even temporarily disconnected from any primary power source. This prevents unnecessary discharge of the batteries.

4.4 24-043 and 24-043F01 Batteries

A standard system may have as battery backup a 24-043 battery or one or more 24-043F01 batteries. The 24-043 battery is internal to the 34-014 power supply, and is capable of holding standby mode for up to 30 minutes. The 24-043F01 batteries are larger and are located in a battery compartment at the bottom of the standard equipment enclosure. Eighteen hours of standby mode can be expected for each 34-043F01 battery installed. If more than one 34-043F01 battery is installed, only a simple parallel battery connection is required. If 34-043F01 batteries are equipped, the internal battery is not equipped.

Battery Maintenance - The only maintenance required for the 24-043 batteries is to maintain proper charge. An annual replacement is recommended to maintain reliable back-up power.

4.5 Battery Connection

When the internal battery (24-043) is equipped, TB4-7 must be jumpered to TB4-8 on the 34-014 power supply. If one or more external batteries (24-043F01) are equipped, do not jumper TB4-7 to TB4-8. Connect the + and - terminals of the batteries to TB4-7 and TB4-9 respectively. An External Battery Kit (39-019) is available. The kit is complete and includes 24-043F01 battery, mounting hardware, and cable. Additional jumpering is required by the power supply when 24-043F01 batteries are equipped. See Section 4.6 and External Battery Kit Drawing 39-019C20.

4.6 Battery Charger

The 34-014 power supply provides battery charging. However, proper jumpering of the charger is required to match its characteristics to the battery selected by the customer. The jumpering is performed on the upper plug-in circuit card which is accessed by removing the front cover plate of the 34-014 power supply.

The options and required jumpering are:

BATTERY TYPE	JUMPER	JUMPERS CHARGE RATE
24-043	E2 to E3	.5 Amperes
24-043F01 (one or more)	E1 to E2	3.0 Amperes

4.7 AC Backup

If AC backup power is required instead of battery backup, the 34-014 need only to be connected to the AC source. The supply is designed to accept 115/230 VAC, 50/60Hz directly. A wide amplitude tolerance of +20-30% is acceptable on the AC backup input.

The supply is designed to accept either AC backup or battery backup or both. Both could be used if AC backup were not constantly present, but would be applied a short time following a loss of normal line power. In this system the AC backup must be applied before the battery backup became discharged. Before applying AC backup power check for the proper jumpering of TB2 in the 34-014 power supply.

INPUT	JUMPERS
115VAC	TB2-1 to TB2-2
	TB2-3 to TB2-4
230VAC	TB2-2 to TB2-3

Backup AC is connected to TB4 as follows:

Line ——— TB4-4

Neutral —— TB4-5

Earth ——— TB4-6

4.8 Auxiliary Fan

Some system configurations require an auxiliary fan. In the event of a power failure, heat stored in the mass of the power supplies and loads causes air temperature inside the enclosure to rise rapidly because fan power to the main blowers is also lost. Since Model 80 memories lose stored information if air temperatures rise too high, an auxiliary fan (Rotron whisper fan) can be provided to prevent this loss. This fan runs under normal power conditions and also under battery operation. The fan leads connect to the fan terminal of TB4 on the 34-014 power supply.

5. POWER CONTROL

Power control circuit diagram of the Model 80 Power System is shown in Figure 3. The leads C1 and C2 are the remote on/off switch lead. However, the C1 lead returns to the 34-014 power supply where a relay contact is placed in series with it and the C1A lead. The circuit returns to the Model 80 back-panel as "C1A". The relay contact in the 34-014 power supply is an interlock which prevents power turn on of the system if the memory power supply is not supplied primary power.



SLAVING 34-015 EXPANSION SUPPLIES

Figure 3. 34-015 Power Control Circuit Diagram

A slave contact in the first or master 34-015 power supply permits slave control of the slave expansion power supply. The leads for this contact are C1R and C2R. These leads connect to the C1 and C2 leads of the slave expansion supply thereby providing the on/off function. Additional supplies would connect in the same manner.

6. 34-012 EXPANSION POWER SUPPLY

Some system configurations may have 34-012 expansion supplies. This supply provides P5, P15, and N15. Its outputs are fused rather than electronically short circuit protected. The outputs are also overvoltage protected and regulated to ±1%. The drawing number for the circuit schematic is 34-012D08.

When expanding power with 34-012 power supplies the first slave 34-012 power supply uses the C1R and C2R leads from the master 34-015 power supply. A second slave 34-012 power supply would require a 17-182 jumper cable. Slave 34-012 power supplies all slave the one contact provided by the master 34-015 power supply.



Figure 4. 34-012 Power Control Circuit Diagram

7. PRIMARY POWER REQUIREMENTS

Both the 34-014 and the 34-015 power supplies have 115VAC or 230VAC primary power options. Voltage range is ±10% in either case. Line frequency tolerance is 47 to 63Hz.

The 115/230 VAC option is selected by proper jumpering of the power supplies transformer primaries. See appropriate schematics (34-014D08 or 34-015D08) for jumpering information.

Line requirement is:

34-014	3.5 Amperes at 115VAC 1.6 Amperes at 230VAC
34-015	7.0 Amperes at 115VAC 3.5 Amperes at 230VAC
34-012	6.0 Amperes at 115VAC 3.0 Amperes at 230VAC

7.1 Procedure for Conversion from 115 to 230 Volt Operation

7.1.1 34-014 Power Supply Conversion. The 34-014 Power Supply is converted as follows:

1. Remove top cover plate.
2. Remove jumpers:

   TB1-1 to TB1-2
   TB1-3 to TB1-4
   TB2-1 to TB2-2
   TB2-3 to TB3-4

3. Add jumpers:

   TB1-2 to TB1-3
   TB2-2 to TB2-3

4. Replace fuse F1 with A B C - 5 fuse (5 Ampere fuse) (INTERDATA Part Number 24-042F02).
5. Replace cover plate.

7.1.2 34-015 Power Supply Conversion. The 34-015 Power Supply is converted as follows:

1. Remove eight screws as shown in Figure 5.
2. Remove top panel.
3. Loosen two screws as shown and swing rear panel down, TB101 is now exposed.
4. Remove jumpers:

   TB101-1 to TB101-2
   TB101-3 to TB101-4
   TB101-7 to TB101-8
   TB101-9 to TB101-10

5. Add jumpers:

   TB101-2 to TB101-3
   TB101-8 to TB101-9

6. Replace fuse F1 with A B C - 8 (8 Ampere fuse) (INTERDATA Part Number 24-042F01).
7. Replace panels and screws.

NOTE

It is important to recognize that the previous procedures convert only the 34-014 and 34-015 system power supplies. Any other supplies or devices that use primary power must be tailored to the systems requirements. Consult documentation of other products involved.



Figure 5. 34-015 Power Supply 115/230 VAC Conversion

8. SYSTEM CARD FILE FANS

Fans equipped in system card files are powered by the system power supply driving the card file. The 34-015 power supply drives the fans first two card files in the standard Model 80 configuration. Two fan connectors are supplied in the 34-015 power supplies output cable and connect to the fans via the three pin mole connector equipped on the back of each card file. The power supply, supplies 115 VAC power to the fans whether the supply is connected for either 230 VAC operation or 115 VAC operation. The power supplies power transformer steps down the 230 VAC to provide the required power to the fans.

9. ADJUSTMENTS

Several adjustments exist in the Model 80 Power System. All power system adjustments are made at the factory and should never require readjustment in the field. If readjustment becomes necessary, the recommended settings are given in the following paragraphs.

9.1 Voltage Adjustments

Mnemonic	Voltage Setting	Power Supply
P5	+5.10 volts	34-012 and 34-015
P15	+15.4 Volts	34-012 and 34-015
N15	-15.00 volts	34-012 and 34-015
P5S	+5.10 volts	34-014
P22	+21.00 volts	34-014

Voltages are always measured at the back panel when making adjustments.

9.2 Crowbar Adjustments (Overvoltage)

Crowbar	Firing Voltage	Power Supply
P5	+6.3 volts	34-015
P15	+17.0 volts	34-015
N15	-17.0 volts	34-015
P5	+6.0 volts	34-012
P15	+19.0 volts	34-012
N15	-19.0 volts	34-012
P5S	+6.3 volts	34-014
P22	+26.0 volts	34-014

All firing voltages are measured at the back panel when making adjustments. All voltage adjusting potentiometers are labeled and accessed at the front panel of the power supply.

9.3 P5S Standby Mode Timing Adjustments

A nominal timing diagram of the P5S output while in standby mode is shown in Figure 6. If the actual timing is not within ±10% of the nominal timing, readjustment is required. The adjusting potentiometers are located on the lower plug-in circuit card of the 34-014 power supply. These potentiometers are accessed by removing the cover plate on the front panel of the supply.

The P5S timing adjustment sequence is as follows:

1. Turn the Console Power Switch to the OFF position. (This places the power system in the Standby mode).
2. Adjust T (off time) first.

   Adjust Tw (width) second.
3. Adjust Td (delay) third.

Potentiometer R157 is used to adjust Td. The circuit card cover must be removed from the power supply to provide access to this potentiometer. When adjusting Td (R157) the Console Power Switch must be in the ON position. R157 is adjusted for a measured DC voltage of 10.0 volts across C107. C107 is also located on the lower circuit card of the 34-014 power supply.



T_d = 30 μsec ± 10 μsec
T_w = 20 μsec ± 2.5 μsec
T_L = 2 m sec ± .1 millisec.
T_R = 50 μsec TYP.

NOTES:

1. IF SCLRO RISING EDGE OCCURS DURING THE T_L INTERVAL, T_L SHALL RUN IT'S SPECIFIED TIME.
2. IF SCLRO RISING EDGE OCCURS DURING THE T INTERVAL, P5S SIMPLY REMAINS AT IT'S SPECIFIED LEVEL UNTIL SCLRO GOES LOW AGAIN.
3. CIRCUITRY SHALL IGNORE CONTACT BOUNCE FOR 5 m sec AFTER INITIAL TRANSITION.

Figure 6. P5S Timing Diagram

9.4 Battery Charger Adjustments

The following procedure should be used to adjust the battery charger equipped in the 34-014 power supply.

1. Disconnect battery from charger. This can be done at the battery terminals.
2. Place a 1000 ohm resistor across battery charger output.
3. Adjust voltage across the 1000 ohm resistor to 13.9 volts. This adjustment is located on the lower plug-in circuit card of the 34-014 power supply.
4. Remove the 1000 ohm resistor and reconnect battery.

10. INTERLOCK

The interlock is adjusted with a variable line transformer. Set the input voltage of the 34-014 power supply to 90 VAC. Start with R212 of the 34-014 power supply in its most clockwise position. Slowly turn R212 counter-clockwise until a short is observed between TB4-2 and TB4-3. The adjustment is then complete.

11. SHIPPING AND STORAGE

The power switch on the front panel of the 34-014 power supply should always be turned to the OFF position and the internal battery removed when the supply is shipped or stored.

MODEL 80
POWER SUPPLY
INSTALLATION SPECIFICATION

1. INTRODUCTION

This Installation Specification applies to any Model 80 Computer System which is to include one or more of the following components:

34-020 (Replaces 34-015)	50 Ampere Power Supply
New Card File	New card files are those with a fan switch mounted on their back panel as shown in Figure 1. (Old card files are shown in Figure 2.)



Figure 1. New Card File (Back Panel View)



Figure 2. Old Card File (Back Panel View)

2. PROCEDURE

Table 1 lists eight possible combinations of card file (new or old), 50 Amperes Power Supply (34-015 or 34-020), and line voltage (115 or 230 VAC). Table 1 identifies installation procedures for the various possible combinations. Figures 3, 4, 5 and installation drawings for the 39-021 Modification Kit are used in conjunction with Table 1 to describe installation procedures not covered by the Model 80 02-261A12 Power System Description.

> NOTE
>
> When powering a Model 80 Processor with new card file, the C1 lead of the 34-020 or 34-015 output cable must terminate on the Processor card files C1A terminal rather than the C1 terminal. See Figures 3 and 5.

TABLE 1. INSTALLATION PROCEDURE TABLE

Mfg. Variation	Card File	Power Supply	Line Voltage	C1-C2 Jumper (17-182)	TA-TB Terminator	Card File Modifications (Kit 39-021)	Fan Switch
M01	New	34-020	115VAC	Required if expansion supply is equipped. Supplied with Expansion card file. See Figure 3.	Required. Equipped by Manufacturing. See Figure 4.	Not required.	Set to 115 VAC
Non-Standard	Old	34-020	115VAC	Required if expansion supply is equipped. Supplied by 39-021 Kit. See Figure 3.	Required. Supplied as part of Kit 39-021F02 See Figure 4 and 39-021A12.	Card file must be modified. Use Kit 39-021F02. See Figure 4 and 39-021A12.	Does not exist
Non-Standard	New	34-015	115VAC	Not required; If expansion supply is equipped use C1R-C2R. See Figure 5.	Not required. Equipped by Manufacturing.	Not required.	Set to 115 VAC
M00	Old	34-015	115VAC	Not required; If expansion supply is equipped use C1R-C2R. See Figure 5.	Not required. Not equipped.	Not required.	Does not exist
M01	New	34-020	230VAC	Required; If expansion supply is equipped Supplied with expansion card file. See Figure 3.	Required. Equipped by Manufacturing. See Figure 4.	Not Required.	Set to 230 VAC
Non-Standard	Old	34-020	230VAC	Required if expansion supply is equipped. Supplied by Kit 39-021 See Figure 3.	Required. Supplied as part of Kit 39-021F01 See Figure 4 and 39-021A12.	Note 1 Required. Use Kit 39-021F01 See Figure 4 and 39-021A12.	Set to 230 VAC
Non-Standard	New	34-015	230VAC	Not required; If expansion supply is equipped Use C1R-C2R See Figure 5.	Not required. Equipped by Manufacturing.	Not required.	Set to 115 VAC
M00	Old	34-015	230VAC	Not required; If expansion supply is equipped Use C1R-C2R See Figure 5.	Not required. Not equipped.	Not required.	Does not exist

Note 1:

Alternate is a new card file.

3. 39-021 CARD FILE MODIFICATION KIT

39-021 Card File Modification Kit is designed to make old card files compatible with new power supplies (34-020).

Old card files are those with no fan switch mounted on their back panels as shown in Figure 2.

Two functional variations of the 39-021 Kit are available:

The 39-021F01 Modification Kit is used by any system where a 34-020 power supply is to be fitted to an old card file. The modified card file in this instance becomes a standard.

The 39-021F02 Modification Kit is used by any system where a 34-020 power supply is to be fitted to an old card file and the line voltage for the system is 115 VAC rather than 230 VAC. The modified card file in this instance is compatible with the 34-020, but is non-standard. The 39-021F02 Modification is a simple plug/unplug type modification requiring only about 10 minutes, but is restricted to 115 VAC line installations only.



Figure 3. C1-C2 Jumper Cable (17-182 Jumper Cable)



Figure 4. TA - TB Connections



Figure 5. Power Control Using 34-015 Power Supply

DRAWINGS



INTERDATA

REVISIONS		INIT.	DATE
PRE PRODUCTION APPROVAL	DEV	JWM	1-29-73
	PROD		

NOTES

NAME	TITLE	DATE
R. MEGINLEY	DRAFT	8-2-72
J. F. FLEMING	CHK	
S. MESSINA	ENGR	
D.W. YOUNG	SYS TEST	
R.E. JONES	DIR ENG	

TITLE MODEL 80 PROCESSOR

TASK NO. 03215

DWG NO. 01-053 008

SHEET OF 1-4

BRUNING 44-231 16042

INTERDATA®

BACK PANEL MAP

CONN.	TITLE	CPU-IOU		ALU-CPU		IOU-ALU		MBC-DCS		CONN.
	BD. LOC.	07		06		05		04		
	TERM.	ROW		ROW		ROW		ROW		
	NO.	1	2	1	2	1	2	1	2	
	41	P5	GND	P5	GND	P5	GND	P5	GND	
	40	GND	GND	GND	GND	GND	GND	GND	GND	
	39	PI5	TACKO	PI5	TACKO	PI5	TACKO	PI5	P22	
	38	NI5	RACKO	NI5	RACKO	NI5	RACKO	NI5	P5S	
	37	CD141	CD151	CD141	CD151	CD141	CD151	CD141	CD151	
	36	CD121	CD131	CD121	CD131	CD121	CD131	CD121	CD131	
	35	CD101	CD111	CD101	CD111	CD101	CD111	CD101	CD111	
	34	CD081	CD091	CD081	CD091	CD081	CD091	CD081	CD091	
	33	CD061	CD071	CD061	CD071	CD061	CD071	CD061	CD071	
	32	CD041	CD051	CD041	CD051	CD041	CD051	CD041	CD051	
	31	CD021	CD031	CD021	CD031	CD021	CD031	CD021	CD031	
	30	CD001	CD011	CD001	CD011	CD001	CD011	CD001	CD011	
	29	CA140	CA150	CA140	CA150	CA140	CA150	CA140	CA150	
	28	CA120	CA130	CA120	CA130	CA120	CA130	CA120	CA130	
	27	CA100	CA110	CA100	CA110	CA100	CA110	CA100	CA110	
	26	CA080	CA090	CA080	CA090	CA080	CA090	CA080	CA090	
	25	CA060	CA070	CA060	CA070	CA060	CA070	CA060	CA070	
	24	CA040	CA050	CA040	CA050	CA040	CA050	CA040	CA050	
	23	CA020	CA030	CA020	CA030	CA020	CA030	CA020	CA030	
	22									
1	21	CA000	CA010	CA000	CA010	CA000	CA010	CA000	CA010	1
	20	CREQO	CFTCHO	CREQO	CFTCHO	CREQO	CFTCHO	CREQO	CFTCHO	
	19	CRDYO	CWRTO	CRDYO	CWRTO	CRDYO	CWRTO	CRDYO	CWRTO	
	18	A140	A150	A140	A150	A140	A150	A140	A150	
	17	A120	A130	A120	A130	A120	A130	A120	A130	
	16	A100	A110	A100	A110	A100	A110	A100	A110	
	15	A080	A090	A080	A090	A080	A090	A080	A090	
	14	A060	A070	A060	A070	A060	A070	A060	A070	
	13	A040	A050	A040	A050	A040	A05C	A040	A050	
	12	A020	A030	A020	A030	A020	A030	A020	A030	
	11	A000	A010	A000	A010	A000	A010	A000	A010	
	10	S140	S150	S140	S150	S140	S150	WRTOA	MSD000	
	09	S120	S130	S120	S130	S120	S130	MSD010	MSD020	
	08	S100	S110	S100	S110	S100	S110	MSD030	MSD040	
	07	S080	S090	S080	S090	S080	S090	MSD050	MSD060	
	06	S060	S070	S060	S070	S060	S070	MSD070	MSD080	
	05	S040	S050	S040	S050	S040	S050	MSD090	MSD100	
	04	S020	S030	S020	S030	S020	S030	MSD110	MSD120	
	03	S000	S010	S000	S010	S000	S010	MSD130	MSD140	
	02	GCC1	LCC1	GCC1	LCC1	GCC1	LCC1	MSD150	SP7	
	01	GND	GND	GND	GND	GND	GND	GND	GND	
	00	P5	GND	P5	GND	P5	GND	P5	GND	
		1	2	1	2	1	2	1	2	
	41	P5	GND	P5	GND	P5	GND	P5	GND	
	40	GND	GND	GND	GND	GND	GND	GND	GND	
	39	PI5	SCCO	PI5	SCCO	PI5	SCCO	PI5	REQO	
	38	NI5	CCC1	NI5	CCC1	NI5	CCC1	NI5	ENO	
	37	IAO	VCC1	IAO	VCC1	IAO	VCC1	IAO		
	36	IPFO	DPFO	IPFO	DPFO	IPFO	DPFO	IPFO	DPFO	
	35	B140	B150	B140	B150	B140	B150	MB020	B150	
	34	B120	B130	B120	B130	B120	B130	MB000	MB010	
	33	B100	B110	B100	B110	B100	B110	MA130	MA140	
	32	B080	B090	B080	B090	B080	B090	MA110	MA120	
	31	B060	B070	B060	B070	B060	B070	MA090	MA100	
	30	B040	B050	B040	B050	B040	B050	MA070	MA080	
	29	B020	B030	B020	B030	B020	B030	MA050	MA060	
	28	B000	B010	B000	B010	B000	B010			
	27	KSIGO	PVMDO	KSIGO	PVMDO	KSIGO	PVMDO		PVMDO	
	26	SCLRO	HWO	SCLRO	HWO	SCLRO	HWO	SCLRO		
	25	CB020	DCRO	CB020	DCRO	CB020	DCRO	CB020		
	24	CB000	CB010	CB000	CB010	CB000	CB010	CB000	CB010	
	23	SYNO	ATNOOO	SYNO	ATNOOO	SYNO	ATNOOO			
	22	RACKO	ACKO	RACKO	ACKO	RACKO	ACKO			
	21	CLO70	DAO	CLO70	DAO	CLO70	DAO			
0	20	DRO	CMDO	DRO	CMDO	DRO	CMDO			0
	19	SRO	ADRSO	SRO	ADRSO	SRO	ADRSO			
	18	D140	D150	D140	D150	D140	D150			
	17	D120	D130	D120	D130	D120	D130			
	16	D100	D110	D100	D110	D100	D110			
	15	D080	D090	D080	D090	D080	D090			
	14	D060	D070	D060	D070	D060	D070			
	13	D040	D050	D040	D050	D040	D050			
	12	D020	D030	D020	D030	D020	D030			
	11	D000	D010	D000	D010	D000	D010			
	10	PPFO	MMFO	PPFO	MMFO	PPFO	MMFO	MA030	MA040	
	09	ATNO10	ATNO30	ATNO10	ATNO30	ATNO10	ATNO30	MA020	SP5	
	08	DSPLY1	ATNO20	DSPLY1	ATNO20	DSPLY1	ATNO20	SP6	SP4	
	07	MDSLO20	MSIGO	MDSL020	MSIGO	MDSL020	MSIGO	MA010	SP3	
	06	MDSL000	MDSL010	MDSL000	MDSL010	MDSL000	MDSL010	MA000	SP2	
	05	FSLO20	FSLO30	FSL020	FSL030	FSL020	FSL030	PARO	SP1	
	04	FSL000	FSL010	FSL000	FSL010	FSL000	FSL010	INHO	P5S	
	03	STRTO	MFINO	STRTO	MFINO	STRTO	MFINO		P22	
	02	P5	P5	P5	P5	P5	P5	P5	P5	
	01	GND	GND	GND	GND	GND	GND	GND	GND	
	00	P5	GND	P5	GND	P5	GND	P5	GND	
		1	2	1	2	1	2	1	2	

CONN.	TITLE	MSU-MBC		MSU-I/O		MSU-I/O		MSU-I/O		TITLE	CONN.
	BD. LOC.	03		02		01		00		BD. LOC.	
	TERM.	ROW		ROW		ROW		ROW		TERM	
	NO.	1	2	1	2	1	2	1	2	NO.	
	41	P5	GND	P5	GND	P5	GND	P5	GND	41	
	40	GND	GND	GND	GND	GND	GND	GND	GND	40	
	39	PI5	P22	PI5	P22	PI5	P22	PI5	P22	39	
	38	NI5	P5S	NI5	P5S	NI5	P5S	NI5	P5S	38	
	37	CD141	CD151	MD150	SP8	MD150	SP8	MD150	SP8	37	
	36	CD121	CD131	MD130	MD140	MD130	MD140	MD130	MD140	36	
	35	CD101	CD111	MD110	MD120	MD110	MD120	MD110	MD120	35	
	34	CD081	CD091	MD090	MD100	MD090	MD100	MD090	MD100	34	
	33	CD061	CD071	MD070	MD080	MD070	MD080	MD070	MD080	33	
	32	CD041	CD051	MD050	MD060	MD050	MD060	MD050	MD060	32	
	31	CD021	CD031	MD030	MD040	MD030	MD040	MD030	MD040	31	
	30	CD001	CD011	MD010	MD020	MD010	MD020	MD010	MD020	30	
	29	CA140	CA150		MD000		MD000		MD000	29	
	28	CA120	CA130							28	
	27	CA100	CA110							27	
	26	CA080	CA090	SCLRO	HWO	SCLRO	HWO	SCLRO	HWO	26	
	25	CA060	CA070							25	
	24	CA040	CA050							24	
	23	CA020	CA030	SYNO	ATNO	SYNO	ATNO	SYNO	ATNO	23	
	22			RACKO	TACKO	RACKO	TACKO	RACKO	TACKO	22	
1	21	CA000	CA010	CLO70	DAO	CLO70	DAO	CLO70	DAO	21	1
	20	CREQO	CFTCHO	DRO	CMDO	DRO	CMDO	DRO	CMDO	20	
	19	CRDYO	CWRTO	SRO	ADRSO	SRO	ADRSO	SRO	ADRSO	19	
	18	A140	A150	D140	D150	D140	D150	D140	D150	18	
	17	A120	A130	D120	D130	D120	D130	D120	D130	17	
	16	A100	A110	D100	D110	D100	D110	D100	D110	16	
	15	A080	A090	D080	D090	D080	D090	D080	D090	15	
	14	A060	A070	D060	D070	D060	D070	D060	D070	14	
	13	A040	A050	D040	D050	D040	D050	D040	D050	13	
	12	A020	A030	D020	D030	D020	D030	D020	D030	12	
	11	A000	A010	D000	D010	D000	D010	D000	D010	11	
	10	WRTOA	MSD000	WRTOA	MS000	WRTOA	MS000	WRTOA	MS000	10	
	09	MSD010	MSD020	MS010	MS020	MS010	MS020	MS010	MS020	09	
	08	MSD030	MSD040	MS030	MS040	MS030	MS040	MS030	MS040	08	
	07	MSD050	MSD060	MS050	MS060	MS050	MS060	MS050	MS060	07	
	06	MSD070	MSD080	MS070	MS080	MS070	MS080	MS070	MS080	06	
	05	MSD090	MSD100	MS090	MS100	MS090	MS100	MS090	MS100	05	
	04	MSD110	MSD120	MS110	MS120	MS110	MS120	MS110	MS120	04	
	03	MSD130	MSD140	MS130	MS140	MS130	MS140	MS130	MS140	03	
	02	MSD150	SP7	MS150	SP7	MS150	SP7	MS150	SP7	02	
	01	GND	GND	GND	GND	GND	GND	GND	GND	01	
	00	P5	GND	P5	GND	P5	GND	P5	GND	00	
		1	2	1	2	1	2	1	2		
	41	P5	GND	P5	GND	P5	GND	P5	GND	41	
	40	GND	GND	GND	GND	GND	GND	GND	GND	40	
	39	PI5	REQO	PI5	REQO	PI5	REQO	PI5	REQO	39	
	38	NI5	ENO	NI5	ENO	NI5	ENO	NI5	ENO	38	
	37	IAO							TACO	37	
	36	IPFO	DPFO							36	
	35	MB020	B150							35	
	34	MB000	MB010					XRACKO		34	
	33	MA130	MA140	MA130	MA140	MA130	MA140	MA130	MA140	33	
	32	MA110	MA120	MA110	MA120	MA110	MA120	MA110	MA120	32	
	31	MA090	MA100	MA090	MA100	MA090	MA100	MA090	MA100	31	
	30	MA070	MA080	MA070	MA080	MA070	MA080	MA070	MA080	30	
	29	MA050	MA060	MA050	MA060	MA050	MA060	MA050	MA060	29	
	28			RDACKO	TDACKO	RDACKO	TDACKO	RDACKO	TDACKO	28	
	27		PVMDO	DCO	DCRO	DCO	DCRO	DCO	DCRO	27	
	26	SCLRO		SCLRO	HWO	SCLRO	HWO	SCLRO	HWO	26	
	25	CB020								25	
	24	CB000	CB010							24	
	23			SYNO	ATNO	SYNO	ATNO	SYNO	ATNO	23	
	22			RACKO	TACKO	RACKO	TACKO	RACKO	TACKO	22	
	21			CLO70	DAO	CLO70	DAO	CLO70	DAO	21	
0	20			DRO	CMDO	DRO	CMDO	DRO	CMDO	20	0
	19			SRO	ADRSO	SRO	ADRSO	SRO	ADRSO	19	
	18			D140	D150	D140	D150	D140	D150	18	
	17			D120	D130	D120	D130	D120	D130	17	
	16			D100	D110	D100	D110	D100	D110	16	
	15			D080	D090	D080	D090	D080	D090	15	
	14			D060	D070	D060	D070	D060	D070	14	
	13			D040	D050	D040	D050	D040	D050	13	
	12			D020	D030	D020	D030	D020	D030	12	
	11			D000	D010	D000	D010	D000	D010	11	
	10	MA030	MA040	MA030	MA040	MA030	MA040	MA030	MA040	10	
	09	MA020	SP5	MA020	SP5	MA020	SP5	MA020	SP5	09	
	08	SP6	SP4	SP6	SP4	SP6	SP4	SP6	SP4	08	
	07	MA010	SP3	MA010	SP3	MA010	SP3	MA010	SP3	07	
	06	MA000	SP2	MA000	SP2	MA000	SP2	MA000	SP2	06	
	05	PARO	SP1	PARO	SP1	PARO	SP1	PARO	SP1	05	
	04	INHO	P5S	INHO	P5S	INHO	P5S	INHO	P5S	04	
	03		P22		P22		P22		P22	03	
	02	P5	P5	SP7	SP8	SP7	SP8	SP7	SP8	02	
	01	GND	GND	GND	GND	GND	GND	GND	GND	01	
	00	P5	GND	P5	GND	P5	GND	P5	GND	00	
		1	2	1	2	1	2	1	2		

NOTES

NAME	TITLE	DATE
K. LAFFERTY	DRAFT	10-19-71
	CHK	
	ENGR	
	DIR ENG	

TITLE: MODEL 80 PROCESSOR

TASK NO. 03215 | ENG NO. 01-053 D08 | SHEET OF 2 4

FRONT CONNECTOR MAP

MPC (½ BD)

ROW 2	PIN NO	ROW 1

TEST POINTS

MNEMONIC	NO.
ADO	1
PRN1	2
TMB1	3
PRFL1	4
XB1	5
GND	6

CONN 2

ROW 2	PIN NO	ROW 1
GND	12	WSB1
GND	11	WSD1
GND	10	WSA1
GND	09	WSC1
GND	08	MSK30
GND	07	MSK20
GND	06	MSK00
GND	05	MSK10
GND	04	BP020
GND	03	BP010
GND	02	BP000
WEBL0	01	WCLK0
PONO	00	PRFL0

MSU (1-4 UNITS)

CONNECTOR 3

ROW 2	PIN NO	ROW 1
GND ↕	24	DL160
	23	DL140
	22	DL150
	21	DL130
	20	DL120
	19	DL100
	18	DL110
	17	DL090
	16	DL080
	15	DL070
	14	DL060
	13	DL050
	12	DL040
	11	DL030
	10	DL020
	09	DL010
	08	DL000
	07	PSS
GND	06	SROB
P15	05	P15
GND	04	P5
GND	03	P5
P24	02	P24
GND	01	P22
GND	00	P22

ROW 2	PIN NO	ROW 1
GND	24	GND
AB020	23	AB031
AB130	22	AB061
AB070	21	AB051
AB040	20	AB081
AB110	19	AB101
AB090	18	AB121
STRB20	17	STRB30
STRB00	16	STRB10
AA021B	15	AA031B
STRA00	14	STRA10
STRA20	13	STRA30
AA050	12	AA101
AA070	11	AA041
AA060	10	AA081
AA090	09	AA131
AA110	08	AA121
ENDCYL0	07	MWRT0
GND	06	FAD0
↕	05	FECLK0
	04	P3
GND	03	GR1
	02	P22
P10	01	P10
PSS	00	PSS

CONNECTOR 2

MBC

CONNECTOR 4

ROW 2	PIN NO	ROW 1
GND ↕	24	DL160
	23	DL140
	22	DL150
	21	DL130
	20	DL120
	19	DL100
	18	DL110
	17	DL090
	16	DL080
	15	DL070
	14	DL060
	13	DL050
	12	DL040
	11	DL030
	10	DL020
	09	DL010
	08	DL000
	07	PSS
GND	06	SROB
P15	05	P15
GND	04	P5
GND	03	P5
P24	02	P24
GND	01	P22
GND	00	P22

ROW 2	PIN NO	ROW 1
GND	24	GND
AB020	23	AB031
AB130	22	AB061
AB070	21	AB051
AB040	20	AB081
AB110	19	AB101
AB090	18	AB121
STRB20	17	STRB30
STRB00	16	STRB10
AA021B	15	AA031B
STRA00	14	STRA10
STRA20	13	STRA30
AA050	12	AA101
AA070	11	AA041
AA060	10	AA081
AA090	09	AA131
AA110	08	AA121
ENDCYL0	07	MWRT0
GND	06	FAD0
↕	05	FECLK0
	04	P3
GND	03	GR1
	02	P22
P10	01	P10
PSS	00	PSS

CONNECTOR 3

CONN. 2

ROW 2	PIN NO	ROW 1
GND ↕	12	WSB1
	11	WSD1
	10	WSA1
	09	WSC1
	08	MSK30
	07	MSK20
	06	MSK00
	05	MSK10
	04	BP020
	03	BP010
GND	02	BP000
WEBL0	01	WCLK0
PONO	00	PRFL0

IOU

TEST POINTS

MNEMONIC
TMG1A
KTM
GSTRT1
DSTRT1
LDBR1
ADB1
ADA1

CONNECTOR 3

ROW 2	PIN NO	ROW 1
	24	
	23	
	22	
	21	
	20	
	19	
	18	
	17	
	16	
	15	
AC1	14	LB0
AC3	13	SRG0
X1	12	SD031
X2	11	SD021
X3	10	SD011
X4	09	SD001
SD071	08	X5
LC0	07	X6
SL00	06	SSGL1
SD061	05	POFF0
SD031	04	ESN00
LA0	03	ESNC0
SD041	02	WAIT1
LD0	01	INT0
SH10	00	

ROW 2	PIN NO	ROW 1
	00	
	01	
GND	02	TN
RN	03	TOU
TP	04	RP
	05	
	06	
	07	
	08	
	09	
	10	
	11	
	12	
	13	
	14	
	15	
	16	
	17	
	18	
	19	
	20	
	21	
	22	
	23	
	24	

CONNECTOR 2

(TEST SET)

GND	24	GND
GND	23	GND
ACLK0	22	ACNT021
ACNT011	21	ACNT001
ACNT031	20	EACNT1
RSA1	19	INHACK0
ASA1	18	ASB1
GFLG1	17	CFLG1
RSBY1	16	VFLG1
LFLG1	15	INHCLB0
LDRLR0	14	STRB0
ST151	13	ST141
ST131	12	ST121
ST111	11	ST101
ST091	10	ST081
ST071	09	ST061
ST051	08	ST041
ST031	07	ST021
ST011	06	ST001
CRLR120	05	CRLR130
CRLR140	04	CRLR150
CRLR080	03	CRLR090
CRLR100	02	CRLR040
CRLR110	01	CRLR050
CRLR060	00	CRLR070

CONNECTOR 18

CONNECTOR 17

ROW 1	PIN NO	ROW 2
GND	24	
↕	23	RAG151
	22	RAG141
	21	RAG131
	20	RAG121
	19	RAG111
	18	RAG081
	17	RAG091
	16	RAG101
	15	RAG071
	14	RAG061
	13	RAG051
	12	RAG041
	11	RD281
	10	RD301
	09	RD291
	08	RD311
	07	RD241
	06	RD261
	05	RD251
	04	RD271
	03	RD201
	02	RD221
	01	RD211
GND	00	RD231

ROW 1	PIN NO	ROW 2
GND ↕	24	RD161
	23	RD171
	22	RD181
	21	RD191
	20	RD121
	19	RD131
	18	RD141
	17	RD151
	16	RD081
	15	RD091
	14	RD101
	13	RD111
	12	RD041
	11	RD051
	10	RD061
	09	RD071
	08	RD001
	07	RD011
	06	RD021
	05	RD031
	04	INHCLA0
	03	
	02	RMWP1
	01	STRB0A
GND	00	

CONNECTOR 16

ALU

ROW 1	PIN NO	ROW 2
GND	24	GND
GND	23	GND
ACLK0	22	ACNT021
ACNT011	21	ACNT001
ACNT031	20	EACNT1
RSA1	19	INHACK0
ASA1	18	ASB1
GFLG1	17	CFLG1
RSBY1	16	VFLG1
LFLG1	15	INHCLB0
LDRLR0	14	STRB0
ST151	13	ST141
ST131	12	ST121
ST111	11	ST101
ST091	10	ST081
ST071	09	ST061
ST051	08	ST041
ST031	07	ST021
ST011	06	ST001
CRLR120	05	CRLR130
CRLR140	04	CRLR150
CRLR080	03	CRLR090
CRLR100	02	CRLR040
CRLR110	01	CRLR050
CRLR060	00	CRLR070

CONNECTOR 2

FEEDTHRU BETWEEN CPU-ALU

PIN NO	CONN C
106	BLCH140
105	BLCH120
104	BLCH150
103	BLCH130
102	PSW150
101	PSW140
100	PSW120
99	BLCH080
98	BLCH100
97	BLCH090
96	BLCH110
95	ALCH140
94	ALCH120
93	ALCH130
92	ALCH150
91	ALCH100
90	ALCH080
89	ALCH110
88	ALCH090
87	ALCH040
86	ALCH060
85	ALCH070
84	ALCH050
83	ALCH020
82	ALCH000
81	ALCH030
80	ALCH010
79	BLCH000
78	BLCH020
77	BLCH030
76	GND
75	BLCH010
74	BLCH040
73	BLCH060
72	BLCH070
71	BLCH050
70	CRLR120
69	CRLR130
68	CRLR140
67	CRLR150
66	CRLR080
65	CRLR090
64	CRLR100

PIN NO	CONN C
63	NOT AVAIL
62	CRLR040
61	CRLR110
60	CRLR050
59	CRLR060
58	CRLR070
57	RAG151
56	RAG141
55	RAG131
54	RAG121
53	RAG111
52	RAG081
51	RAG091
50	RAG101
49	RA071
48	RAG061
47	RAG051
46	RAG041
45	RD161
44	RD171
43	RD181
42	RD191
41	RD121
40	RD131
39	RD141
38	RD151
37	RD081
36	RD091
35	RD101
34	RD111
33	RD041
32	RD051
31	RD061
30	RD071
29	RD001
28	RD011
27	RD021
26	RD031
25	GND
24	RD281
23	RD291
22	RD301
21	RD311
20	RD241
19	RD251
18	RD261
17	RD271
16	RD201
15	RD211
14	RD221
13	RD231
12	GND
11	STRB0
10	LDRLR0
09	INHCLB0
08	NOT USED
07	NOT USED
06	RS001
05	GND
04	GND
03	GND
02	GND
01	GND
00	NOT USED

PIN NO	CONN D
48	ST151
47	ST141
46	ST121
45	ST001
44	ST011
43	ST101
42	ST111
41	NOT USED
40	ST131
39	ST081
38	ST061
37	ST071
36	ST091
35	ST041
34	ST021
33	ST031
32	GND
31	ST051
30	RGL0
29	RGH0

PIN NO	CONN D
28	BSEL001
27	ASEL001
26	ASEL000
25	SSEL040
24	BSEL040
23	ASEL040
22	SSEL001
21	SSEL030
20	BSEL030
19	ASEL030
18	SSEL020
17	BSEL030
16	ASEL020
15	SSEL010
14	BSEL010
13	ASEL010
12	BSEL000
11	VFLG1
10	CFLG1
09	[illegible]FLG1
08	LFLG1
07	GFLG1
06	RSAY1
05	GND
04	NOT USED
03	SSEL000
02	RSBY1
01	REGWRT0

CONNECTOR F

ROW 2	PIN NO	ROW 1
	41	
	40	
	39	
	38	
	37	
	36	
	35	
	34	
	33	
	32	
	31	
	30	
	29	
	28	
	27	
	26	
	25	
	24	
	23	
	22	
	21	
	20	
CWRT0	19	CRDY0
A150	18	A140
A130	17	A120
A110	16	A100
A090	15	A080
A070	14	A060
A050	13	A040
A030	12	A020
A010	11	A000
S150	10	S140
S130	09	S120
S110	08	S100
S090	07	S080
S070	06	S060
S050	05	S040
S030	04	S020
S010	03	S000
ZCC1	02	GCC1
	01	
	00	

CONN E

ROW 2	PIN NO	ROW 1
	41	
	40	
SCC0	39	
CCC1	38	
VCC1	37	
	36	
B150	35	B140
B130	34	B120
B110	33	B100
B090	32	B080
B070	31	B060
B050	30	B040
B030	29	B020
B010	28	B000
	27	KS160
	26	
	25	
	24	
	23	
	22	
	21	
	20	
	19	
	18	
	17	
	16	
	15	
	14	
	13	
	12	
	11	
	10	
	09	
	08	
MS160	07	MDSL020
MDSL010	06	MDSL000
FSEL030	05	FSEL020
FSEL010	04	FSEL000
MFINO	03	STRT0

CPU

CONNECTOR 3

GND ↕	24	
	23	RAG151
	22	RAG141
	21	RAG131
	20	RAG121
	19	RAG111
	18	RAG081
	17	RAG091
	16	RAG101
	15	RAG071
	14	RAG061
	13	RAG051
	12	RAG041
	11	RD281
	10	RD301
	09	RD291
	08	RD311
	07	RD241
	06	RD261
	05	RD251
	04	RD271
	03	RD201
	02	RD221
	01	RD211
GND	00	RD231

ROW 2	PIN NO	ROW 1
GND ↕	24	RD161
	23	RD171
	22	RD181
	21	RD191
	20	RD121
	19	RD131
	18	RD141
	17	RD151
	16	RD081
	15	RD091
	14	RD101
	13	RD111
	12	RD041
	11	RD051
	10	RD061
	09	RD071
	08	RD001
	07	RD011
	06	RD021
	05	RD031
	04	INHCLA0
	03	
	02	RMWP1
	01	STRB0A
GND	00	

CONNECTOR 2

DCS (EXPANSION)

CONNECTOR 3

GND ↕	24	
	23	RAG151
	22	RAG141
	21	RAG131
	20	RAG121
	19	RAG111
	18	RAG081
	17	RAG091
	16	RAG101
	15	RAG071
	14	RAG061
	13	RAG051
	12	RAG041
	11	RD281
	10	RD301
	09	RD291
	08	RD311
	07	RD241
	06	RD261
	05	RD251
	04	RD271
	03	RD201
	02	RD221
	01	RD211
GND	00	RD231

ROW 2	PIN NO	ROW 1
GND ↕	24	RD161
	23	RD171
	22	RD181
	21	RD191
	20	RD121
	19	RD131
	18	RD141
	17	RD151
	16	RD081
	15	RD091
	14	RD101
	13	RD111
	12	RD041
	11	RD051
	10	RD061
	09	RD071
	08	RD001
	07	RD011
	06	RD021
	05	RD031
	04	INHCLA0
	03	
	02	RMWP1
	01	STRB0A
GND	00	

CONNECTOR 2

NOTES

NAME	TITLE	DATE	TITLE
R. MEGINLEY	DRAFT	8-7-72	MODEL 80 PROCESSOR
	CHK		
	ENGR		TASK NO. 03215
	DIR ENG		DWG NO. 01-053 D08 — SHEET 3 OF 4

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
A000	5N6	1D6	3A6		
A010	5N6	1E6	3B6		
A020	5N6	1G6	3C6		
A030	5N6	1F6	3E6		
A040	5N5	1K6	3G6		
A050	5N5	1L6	3H6		
A060	5N5	1N6	3L6		
A070	5N5	1M6	3M6		
A080	5N5	2D6	3B1		
A090	5N5	2E6	3C1		
A100	5N5	2G6	3E1		
A110	5N4	2F6	3G1		
A120	5N4	2K6	3J1		
A130	5N4	2L6	3K1		
A140	5N4	2N6	3M1		
A150	5N4	2M6	3N1		
AA02LB				7F5	6A8
AA03LB				7F6	6A7
AA04I				7F7	2A5
AA05O				7F8	2A5
AA06O				7F9	2A6
AA07O				8M2	2A6
AA08I				8M3	2A7
AA09O				9G2	2A7
AA10I				9G4	2A8
AA11O				9G6	2A8
AA12I				9G7	2A9
AA13I				9J9	2A9
AB02O				7F4	6B9
AB03I				7F5	6B9
AB04O				7F6	2G5
AB05I				7F8	2G5
AB06I				7F9	2G6
AB07O				8M1	2G6
AB08I				8M3	2G7
AB09O				9G2	2G7
AB10I				9G3	2G8
AB11O				9G5	2G8
AB12I				9G7	2G9
AB13O				9G9	2G9
AC1			6A2		
AC3			6A2		
ACLKO		8R1			
ACNT001		8D4			
ACNT011		8D4			
ACNT021		8D4			
ACNT031		8E4			
ACKO			5R7		
ADA1			7K6		
ADB1			7K7		
ADRSO			5R6		
ALCH000	6K5	1E7			
ALCH010	6K5	1E7			
ALCH020	6N5	1G7			
ALCH030	6G5	1H7			
ALCH040	6E5	1L7			
ALCH050	6D5	1L7			
ALCH060	6B5	1N7			
ALCH070	6A5	1K7			
ALCH080	6K9	2E7			
ALCH090	6J9	2E7			
ALCH100	6G9	2G7			
ALCH110	6G9	2H7			
ALCH120	6D9	2L7			
ALCH130	6D9	2L7			
ALCH140	6B9	2N7			
ALCH150	6A9	2N7			
ASA1		6R5			
ASB1		6R5			
ASEL001	5M9	8C5			
ASEL000	5M9	8A5			
ASEL010	5L9	8C5			
ASEL020	5K9	8J5			
ASEL030	5J9	8J5			
ASEL040	5H9	8K5			
ATN000	3F2		8R7		
ATN010	3F3				
ATN020	3F3				
ATN030	3F3				

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
B000	4N1	3A6	3A1		
B010	4N1	3B6	3B1		
B020	4N1	3C6	3D1		
B030	4R1	3C6	3F1		
B040	4M1	3E6	3H1		
B050	4L1	3F6	3J1		
B060	4K1	3H6	3L1		
B070	4J1	3G6	3N1		
B080	4H1	3K6	3B1		
B090	4G1	3K6	3C1		
B100	4F1	3M6	3E1		
B110	4D1	3M6	3F1		
B120	4C1	4A6	3H1		
B130	4B1	4B6	3K1		
B140	4A1	4D6	3M1		
B150	4M1	4C6	3N1		
BLCH000	6M5	3A9			
BLCH010	6L5	3B9			
BLCH020	6J5	3C9			
BLCH030	6H5	3D9			
BLCH040	6F5	3E9			
BLCH050	6F5	3F9			
BLCH060	6D5	3G9			
BLCH070	6C5	3H9			
BLCH080	6M9	3J9			
BLCH090	6L9	3K9			
BLCH100	6J9	3L9			
BLCH110	6H9	3M9			
BLCH120	6F9	4A9			
BLCH130	6E9	4B9			
BLCH140	6C9	4C9			
BLCH150	6B9	4D9			
BP000					8A9
BP010					8A8
BP020					8A8
BSEL001	5F9	8C5			
BSEL000	5F9	8D5			
BSEL010	5E9	8E5			
BSEL020	5D9	8J5			
BSEL030	5C9	8K5			
BSEL040	5A9	8L5			
CA000	9F9				7A1
CA010	9F9				7A7
CA020	9H9				7A4
CA030	9H9				7A5
CA040	9H9				7A6
CA050	9J9				7A8
CA060	9K9				7A9
CA070	9K9				8F1
CA080	9L9				8F3
CA090	9L9				9A1
CA100	9M9				9A3
CA110	9N9				9A5
CA120	9N9				9A6
CA130	9N9				9A8
CA140	9D9				3A4
CA150	9E9		1F1		
CATN			—		
CB000					3A1
CB010					3A2
CB020					3A3
CCC1	7D1	6B1	5R4		
CD001	8B1				5A2
CD011	8C1				5A4
CD021	8D1				5A6
CD031	8D1				5A8
CD041	8F1				5J2
CD051	8F1				5J4
CD061	8G1				5J6
CD071	8G1				5J8
CD081	8J1				6A2
CD091	8J1				6A4
CD101	8K1				6A6
CD111	8K1				6A8
CD121	8M1				6J2
CD131	8M1				6J4
CD141	8N1				6J6
CD151	8N1				6J8

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
CFLG1	3A9	6B9			
CFTCH0	1R4			2A2	
CLO70			6N3		
CMDO			5R8		
CRDYO	1K3			3R4	
CREQO	1R7			3A3	
CRLR040	4N6	4N5			
CRLR050	4N6	4M5			
CRLR060	4L6	4M6			
CRLR070	4K6	4M6			
CELR080	4J6	4M6			
CRLR090	4H6	4M6			
CRLR100	4G6	4M6			
CRLR110	4F6	4N6			
CELR120	4E6	4M7			
CRLR130	4C6	4M7			
CRLR140	4B6	4M7			
CRLR150	4A6	4M7			
CWRTO	1R8			8F8	
D000			4B5		
D010			4C5		
D020			4C5		
D030			4D5		
D040			4N5		
D050			4J5		
D060			4K5		
D070			4L5		
D080			4E5		
D090			4F5		
D100			4F5		
D110			4G5		
D120			4H5		
D130			4M5		
D140			4L5		
D150			4E5		
DA0			5R8		
DACKO			5R7		
DCRO			1H1		
DL000				5H1	3H9
DL010				5H3	3H9
DL020				5H5	3H4
DL030				5H8	3H4
DL040				5S3	
DL050				5S5	
DL060				5S7	
DL070				5S9	
DL080				6H1	
DL090				6H3	
DL100				6H5	
DL110				6H8	
DL120				6S3	
DL130				6S5	
DL140				6S7	
DL150				6S9	
DL160				9R5	
DPFO			5D3	2A5	
DRO			5R6		
DSPLY1			8F5		
DSTRT1			2B6		
EACNT1		8G2			
ENDCYLO				2A2	6R2
ENO				2A9	
ESNO0			8A4		
ESNCO			8A3		
FADO				3K8	6A2
FECLKO				3A9	6M5
FSEL000	10R4	6C1	1M1		
FSEL010	10R4	5E1	1L1		
FSEL020	10N4	6J7	1L1		
FSEL030	10N4	5F1	1K1		
GCC1	7B1	6B1	5R3		
GFLG1	3A7	6B9			
GR1				4R6	6A1
GSTRT1			1N4		

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
HWO			2H2		
IAO			5D4	3N2	
INHO				3N5	
INHACKO		7L1			
INHCLA0	1G3				
INHCLB0	1G3	4M7			
INETO			6A1		
IPFO			5D2	3R7	
JRLR1	—				
KTM				6A8	
KSIGO	10M9	6K7	1J1		
LAO			8F7		
LBO			8F8		
LCO			8F8		
LCC1	7A1	6A1	5R2		
LDO			8F7		
LDBR1			9C5		
LDRLRO	2A5	4N8			
LFLG1	3A7	6B9			
MA000				7A1	
MA010				7A3	
MA020				7A4	
MA030				7A5	
MA040				7A7	
MA050				7A8	
MA060				7A9	
MA070				8F2	
MA080				8F3	
MA090				9A2	
MA100				9A3	
MA110				9A5	
MA120				9A7	
MA130				9A8	
MA140				9A7	
MB000				2A3	
MB010				2A3	
MB020				2A4	
MDSL000	10L4	7N1	1N1		
MDSL010	10L4	7N1	1N1		
MDSL020	10M4	7N1	1N1		
MEINO	1D2	7N9	1H9		
MMFO	3F4		5H3		
MSD000				5A1	
MSD010				5A3	
MSD020				5A5	
MSD030				5A8	
MSD040				5J1	
MSD050				5J3	
MSD060				5J5	
MSD070				5J7	
MSD080				6A1	
MSD090				6A3	
MSD100				6A5	
MSD110				6A8	
MSD120				6J1	
MSD130				6J3	
MSD140				6J5	
MSD150				6J8	
MSIGO	2A6	7N9	1H9		
MSK000				8A5	
MSK010				8A5	
MSK020				8A6	
MSK030				8A6	
MWRTOA				8E7	6G1
PAR0					
POFFO			6A1		
PONO				8F7	
PPFO	3L5		6N5		
PRFLO				8R9	
PSWI20	7D9	5D1			
PSWI40	7B9	6G7			
PSWI50	7A9	6G7			
PWMDO	3M1			8F7	

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
RACKO			8K6		
RAG041	4N5	9A1			
RAG051	4M5	9A2			
RAG061	4L5	9A3			
RAG071	4K5	9A3			
RAG081	4J5	9A3			
RAG091	4H5	9A4			
RAG101	4G5	9A4			
RAG111	4F5	9A5			
RAG121	4D5	9A5			
RAG131	4C5	9A6			
RAG141	4B5	9A6			
RAG151	4A5	9A7			
RD001	2E1	3A7			
RD011	2E1	3B7			
RD021	2G1	3C7			
RD031	2H1	3D7			
RD041	2J1	3F7			
RD051	2K1	3G7			
RD061	2L1	3G7			
RD071	2M1	3H7			
RD081	2N1	3K7			
RD091	2R1	3L7			
RD101	2E5	3M7			
RD111	2F5	3N7			
RD121	2G5	4A7			
RD131	2H5	4B7			
RD141	2J5	4C7			
RD151	2K5	4D7			
RD161	2L5	3A7			
RD171	2M5	3B7			
RD181	2N5	3C7			
RD191	2R5	3D7			
RD201	2C7	3E7			
RD211	2D7	3F7			
RD221	2E7	3G7			
RD231	2F7	3H7			
RD241	2G7	3K7			
RD251	2H7	3L7			
RD261	2J7	3L7			
RD271	2K7	3M7			
RD281	2L7	3A7			
RD291	2M7	4B7			
RD301	2N7	4C7			
RD311	2R7	4D7			
REGWRTO	1F5	8H5			
RGMQ	4M3	3A7			
RGLO	4M3	3H7			
RMWPI	1F8				
RN				9N8	
RP				9N8	
RSA1		8A6			
RSAY1	1N5	8B5			
RSBY1	1J8	4M8			
RS001	1E8	8A5			
S000	4N9	5E6	3C9		
S010	4N9	5F6	3D9		
S020	4N9	5F6	3F9		
S030	4R9	5G6	3G9		
S040	4N9	5G6	3J9		
S050	4M9	5H6	3K9		
S060	4L9	5H6	3N9		
S070	4K9	5J6	3R9		
S080	4J9	5J6	3A9		
S090	4H9	5K6	3B9		
S100	4G9	5K6	3D9		
S110	4E9	5L6	3E9		
S120	4D9	5M6	3H9		
S130	4C9	5M6	3J9		
S140	4B9	5N6	3L9		
S150	4A9	5N6	3M9		
SCC0	7E6	7N9	5R1		
SCLRO	1J9		6A6	8K5	

MNEMONIC	SCHEMATIC LOCATION 35-403 D08 CPU	35-404 D08 ALU	35-405 D08 IOU	35-407 D08 MBC	02-247 D08 MSU
SD001			7G1		
SD011			7G2		
SD021			7G2		
SD031			7G2		
SD041			7G3		
SD051			7G3		
SD061			7G4		
SD071			7G5		
SHIO			8F6		
SLOO			8F6		
SRO			5R7		
SROB				2N2	6B8
SRGO			7D6		
SSEL001	10H9	8C5			
SSEL000	10H9	8A5			
SSEL010	10F9	8H5			
SSEL020	10E9	8J5			
SSEL030	10C9	8K5			
SSEL040	10A9	8L5			
SSGL1			8A5		
ST001	9F1	5E9			
ST011	9F1	5F9			
ST021	9H1	5F9			
ST031	9H1	5G9			
ST041	9H1	5G9			
ST051	9J1	5H9			
ST061	9K1	5H9			
ST071	9K1	5J9			
ST081	9L1	5K9			
ST091	9L1	5K9			
ST101	9M1	5L9			
ST111	9N1	5L9			
ST121	9N1	5M9			
ST131	9N1	5M9			
ST141	9E1	5N9			
ST151	9E1	5N9			
STRA00				7G2	6A5
STRA10				7G3	6A5
STRA20				7G3	6A5
STRA30				7G3	6A5
STRBO	1K2	8R1			
STRBOA	1N1				
STRB00				7G1	6A6
STRB10				7G1	6A6
STRB20				7G2	6A6
STRB30				7G2	6A6
STRTO	10H4	5F1	1R1		
SYNO			2A7		
TACKO			8R6		
TDU			9N7		
TMG1A			8M1		
TN			9N6		
TP			9N5		
VCC1	7C1	6G9	5R4		
VFLG1	3A9	6H9			
WAIT1			8F6		
WCLKO				8A7	
WEBLO				8A9	
WRTOA				8F9	
WSA1				8A3	
WSB1				8A3	
WSC1				8A4	
WSD1				8A4	
X1			6N4		
X2			6N4		
X3			6N4		
X4			6N4		
X5			6N5		
X6			6N5		
ZFLG1	3A6	6B9			

CONNECTOR MNEMONIC INDEX

NOTES

NAME	TITLE	DATE
J.F.FLEMING	DRAFT	1-26-73
	CHK	
	ENGR	
	DIR ENG	

TITLE: MODEL 80 PROCESSOR

TASK NO 03215 | CHNG NO 01-053 D08 | SHEET OF 4-4

BRUNING 44-231 16042

NOTES:

1. WHEN POWERING TWO CHASSIS FROM ONE POWER SUPPLY USE JUMPER #17-182 4 REQ'D & FAN JUMPER #17-181 1 REQ'D PER DETAIL A
2. WHEN CONNECTING TWO 34-012 POWER SUPPLIES IN PARALLEL USE JUMPER 17-182 PER DETAIL B.
3. ADJACENT CHASSIS MUST USE GROUND JUMPERS #17-076 F00 AS STATED BELOW
   a. ADJACENT 15 IN. CHASSIS TO USE 4 JUMPERS
   b. CHASSIS ADJACENT TO 10 IN CHASSIS TO USE 3 JUMPERS.

NOTE 2 READ WHEN CONNECTING POWER SUPPLIES IN PARALLEL USE JUMPER 17-182 PER DETAIL B SHT. 3 WAS NOT SPECIFIED

PC	E.A.C.	23118-76		4-19-72	R02

CHANGED SHT. 1 TO SHOW COPPER BACK PANEL, DELETED OLD SHT. 2, NEW SHT. 2 WAS SHT. 3, ADDED SHTS. 3 & 4 FOR REF SEE 01-051R02C12 (VOID)

DB		23036-004	MB	3-7-73	R03



REAR VIEW

NAME	TITLE	DATE
G. WELLY	M.E.	21 Jan 72
G. WELLY	CHECK	
M. FUCHS	ENGR	
R. E. JONES	Q.E.	
	MFG ENG	

TITLE: CABLE INFORMATION 4S

DWG NO. 01-051R03 — SHEET 1 OF 4

PRE PRODUCT. APPROVAL

RELEASED FOR PRODUCTION
MFG. ENG.____ DATE____

INTERDATA

INTERDATA

NOTES:
1. CONNECT POWER AND GROUND AS SHOWN.
2. WHEN POWERING A SINGLE CARD WITH MORE THAN ONE POWER SUPPLY USE JUMPERS AS SHOWN. SEE DETAIL C.



DETAIL C

CONNECT TO CONTROL OF PRECEDING PWR SUPPLY (IF PRECEDING PWR SUPPLY IS 34-0105 CONNECT TO C3 AND C1 - IF PRECEDING PWR SUPPLY IS 34-0105 CONNECT TO C2 AND C1)

IF PRECEDING POWER SUPPLY IS 34-0105 OR POWER SUPPLY IS IF PRECEDING 34-0105 USE LEADS CIR AND C2R OF PRECEDING POWER SUPPLY OUTPUT CABLE.

CONNECT TO C1 AND C2 OF NEXT CARD IF NOT USED. TIE BACK

NOTES	NAME	TITLE	DATE	TITLE: CABLE INFORMATION NS
				DWG 03116 SHEET 2 OF 4
				01-028103C12



CABLE : 17-183 & 17-193

17-183 CABLE IS USED TO CONNECT CONN 0, AND CONN 1 OF THE SAME CHASSIS, IN ORDER TO REGENERATE EITHER THE MUX BUS OR THE BUFFERED OR SELCH BUS. IT USES TWISTED PAIR AND CONTAINS ONLY THE I/O BUS. IT DOES NOT HAVE RACKO/TACKO INCORPORATED.

USED ON:
- MOD 80 CPU CHASSIS
- UNIVERSAL EXPAN. CHASSIS



CABLE: 17-214

THIS CABLE IS USED TO CONNECT THE I/O BUS AS IT APPEARS ON CONN 0 TO AN ADJACENT 10" EXPAN CHASSIS. IT IS TWISTED PAIR AND IS NOT BUNDLED. THIS CABLE CONTAINS THE I/O BUS ONLY. D BUS BITS, D080-D150 ARE THE ONLY ONE'S CARRIED THRU WITH THIS CABLE. (BITS D000-D070 ARE TERMINATED ON THE 15" CONNECTOR END)

USED ON:
- MOD 70
- MOD 74
- MOD 80
- UNIVERSAL EXPAN. CHASSIS
- 10" EXPAN. CHASSIS



CABLE : 17-183 & 17-194

THIS IS A TYPICAL CONFIGURATION USING A 17-183 & 17194 TO MAKE BOTH CONNECTORS OF A SINGLE CHASSIS THE SAME I/O BUS. THIS CONFIGURATION IS VALID ON THE MOD 80 ONLY IF THE CPU CHASSIS CONTAINS A BUS BUFFER OR SELCH.



CABLE : 17-166

THIS CABLE CONTAINS THE I/O BUS, D BUS BITS 8-15, ONLY. IT IS USED TO CONNECT A BUS BUFFER, OR SELCH TO A 10" EXPAN. CHASSIS. THE LENGTH OF THIS CABLE IS 36" WITH DATA LINES AND CONTROL LINES BUNDLED SEPERATELY. DUE TO IT'S LENGTH IT MUST BE DRIVEN BY A BUS BUFFER OR SELCH.

USED ON:
- MOD 70
- MOD 74
- MOD 80
- UNIVERSAL EXPAN.
- 10" EXPAN.



CABLE : 17-162 & 17-163

THESE CABLES ARE USED TO BRING THE I/O BUS AND MEM BUS TO THE ADJACENT CHASSIS. THEY USE TWISTED PAIR AND ARE NOT BUNDLED. THEY CAN ONLY BE USED TO CONNECT THE CPU CHASSIS TO THE FIRST EXPANSION CHASSIS. MUST BE USED INCONJUNCTION WITH 17-183 ON MOD 80.

USED ON:
- MOD 70
- MOD 74
- MOD 80
- UNIVERSAL EXPAN.

CABLE : 17-193 & 17-194

THESE CABLES ARE USED TO CONNECT THE I/O BUS ONLY TO THE ADJACENT 15" EXPANSION CHASSIS. THE 17-193 CABLE IS USED ON CONN 0 AND THE 17-194 HANDLES CONN 1. THEY USE TWISTED PAIR AND ARE NOT BUNDLED.

USED ON:
- MOD 70
- MOD 74
- MOD 80
- UNIVERSAL EXPAN.



CABLE : 17-215

THIS CABLE IS USED TO CONNECT TWO ADJACENT 10" EXPAN. CHASSIS. IT CONTAINS BITS D080-D150 OF THE I/O BUS ONLY. IT IS TWISTED PAIR AND NOT BUNDLED.

USED ON:
- 10" EXPAN. ONLY

TITLE: CABLE INFORMATION N/S

TASK NO. 03095

DWG NO. 01-051R03 C12

SHEET 3 OF 4

INTERDATA



CABLE: 17-216
THIS CABLE IS USED TO CONNECT THE I/O BUS ONLY FROM A 15" CHASSIS TO A 15" CHASSIS. IT MUST BE DRIVEN BY A SELCH OR BUS BUFFER. THIS CABLE IS 36" LONG AND USES TWISTED PAIR WITH THE DATA LINES AND THE CONTROL LINES BUNDLED SEPERATELY

USED ON:
MOD 70
MOD 74
MOD 80
15" EXPAN.



CABLE: 17-224
THIS CABLE IS THE SAME AS THE 17-183 EXCEPT FOR THE ADDITION OF RACKO/TACKO. IT'S PRIMARY USE IS WITH THE PALS CHASSIS. IT CONTAINS THE I/O BUS COMPLETE WITH RACKO/TACKO ONLY.

USED ON:
MOD 70
MOD 74
MOD 80
PALS EXPAN. CHASSIS



CABLE: 17-162, 17-163, 17-183
THIS EXAMPLE SHOWS THE TYPICAL CONFIGURATION OF THE MOD 80. THE 17-183 CABLE IS INSTALLED ON SLOT 2 CONN 0 TO CONN 1 IN THE STANDARD CPU CHASSIS. IF A SELECTOR CHANNEL OR BUS BUFFER IS INSTALLED IN THE CPU CHASSIS THE 17-183 CABLE MUST BE REMOVED.

NAME
TITLE
DATE
TITLE: CABLE INFORMATION
SIZE: C
DWG NO: 70-03283
REV: C12
SHEET: 4 - 1

INTERDATA

REFERENCE PARTS LIST

ITEM NO.	PART NO.	DESCRIPTION	QTY. F01	QTY. F02
1	35-526	P.C. BD. ASSY, TA-TB	1	1
2	16-236 F04	SCREW, PHPS, 4-40 × 1/2	2	2
3	16-237 F03	SCREW, PHPS, 6-32 × 3/8	2	—
4	16-058 F02	NUT, HEX, 6-32	2	—
5	16-059 F01	WASHER, LOCK, SPLIT, #4	2	2
6	16-059 F02	WASHER, LOCK, SPLIT, #6	2	—
7	17-181	CABLE ASSY, FAN A.C. JUMPER	1	1
8	17-182	CABLE ASSY, PWR DIST. JUMPER	2	2
9	17-202 F01 MOD	CABLE ASSY, 3 FAN MOD 80	1	—
10	17-307	CABLE ASSY, EXP FAN ADAPTER	—	1

REVISIONS

A Rolla 2-14-75



SECTION A-A
FOR 115/230V MODIFICATION KIT ONLY

INSTRUCTIONS FOR MODIFICATION KIT 39-021 F01 (115/230V)

STEP:

4. PERFORM STEPS 1, 2, & 3 OF INSTRUCTIONS BELOW
5. TO PERFORM THE FOLLOWING TWO STEPS CHASSIS MUST BE REMOVED FROM RACK AND FAN PLATE DISASSEMBLED FROM CHASSIS.
6. REMOVE EXISTING FAN CABLE AND CONNECTOR BRACKET.
7. DRILL (2) .171 HOLES AND MOUNT NEW XFMR & FAN CABLE ITEM 9 AS SHOWN USING HARDWARE ITEMS 3, 4 & 6.
8. REASSEMBLE FAN PLATE AND CONNECTOR BRACKET USING ORIGINAL HARDWARE.



REAR VIEW

INSTRUCTIONS FOR MODIFICATION KIT 39-021 F02 (115 V)

STEP:

1. REMOVE & DISCARD #4 HARDWARE & CABLE CLAMP FROM UPPER RIGHT CORNER OF BACK PANEL TO FACILITATE STEP 2.
2. MOUNT ITEM 1 (TA-TB BOARD) USING HARDWARE ITEMS 2 & 5.
3. DISCONNECT WIRE FROM C1A TAB AND CONNECT TO C1 TAB. WIRE IN POINT IS PART CARD FILE & NOT POWER SUPPLY.

INSTALLATION NOTES

1. FOR POWER SUPPLY POWERING ONE CHASSIS CONNECT FAN POWER BY USING CABLE ITEM 7.
2. FOR POWER SUPPLY POWERING TWO CHASSIS CONNECT FAN POWER BY USING CABLE ITEM 10.
3. WHEN REPLACING A MODEL 34-015 POWER SUPPLY IN A SYSTEM HAVING THREE CHASSIS USE TWO CABLES ITEM 8 TO JUMPER C1 & C2.

NOTES 1. THESE INSTRUCTIONS PERTAIN TO THE REPLACEMENT OF POWER SUPPLY MODEL 34-015 WITH A MODEL 34-020.

NAME	TITLE	DATE	TITLE INFORMATION DWG
M. ZILLGER	DRAFT	1-28-74	MOD 80 CARD FILE
H. MATTER	CHECK	1-28-74	MODIFICATION KIT
E. CENTOFANTI	ENG	1-28-74	

INTERDATA

REVISIONS			
REDRAWN FROM LAYOUT; ADDED SH. 0 & INCLUDED ALL CHANGES PER ECR 3215-038-10			
F	3215-03 3215-10	7-7-72 7-19-72	P03
REVISED SHEET 1			
DB	3215-12	7-25-72	P04
REVISED SHEET 1			
F	3215-17	9-28-72	P05
REVISED SHEET 1			
F	3215-21	10-11-72	P06
REVISED SHEET 1			
F	3215-25	10-27-72	P07
REVISED SHEET 1			
F	3215-26	11-13-72	P08
REVISED SHEET 1			
	3215-31	1-15-73	P09
124-3 WAS NOT SPEC. 103-2 WAS SPEC. JRLRI REVISED SHEET 1			
	3215-35	2-20-73	R10
SHT 5 WAS ROB			
	3215-44	4-11-73	R11
REVISED SH. 4			
F	3215-46	5-30-73	R12

CONN. C

CONN	SHEET LOC.	MNEMONIC ROW 2	PIN NO.	MNEMONIC ROW 1	SHEET LOC.	CONN
		GND.	24	P5	—	
			23	RAG15I	4A5	
			22	RAG14I	4B5	
			21	RAG13I	4C5	
			20	RAG12I	4D5	
			19	RAG11I	4E5	
			18	RAG08I	4J5	
			17	RAG09I	4H5	
			16	RAG10I	4G5	
			15	RAS07I	4K5	
			14	RAG06I	4L5	
			13	RAG05I	4M5	
			12	RAG04I	4N5	
			11	ED28I	2C7	
			10	ED30I	2N7	
			09	ED29I	2M7	
			08	ED31I	2R7	
			07	ED24I	2S7	
			06	ED26I	2J7	
			05	ED25I	2H7	
			04	ED27I	2K7	
			03	ED20I	2C7	
			02	ED22I	2E7	
			01	ED21I	2D7	
		GND	00	ED23I	2F7	

CONN	SHEET LOC.	MNEMONIC ROW 2	PIN NO.	MNEMONIC ROW 1	SHEET LOC.	CONN
		GND	24	RD16I	2L5	
			23	RD17I	2M5	
			22	RD18I	2N5	
			21	RD19I	2R5	
			20	RD12I	2S5	
			19	RD13I	2M5	
			18	RD14I	2J5	
			17	RD15I	2K5	
			16	RD08I	2N1	
			15	RD09I	2R1	
			14	RD10I	2E5	
			13	RD11I	2F5	
			12	RD04I	2J1	
			11	RD05I	2K1	
			10	RD06I	2L1	
			09	RD07I	2M1	
			08	RD00I	2E1	
			07	RD01I	2F1	
			06	RD02I	2G1	
			05	RD03I	2N1	
			04	INHCLAD	163	
			03	RS001	109	
			02	RMWDI	1F8	
			01	STRBDA	1N1	
		GND	00			

NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION

BOARD NO.	DESCRIPTION
35-403 R11	USES 25-295 R01 COPPER PER NOTE 1 SH. 1
35-403 R13	USES 25-295 R02 COPPER

SHEET INDEX	REV. LEVEL	12	10	3	4	4	3	3	3	3	3	3
	SHEET #	0	1	2	3	4	5	6	7	8	9	10

1. ALL C, D, E & F CONNECTORS ARE DIRECT CONTACTS TO THE ALU BOARD, SEE SCHEMATIC 35-404 D08.

CONN. C

		CONN	SHEET LOC.	MNEMONIC ROW 1	PIN NO.	MNEMONIC ROW 2	SHEET LOC.	CONN
106	6C9	BLCH#40						
	6F9	BLCH#20						
	6E9	BLCH#50						
	6A9	BLCH#30						
	7A9	PSW#50						
	7B9	PSW#40						
100	7D9	PSW#20						
	6M9	BLCH#080						
	6J9	BLCH#00						
	6L9	BLCH#070						
	6N9	BLCH#10						
95	6B9	BLCH#60						
	6D9	BLCH#20						
	6C9	BLCH#30						
	6A9	BLCH#50						
	6B9	BLCH#00						
90	6K9	BLCH#080						
	6G9	BLCH#10						
	6J9	BLCH#090						
	6E5	BLCH040						
	6B5	BLCH#060						
85	6A5	BLCH#070						
	6D5	BLCH#050						
	6H5	BLCH#020						
	6K5	BLCH#000						
	6G5	BLCH#030						
80	6K5	BLCH#010						
	6M5	BLCH#000	NOT USED	—	63			
	6J5	BLCH#020	CBLR#040	4N6	62			
	6H5	BLCH#030	CBLR#10	4E6				
	—	GND	CBLR#050	4M6	60			
75	6L5	BLCH#010	CBLR#060	4L6				
	6F5	BLCH#040	CBLR#070	4K6				
	6D5	BLCH#060	RAG15I	4A5				
	6C5	BLCH#070	RAG14I	4B5				
	6E5	BLCH#050	RAG13I	4C5	55			
70	4E6	CBLR#120	RAG12I	4D5				
	4C6	CBLR#30	RAG11I	4E5				
	4B6	CBLR#140	RAG08I	4J5				
	4A6	CBLR#50	RAG09I	4H5				
	4J6	CBLR#080	RAG10I	4G5	50			
	4M6	CBLR#090	RAG07I	4K5				
65	4G6	CBLR#100	RAG06I	4L5				
	SHEET LOC.	MNEMONIC	RAG05I	4M5				
			RAG04I	4N5				
			RD16I	2L5				
			RD17I	2M5				
			RD18I	2N5				
			RD19I	2R5				
			RD12I	2S5				
			RD13I	2M5				
			RD14I	2J5				
			RD15I	2K5				
			RD08I	2N1				
			RD09I	2R1				
			RD10I	2E5	35			
			RD11I	2F5				
			RD04I	2J1				
			RD05I	2K1				
			RD06I	2L1				
			RD07I	2M1	30			
			RD00I	2E1				
			RD01I	2F1				
			RD02I	2G1				
			RD03I	2N1				
			GND	—	25			
			RD28I	2L7				
			RD29I	2M7				
			RD30I	2N7				
			RD31I	2R7				
			RD24I	2G7	20			
			RD25I	2H7				
			RD26I	2J7				
			RD27I	2K7				
			RD20I	2C7				
			RD21I	2D7	15			
			RD22I	2E7				
			RD23I	2F7				
			GND	—				
			STRBO	1K2				
			IDELR0	2A5	10			
			INHCLBO	163				
			NOT USED	—				
			NOT USED	—				
			RS001	1E8				
			GND	—	05			
			GND	—				
			GND	—				
			GND	—				
			NOT USED	—	01			

MNEMONIC SHT LOC

CONN. D

		CONN	SHEET LOC.	MNEMONIC ROW 1	PIN NO.	MNEMONIC ROW 2	SHEET LOC.	CONN
	9E1	ST15I						
	9G1	ST14I						
	9N1	ST12I						
	9F1	ST00I						
	9A1	ST01I						
	9M1	ST10I						
	9N1	ST11I						
48	—	NOT USED						
	9N1	ST13I						
	9L1	ST08I						
	9K1	ST06I						
	9K1	ST07I						
	9L1	ST09I						
35	9M1	ST04I						
	9H1	ST02I						
	9H1	ST03I						
	—	GND						
	9J1	ST05I						
	4M3	EGLO						
29	4M3	EGNO						

		CONN	SHEET LOC.	MNEMONIC ROW 1	PIN NO.	MNEMONIC ROW 2	SHEET LOC.	CONN
				P5	41	GND		
				GND	40	GND		
				P15	39	SCC0	7E6	
				N15	38	CCC1	7D1	
					37	VCC1	7C1	
					36			
	4A1	B140			35	BI50	4M1	
	4C1	B120			34	BI30	4B1	
	4F1	B100			33	BI10	4D1	
	4H1	B080			32	BO90	4G1	
	4K1	B060			31	BO70	4J1	
	4M1	B040			30	BO50	4L1	
	4N1	B020			29	BO30	4B1	
	4N1	B000			28	BO1C	6N1	
	10M9	KS160			27	PVM00	3M1	
	1J9	SCLR0			26			
					25			
					24			
					23	ATN000	3F2	
					22			
					21			
					20			
					19			
					18			
					17			
					16			
					15			
					14			
					13			
					12			
					11			
	3L5	PPF0			10	MMF0	3F4	
	3F3	ATN010			09	ATN030	3E3	
	3E4	DSPLY1			08	ATN020	3E3	
	10M4	MDSL020			07	MDS160	2A6	
	10L4	MDSL000			06	MDSL010	10L4	
	10N4	FSEL020			05	FSEL030	10M4	
	10J4	FSEL000			04	FSEL010	10P4	
	1DH4	STRT0			03	ME/IN0	1D2	
		P5			02	P5		
		GND			01	GND		
		P5			00	GND		

SE9	BSEL001	28
SM9	ASEL001	
SM9	ASEL000	
10A9	SSEL040	25
SA9	BSEL040	
SM9	ASEL040	
10M9	SSEL001	
10C9	SSEL030	
SC9	BSEL030	20
SJ9	ASEL030	
10E9	SSEL020	
SD9	BSEL020	
SB9	ASEL020	
10F9	SSEL010	15
SE9	BSEL010	
SL9	ASEL010	
SF9	BSTL000	
3A9	VFLG1	
3A9	CFLG1	10
3A6	BELG1	
3A7	LFLG1	
3A7	GFLG1	
1H5	PSAV1	
—	GND	05
	NOT USED	
10H9	SSEL000	
1J8	PSAV1	
1E5	REGWRT0	01

SHEET LOC. MNEMONIC

		CONN	SHEET LOC.	MNEMONIC (ROW 1)	PIN NO.	MNEMONIC (ROW 2)	SHEET LOC.	CONN
				P5	41	GND		
				GND	40	GND		
				P15	39	SCC0	7E6	
				N15	38	CCC1	7D1	
					37	VCC1	7C1	
					36			
	4A1	B140			35	BI50	4M1	
	4C1	B120			34	BI30	4B1	
	4F1	B100			33	BI10	4D1	
	4H1	B080			32	BO90	4G1	
	4K1	B060			31	BO70	4J1	
	4M1	B040			30	BO50	4L1	
	4N1	B020			29	BO30	4B1	
	4N1	B000			28	BO1C	6N1	
	10M9	KS160			27	PVM00	3M1	
	1J9	SCLR0			26			
					25			
					24			
					23	ATN000	3F2	
					22			
					21			
					20			
					19			
					18			
					17			
					16			
					15			
					14			
					13			
					12			
					11			
	3L5	PPF0			10	MMF0	3F4	
	3F3	ATN010			09	ATN030	3E3	
	3E4	DSPLY1			08	ATN020	3E3	
	10M4	MDSL020			07	MDS160	2A6	
	10L4	MDSL000			06	MDSL010	10L4	
	10N4	FSEL020			05	FSEL030	10M4	
	10J4	FSEL000			04	FSEL010	10P4	
	1DH4	STRT0			03	ME/IN0	1D2	
		P5			02	P5		
		GND			01	GND		
		P5			00	GND		

NAME	TITLE	DATE
P. MEGUIER	DRAFT	6/05/72
V. FELCMAN JR.	CHK	10-9-72
R.F. SCHWINEMAN	ENGR	
R.E JONES	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

SIZE D | 3215 | SHEET OF 0-10

DWG NO. 35-403 R12 D08

11 SHEETS TOTAL

INTERDATA®

REVISIONS

	REMOVED CONNECTION TO PIN 126-E IN AREA K9			
08	3215-12	7-25-72	R04	1
	ADDED - 19-031 (19S) AND ASSOC DESCRETE COMPS. AT L9. REMOVED - 126-0 WAS TO 11501; 11502 WAS TO 16509.			
7	3215-17	9-28-72	R05	
	CHANGED - OBT11 WAS TO OBT02, OBT13 WAS TO OBT01, OBT12 WAS TO OBT06, OBT10 WAS TO ARAB, OTN10 & 12 WERE TO OTT10, DREQI WAS 7/0 MAREQI, DWAITI WAS 7/0 AWAITI. ADDED - CRT CONN AT OBT07, 09 & OB509, 10, 11, 12, 13, 14.			2
7	3215-21	10-11-72	R06	
	CHANGED - AT L9, 19S WAS 19-031 ASSOC DESCRETE COMPS WERE PER ECR 3215-17 (R05); AT N5, OB513 & OBT13 WERE TO OTT09 (CRDYO) ADDED 10513 TO OTT08 & 10513 TO OBT13. SCLRO WAS TO AS03.			3
7	3215-25	10-27-72	R07	
	AT N5, OBT13 & OB513 WERE TO 10512, 10513 WAS TO OTT08. ADDED - 18TR1, 18TC1, 18TL1 ON DWAITI LINE AT K5.			
7	3215-26	11-13-72	R08	
	IN AREA K5, 18TC1 WAS 100PF IN AREA K4, OTTR2, 330Ω WAS SPEC BETWEEN CRDYO & GRD.			4
22	3215-31	1-15-73	R09	
	IN AREA D,E-9 103-2 WAS NOT SPEC; ADDED NOTE 1.			
22	3215-35	2-15-73	R10	

NOTES 1. ON 35-403 R12 (25-295 R02) 'SCLRO' CIRCUIT IS AS SHOWN; ON 35-403 R11 (25-295 R01) COMPONENT ASSIGNMENTS ARE THUS:



NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
E MEGINLEY	DRAFT	5/2/72	MODEL 80 CPU
	CHK		
	ENGR		
	DIR ENG		TASK NO. 03215 DWG NO. 35-403 F10 D0F SHEET OF 1-10

BRUNING 44-231 15043

INTERDATA®

REVISIONS

NOTES

NAME	TITLE	DATE	TITLE: FUNCTIONAL SCHEMATIC
R. MEGINLEY	DRAFT	5/9/72	MODEL 80 CPU
	CHK		
	ENGR		
	DIR ENG		TASK NO. 02315 · DWG NO. 35-403 R03 D08 · SHEET OF 2-10

BRUNING 44-231 15043

INTERDATA®

REVISIONS
07J WAS 19-080 F33 ADDED LOCATIONS OF .1UF DECOUPLING CAPS.
AW | JM | 12/15/77 | | IS MAY 1/3 | R04

1JG RSAX1
1HG PASS0
1JG RSAX0
1HG RSBY0
1HB RSBY1
2AA PASS1
263 RIR030
1D1 MODD001
2A2 RRX0
10L9 D0
DIA
INTR1
RSAX0
GUTRIA 4G1
GUTRIB 4R1
GTRPI 4A1
GXFRIA 4F1
GXFRIB 4N1
PASS1
RGLNK0 4N1
GUIR1 4C1
GRSB1 4A1
GBR1 4A1
DIA
GRLCA1 4F1
GRLCB1 4R1
PASS0
PASSIA 4N1
2L6 RIR170
2N6 RIR190
2M6 RIR171
2R6 RIR191
2N6 RIR181
2L6 RIR161
9-D EFLG1
8-D LFLG1
7-D GFLG1
7D9 PSW121
765 UDR081
7C9 PSW131
7F5 UDR091
789 PSW141
7F5 UDR101
789 PSW151
7E5 UDR111
10-D CFLG1
11-D VFLG1
17HR4 1K
17H 19-069 8 TO 1 MUX
01C 19-062 5G
UFLG0
18E 19-059 5A
KEB1
14T 19-058 5G
13S 19-060 5G
BWN0
17U 19-062 5G
D001
223-0 ATN000
109-0 ATN010
208-0 ATN020
209-0 ATN030
16TR1 330Ω
20TR5 330Ω
20TR6 330Ω
20TR3 330Ω
15T 19-071 HDFF
RSAX1
1R9 SCLR0A
108-0 DISPLY1
20TR2 330
210-0 MMF0
20TR4 330
16T 19-071 HDFF
GDISP0
7M9 PSW021
GPARFL1
GPWRFL0
P5
P6
E1
GPWRFL1
SCLR0A
PWRFLD0
DIA
INTEBL0
RSAXIB 4N1
INTB0
INTA0
STRB1E
1K2 STRB0
07J PRIV/LEG PROM 19-049 F70
8B9 UIR001
8C9 UIR011
8C9 UIR021
8D9 UIR031
8E9 UIR041
8F9 UIR051
8G9 UIR061
8G9 UIR071
7M9 PSW071
PRIV1
ULEG1
07KR2 330
07KR1 330
PVMD0 (227-0)
15M 19-074 PR ENC
P0
P1
P2
P3
A0
A1
A2
A3
7N9 PSW011
7F9 PSW091
7F9 PSW101
TRAP150 4A1
TRAP160 4C1
TRAP130 4D1
1E9 RS0018
RSAXIA 4A1
2A4 EXEC0
GINT0
GINT1
INTA1
PPF0 (110-0)
20TR1 330
08TR4 1K
XRPB 1L8
INTR1
INTB0 1A6
INTA1 4A1
INTA0 1A6
ENBINT0
XRPA 1F8
J 12S 19-064 SFF
J 13S 19-064 SFF
J 12T 19-064 SFF
J 13T 19-064 SFF
J 15H 19-064 SFF
J 15S 19-064 SFF
16M 19-055 5G
14M 19-060 5G
14R 19-055 5G
14S 19-058 5G
13K 19-057 5G
13T 19-059 5A
13S 19-059 5A
12T 19-064
13S 19-058 5G
13T 19-058 5G
13S 19-060 5G
13T 19-057 5G
16M 19-055 5G
14T 19-058 5G
05T 19-057 5G
17S 19-059 5A

P5 .1UF

00B-C1	06E-C1	15H-C1
05B-C1	11E-C1	03S-C1
10B-C1	16E-C1	09S-C1
15B-C1	21E-C1	19S-C1
20B-C1	04H-C1	19S-C1
01E-C1	10H-C1	

NOTES

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TASK NO. 03215
DRG NO. 35-403R04008
SHEET 3 OF 10

BRUNING 44231 16042

INTERDATA

REVISIONS			
AT LOC 28 DOTTED OPTIONS WERE D-E & B-C; ADDED NOTE 1			
A	3215-46	5-30-73	ROA

NOTES 1. TRANSLATE OPTION COPPER STRAPS SHOWN:
E-F, H-J, M-S, A-C, B-D.
FOR NON-TRANSLATE OPTION CUT ALL COPPER STRAPS & CONNECT AS FOLLOWS:
E-J, F-H, M-K, A-D, B-C.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TABR NO. 03215 SHEET OF
DWG NO. 35-403 R04 D08 4 - 10

BRUNING 44-231 10642

INTERDATA®

REVISIONS

218-F	A150	218-1
118-F	A140	118-1
217-F	A130	217-1
117-F	A120	117-1
216-F	A110	216-1
116-F	A100	116-1
215-F	A090	215-1
115-F	A080	115-1
214-F	A070	214-1
114-F	A060	114-1
213-F	A050	213-1
113-F	A040	113-1
212-F	A030	212-1
112-F	A020	112-1
211-F	A010	211-1
111-F	A000	111-1

NOTES:

NAME	TITLE	DATE
R MEGINLEY	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE: FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TASK NO. 03215
DWG NO. 35-403 R03000
SHEET 5-10 OF

BRUNING 44-231 16042


INTERDATA
REVISIONS
TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU
DWG NO. 32/3
SHEET 6 - 10
NOTES
DRAWING 44-231 16042

INTERDATA®

REVISIONS

NAME	TITLE	DATE
E. ROE	DRAFT	5-26-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TASK NO. 03215
DWG NO. 35-403 R03 008
SHEET OF 7-10

NOTES

BRUNING 44-231 16042

INTERDATA®

REVISIONS

MRDTDI /R3
MWRTL /R8
STRBIA /R1
STRBIB /R9
REQWTB /F5
MREQI /R7
MDRCKO
GMDRIA
GMDRIB
IWAITL /R4
URCKO
URCKI
URCKIA

06F 19-066 QUAD 2 TO 1 MUX(INV) G
05F 19-066 QUAD 2 TO 1 MUX(INV) G
04F 19-066 QUAD 2 TO 1 MUX(INV) G
03F 19-066 QUAD 2 TO 1 MUX(INV) G

06E 19-035 4 BIT COUNTER
05E 19-035 4 BIT COUNTER
04E 19-035 4 BIT COUNTER
03E 19-035 4 BIT COUNTER

00E 19-062 5G
00F 19-058 5G
00D 19-057 5G
04J 19-055 5G
06D 19-056 5G0
05D 19-056 5G0
04D 19-056 5G0
03D 19-056 5G0
06J 19-063 SDFF
05J 19-063 SDFF
05H 19-063 SDFF
04H 19-071 HDFF
03J 19-071 HDFF

NOTES

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TASK NO. 03215
DOC NO. 35-403 R03 D08
SHEET 8 OF 10

BRUNING 44-231 16042

INTERDATA®

REVISIONS

10K7 STRBIC
1K2 STRBO
1F5 REGWTIA
1E9 MCINHO
10J7 MC021
10J9 MC030
6B5 MLC140
10K9 MC000
10J9 MC011
6A5 MLC150
10J9 MC020
10J9 MC031
10C9 SMLC1
1H9 RSBYO
1J4 RSAWO
10B9 SMAR1
1E9 RSOOIB

00R 19-062 5G
00S 19-057 5G
00J 19-059 5A
01K 19-058 5G
00T 19-058 5G
01M 19-055 5G
02K 19-060 5G
02M 19-063 SDFF
16H 19-055 5G
01T 19-062 5G
00M 19-059 5A
02T 19-055 5G
01S 19-058 5G
025R1 1K PS
02S 19-063 SDFF
03K 19-070 4 BIT COUNTER
06K 19-070 4 BIT COUNTER
05K 19-070 4 BIT COUNTER
04K 19-070 4 BIT COUNTER
03M 19-065 QUAD 2 TO 1 MUX
06M 19-065 QUAD 2 TO 1 MUX
05M 19-065 QUAD 2 TO 1 MUX
04M 19-065 QUAD 2 TO 1 MUX
03S 19-070 4 BIT COUNTER
06S 4 BIT COUNTER
05S 19-070 4 BIT COUNTER
04S 19-070 4 BIT COUNTER
03T 19-057 5G
06T 19-057 5G
05T 19-057 5G
04T 19-057 5G
04MR5 1K PS

MLCCKAO
LDMLCO
MLCCKCO
MLCCKBO
SMLC140
MARCKAO
P40
LDMARO
MARCKCO
MARCKBO
SMAR140
JAMO
ST141
MLC151
MLC141
MAR141
MAR151
MAR041
MAR051
MAR061
MAR071
MAR081
MAR091
MAR101
MAR111
MAR121
MAR131
CA040
CA050
CA060
CA070
CA080
CA090
CA100
CA110
CA120
CA130

NOTES

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 CPU

TASK NO 03215
DWG NO 35-403 R03 D08
SHEET OF 9-10

BRUNING 44-231 16042

INTERDATA®

REVISIONS

NOTES

NAME	TITLE	DATE	TITLE
E ROE	DRAFT	5-25-72	FUNCTIONAL SCHEMATIC MODEL 80 CPU
	CHK		
	ENGR		
	DIR ENG		TASK NO 02315 · DWG NO 35-403 R03 D08 · SHEET OF 10-10

BRUNING 44-231 16042

INTERDATA®

C1 C2 C3 C4

00AR5 00ERG

00A 00B 00BC1 00D 00E 00F 00H 00J 00K 00M 00S 00T

01EC1 00FR5

01A 01B 01C 01D 01E 01F 01H 01K 01M 01S 01T

02A 02B 02C 02D 02E 02F 02K 02M 02SR1 02S 02T

03A 03B 03C 03D 03E 03F 03H 03J 03K 03M 03S 03T

04A 04B 04C 04D 04E 04F 04H 04J 04K 04M 04S 04T

05A 05B 05C 05D 05E 05F 05H 05J 05K 05M 05S 05T

06A 06B 06C 06D 06E 06F 06H 06J 06K 06M 06S 06T

07A 07B 07C 07D 07E 08F 07J 07M 07S 07T

08A 08B 08C 08D 08E 08K 08M 08S 08T

09A 09B 09C 09D 09E 09F 09H 09J 09K 09M 09S 09T

10A 10B 10C 10D 10E 10H 10J 10K 10M 10S 10T

05BC1 06EC1 04HC1 03SC1 08SC1 09SC1 10HC1 10BC1

04IR1 02SR1 04MR5

07ER4 08FR4 08FR5 07HR4 07KR2 07KR1

02TR1 01TR1 02TR2 03TR1 03TR2 00TR4 01TR4 02TR4 03TR4

07TR1 07TR3 08TR4 08TR1 08TR2 08TR3 09TR1

CONNECTOR 3

CONNECTOR 1

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	6-28-73
	CHK	
	ENGR	
	DIR ENG	

TITLE
FUNCTIONAL SCHEMATIC
COMPONENT LOCATER

TASK NO. 03215
DWG NO. 35-403 008
SHEET 11 OF 12

BRUNING 44.231 16042

INTERDATA®

CONNECTOR 2

CONNECTOR 0

11AR5 | 11A | 11B | 11C | 11D | 11E | 11EC1 | 11F | 11H | 11J | 11K | 11M | 11S | 11T

12A | 12B | 12C | 12D | 12E | 12F | 12H | 12J | 12K | 12M | 12S | 12T

13BR5

13A | 13B | 13C | 13D | 13E | 13F | 13H | 13J | 13K | 13M | 13S | 13T | 14SC1

14BR5

14A | 14B | 14C | 14D | 14E | 14F | 14H | 14J | 14K | 14M | 14S | 14T

15BC1 | 15SC1

15A | 15B | 15C | 15D | 15E | 15F | 15H | 15J | 15K | 15M | 15S | 15T

16EC1 | 16TR1

16A | 16B | 16C | 16D | 16E | 16F | 16H | 16J | 16K | 16M | 16S | 16T

17AR5 | 17MR4

17A | 17B | 17C | 17D | 17E | 17F | 17H | 17J | 17M | 17S

18BR3

18A | 18B | 18C | 18D | 18E | 18F | 18H

18SR2 | 18SR3 | 18SR4 | 18TC1 | 18TR1 | 18TL1

18SR1

19HR5

19A | 19B | 19C | 19D | 19E | 19F | 19H

19SC1 | 19S | 19SC2

20AR4 | 20BC1

20A | 20B | 20C | 20D | 20E | 20F | 20H

20TR1 | 20TR2 | 20TR3 | 20TR4 | 20TR5 | 20TR6

20AR7

21EC1

21A | 21B | 21C | 21D | 21E | 21F | 21H

21TR1 | 21TR2

21AR3 | 21AR2 | 21AR1

C5 | C6 | C7 | C8

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	6-30-73
	CHK	
	ENGR	
	DIR ENG	

TITLE: FUNCTIONAL SCHEMATIC COMPONENT LOCATER

TASK NO: 03215

DWG NO: 35-403 008

SHEET OF 12-12

BRUNING 44-231 16042

INTERDATA®

CONN.	SHEET LOCATION	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOCATION	CONN.
			41			
			40			
			39			
			38			
			37			
			36			
			35			
			34			
			33			
			32			
			31			
			30			
			29			
			28			
			27			
			26			
			25			
			24			
			23			
			22			
			21			
F			20			F
		CWRTO	19	CRDYO		
	2M6	A150	18	A140	2N6	
	2L6	A130	17	A120	2K6	
	2F6	A110	16	A100	2G6	
	2E6	A090	15	A080	2D6	
	1M6	A070	14	A060	1N6	
	1L6	A050	13	A040	1K6	
	1F6	A030	12	A020	1G6	
	1E6	A010	11	A000	1D6	
	5N6	5150	10	5140	5N6	
	5M6	5130	09	5120	5M6	
	5L6	5110	08	5100	5K6	
	5K6	5090	07	5080	5J6	
	5J6	5070	06	5060	5N6	
	5H6	5050	05	5040	5G6	
	5G6	5030	04	5020	5F6	
	5F6	5010	03	5000	5E6	
	6R1	LCC1	02	ECC1	6B1	
			01			
			00			

CONN.	SHEET LOCATION	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOCATION	CONN.
			41			
			40			
	7N9	SCCO	39			
	6B1	CCC1	38			
	6G9	VCC1	37			
			36			
	4C6	B150	35	B140	4D6	
	4B6	B130	34	B120	4A6	
	3M6	B110	33	B100	3M6	
	3K6	B090	32	B080	3K6	
	3G6	B070	31	B060	3H6	
	3F6	B050	30	B040	3E6	
	3C6	B030	29	B020	3D6	
	3B6	B010	28	B000	3A6	
			27	MSIGO	6E7	
			26			
			25			
			24			
			23			
			22			
			21			
E			20			E
			19			
			18			
			17			
			16			
			15			
			14			
			13			
			12			
			11			
			10			
			09			
			08			
	7N9	MSIGO	07	MDSL020	7N1	
	7N1	MDSL010	06	MDSL000	7N1	
	5F1	FSEL030	05	FSEL020	6J7	
	5E1	FSEL010	04	FSEL000	6C1	
	7N9	MFINO	03	STRTO	5F1	
			02			
			01			
			00			

CONNECTOR D

48	ST15I	5N9
47	ST14I	5N9
46	ST12I	5M9
45	ST00I	5E9
44	ST01I	5F9
43	ST10I	5L9
42	ST11I	5L9
41	NOT USED	—
40	ST13I	5M9
39	ST08I	5K9
38	ST06I	5H9
37	ST07I	5J9
36	ST09I	5K9
35	ST04I	5G9
34	ST02I	5F9
33	ST03I	5G9
32	GND	—
31	ST05I	5H9
30	RGLO	3H7
29	RGHO	3A7

28	BSEL001	BF5
27	ASEL001	BC5
26	ASEL000	BA5
25	SSEL040	BL5
24	BSEL040	BL5
23	ASEL040	BK5
22	SSEL001	BC5
21	SSEL030	BK5
20	BSEL030	BK5
19	ASEL030	BJ5
18	SSEL020	BJ5
17	BSEL020	BJ5
16	ASEL020	BJ5
15	SSEL010	BH5
14	BSEL010	BF5
13	ASEL010	BC5
12	BSEL000	BD5
11	VFLG1	6H9
10	CFLG1	6B9
09	2FLG1	6B9
08	LFLG1	6B9
07	GFLG1	6B9
06	RSAYI	8B5
05	GND	—
04	NOT USED	—
03	SSEL000	BA5
02	RSBYI	4M8
01	REQWETO	BH5

MNEMONIC — SHEET LOCATION

CONNECTOR C

63	—	NOT USED
62	4M5	CRLR040
	4N6	CRLR110
	4M5	CRLR050
	4M6	CRLR060
	4M6	CRLR010
	9A7	RAG151
	9A6	RAG141
55	9A6	RAG131
	9A5	RAG121
	9A5	RAG111
	9A3	RAG081
	9A4	RAG091
50	9A4	RAG101
	9A3	RAG071
	9A3	RAG061
	9A2	RAG051
	9A1	RAG041
45	3A7	RD161
	3J7	RD171
	3C7	RD181
	3D7	RD191
	4A7	RD121
40	4B7	RD131
	4C7	RD141
	4D7	RD151
	3K7	RD081
	3L7	RD091
35	3M7	RD101
	3N7	RD111
	3F7	RD041
	3G7	RD051
	3G7	RD061
30	3H7	RD071
	3A7	RD001
	3B7	RD011
	3C7	RD021
	3D7	RD031
25	—	GND
	3A7	RD281
	4B7	RD291
	4C7	RD301
	4D7	RD311
20	3K7	RD241
	3L7	RD251
	3L7	RD261
	3M7	RD271
	3E7	RD201
15	3F7	RD211
	3G7	RD221
	3A7	RD231
	—	GND
	8R1	STRB0
10	4M8	LDRLR0
	4M7	INHCLB0
	—	NOT USED
	—	NOT USED
	BA5	RS001
05	—	GND
	—	GND
	—	GND
	—	GND
01	—	NOT USED

MNEMONIC — SHEET LOCATION

CONNECTOR C

	BLCH140	4C9
	BLCH120	4A9
	BLCH150	4D9
	BLCH130	4B9
	PSW150	6G7
	PSW140	6G7
	PSW120	5D1
100	BLCH090	3J9
	BLCH100	3L9
	BLCH090	3K9
	BLCH110	3M9
	ALCH140	2N7
95	ALCH120	2L7
	ALCH130	2L7
	ALCH150	2N7
	ALCH100	2G7
	ALCH080	2E7
90	ALCH110	2M7
	ALCH090	2E7
	ALCH040	1L7
	ALCH060	1N7
	ALCH070	1R7
85	ALCH050	1L7
	ALCH020	1G7
	ALCH000	1E7
	ALCH030	1N7
	ALCH010	1E7
80	BLCH000	3A9
	BLCH020	3C9
	BLCH030	3D9
	GND	—
	BLCH010	3B9
75	BLCH040	3E9
	BLCH060	3G9
	BLCH070	3H9
	BLCH050	3F9
	CRLR120	4M7
70	CRLR130	4M7
	CRLR140	4M7
	CRLR150	4M7
	CR.R090	4M6
	CRLR100	4M6
64	MNEMONIC	SHEET LOCATION

SHEET LOCATION	ROW 1	TERM NO.	ROW 2	SHEET LOCATION
4N8	GND	24	GND	4N9
4N8	GND	23	GND	4N8
8R1	ACLRO	22	ACNT021	8D4
8D4	ACNT011	21	ACNT001	8D4
8E4	ACNT031	20	EACNT1	8G2
2N6	RSA1	19	INHRACNO	7L1
6C5	ASA1	18	ASB1	6C5
6A8	GFLG1	17	CFLG1	6A8
4N8	RSBY1	16	VFLG1	6H9
6A8	LFLG1	15	INHCLB0	4J7
4N8	LDRLR0	14	STRB0	8J1
5R8	ST15I	13	ST14I	5N8
5N8	ST13I	12	ST12I	5M8
5L8	ST11I	11	ST10I	5L8
5K8	ST09I	10	ST08I	5K8
5J8	ST07I	09	ST06I	5J8
5H8	ST05I	08	ST04I	5H8
5G8	ST03I	07	ST02I	5F8
5F8	ST01I	06	ST00I	5E8
4N7	CRLR120	05	CRLR130	4N7
4N7	CRLR140	04	CRLR150	4N7
4N6	CRLR090	03	CRLR090	4N6
4N6	CRLR100	02	CRLR040	4N5
4N6	CRLR110	01	CRLR050	4N5
4N6	CRLR060	00	CRLR070	4N6

ROW 1 — TERM NO. — ROW 2

CONNECTOR 2

NOTE: THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION:

35-404R07

SHEET INDEX	REV. LEVEL	6	3	1	1	1	5	6	6	1	4
	SHEET NO.	0	1	2	3	4	5	6	7	8	9

REVISIONS

REDRAWN FROM LAYOUT; ADDED - SH 0 & INCLUDED ALL CHANGES PER ECR 3215-04 & -10			
Z	3215-04 3215-10	7-7-72 7-19-72	R01
REVISED SHEET 7.			
Z	3215-15	8-24-72	R02
REVISED SHEETS 1, 6 & 7			
W	3215-22	10-11-72	R03
REVISED SHEET 9			
P2	3215-26	11-22-72	R04
REVISED SHEETS 5 & 6			
P2	3215-30	1-10-73	R05
REVISED SHTS 6 & 7			
Z	3215-39	3-16-73	R06

NOTES 1. ALL C, D, E & F CONNECTORS ARE DIRECT CONTACTS TO THE CPU BOARD, SEE SCHEMATIC 35-403 D08.

NAME	TITLE	DATE
D. BARKER	DRAFT	6-29-72
J.F. FLEMING	CHK	10-9-72
S. MESSINA	ENGR	
R.E. JONES	DIR ENG	

TITLE: MODEL 80 ALU CONNECTOR MAP

TASK NO. 03215 — DWG NO. 35-404R06D08 — SHEET OF 0 - 10

BRUNING 44-231 16042

INTERDATA®

REVISIONS
AS-LOC AS-19H04 WAS TO GND? 19H09 WAS TO X003; 19H10 WAS TO KS16GA; ADDED 19H06 TO A8020
7 | [illegible] 3215-22 | 10-11-72 | RDS

NOTES
1. ALL RESISTORS 330Ω.

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
E ROE	DRAFT	4-14-72	MODEL 80 ALU
	CHK		
	ENGR		
	DIR ENG		TASK NO. 03215 DWG NO. 35-404 R03D08 SHEET OF 1 —

DRAWING 44-231 10043

INTERDATA

NOTES.
1. ALL RESISTORS 330Ω.

NAME	TITLE	DATE
E. ROE	DRAFT	4-18-72
	CHK	
	ENGR	
	DIR ENG	

TITLE. FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DRG NO. 35-404 R01D0B
SHEET 2 OF

BRUNING 44-231 15043

INTERDATA®

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	4-21-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DWG NO. 35-404 R01 D08
SHEET OF 3 –

BRUNING 44 231 15043

INTERDATA®

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	4-28-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DWG NO. 35-404R01008
SHEET OF 4

BRUNING 44-231 15043

INTERDATA®

AREA 04: 12ND-01 NMEMT.
MAP5 A03000

2	JM	35-25-30		1-10-73

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	5-4-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DWG NO. 35-404RC5008
SHEET OF 5

BRUNING 44 231 15043

INTERDATA®

REVISIONS

	REMOVED AT H2, 15T08 WAS TO 15T06, 15T09 WAS TO SUM4(AT B2), 15T10 WAS TO BUS0(AT J16), ALSO AT B3 15TR2-330 WAS TO 15T06; AT H4, 13T03(19-055) WAS TO 16K06, 13T01 WAS TO 16T11, 13T03 WAS TO ILGLO TO 19T07(AT J25). CHANGED -15T WAS 19-057 TO 19-058 ADDED 15T03 § ASSIGN CKT AT H4.	Z	3215-22	10-11-72	R03
	REARR GA - 15T02 NOMENCLATURE WAS RSIGN1, ADDED EDGE 13T03; 15T03 WAS TO 16L05; AT EC4 17K09 WAS TO 17K10; AT GA3, 16T02 WAS TO 15T04 (SUM4) & 16T13 WAS TO 14T05 (AZRO1).	Z	3215-30	1-10-73	R05
	AT LOC H2, 15T06 WAS CONN TO SUM0 (SUM0 NOT USED ANY)	Z	3215-39	3-16-73	R06

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	5-1-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DWG NO. 35-404R06D08
SHEET OF 6 —

BRUNING 44.231 15043

INTERDATA®

REVISIONS			
AT LOC N7, 20T02 WAS TO 20T10; ADDED 20T02 TO 21T06			
F	JM	3215-15	8-24-72 R02
CHANGED AT P5, DESIGNO WAS TO 13T02 (AT GM3); ADDED 21G11 TO 15T02 (AT GM3).			
F	JM	3215-22	10-11-72 R03
AT LOC L4, 20M01 WAS CONN TO 21S01 (TREPO)			
F	JRM	3215-39	3-16-73 R06

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	5-8-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80
ALU

TASK NO. 03215
DWG NO. 35-404R06 DOB
SHEET OF 7-

BRUNING 44-231 15043

INTERDATA®

NOTES

NAME	TITLE	DATE
E ROE	DRAFT	5-9-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80
ALU

TASK NO. 03215
DWG NO. 35-404 R01 008
SHEET OF 8-

BRUNING 44-231 16042

INTERDATA®

REVISIONS			
IC 14D THRU 21D, 14C THRU 21C, 14B THRU 21B, & 14A THRU 21A WERE 19-080			
PE	3215-26	11-22-72	ROY

4G-C RAG04I
47-C RAG05I
48-C RAG06I
49-C RAG07I
52-C RAG08I
51-C RAG09I
50-C RAG10I
53-C RAG11I
54-C RAG12I
55-C RAG13I
56-C RAG14I
57-C RAG15I

13C 19-055 5G
13D 19-062 5G
13B 19-061 5B
13A 19-061 5B
12A 19-061 5B
12B 19-061 5B

RA080
RA090
RA100
RA110
RA120
RA130
RA140
RA150

18D ROM 19-084F25 (768-1024)	17D 19-084F26 (768-1024)	16D 19-084F27 (768-1024)	15D 19-084F28 (768-1024)	14D 19-084F29 (768-1024)	21D 19-084F30 (768-1024)	20D 19-084F31 (768-1024)	19D ROM 19-084F32 (768-1024)
18C 19-084F17 (512-767)	17C 19-084F18 (512-767)	16-C 19-084F19 (512-767)	15-C 19-084F20 (512-767)	14C 19-084F21 (512-767)	21C 19-084F22 (512-767)	20C 19-084F23 (512-767)	19C 19-084F24 (512-767)
18B 19-084F09 (256-511)	17B 19-084F10 (256-511)	16B 19-084F11 (256-511)	15B 19-084F12 (256-511)	14B 19-084F13 (256-511)	21B 19-084F14 (256-511)	20B 19-084F15 (256-511)	19B 19-084F16 (256-511)
18A ROM 19-084F01 (0-255)	17A 19-084F02 (0-255)	16A 19-084F03 (0-255)	15A 19-084F04 (0-255)	14A 19-084F05 (0-255)	21A 19-084F06 (0-255)	20A 19-084F07 (0-255)	19A ROM 19-084F08 (0-255)

(TYP) R26C 330 P5
(TYP) R21C 330 P5

ROM SIZE OPTIONS

CONNECT	1024	768	512	256
A	GND	7	7	7
B	GND	6	7	7
C	GND	GND	GND	GND

NOTES

NAME	TITLE	DATE
E ROE	DRAFT	5-11-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 ALU

TASK NO. 03215
DWG NO. 35-404 RO4 208
SHEET OF 9-

BRUNING 44-231 16042

INTERDATA®

C1 C2 C3 C4

CONNECTOR 0

01VR1

R109F R210F R110F R209F

R107F R208F R108F R207F

R105F R206F R106F R205F

R103F R204F R104F R203F

R106C R103C R219 R99C R98C R95C R94C R93C R88C R86C R84C R83C R82C R81C R80C R79C R78C R77C R75C R73C R71C

02S 02M 02K 02J 02F 02E 02D 02C 02B 02A

03M 03K 03E 03EC1 03B 03A

04S 04M 04K 04J 04F 04E 04D 04C 04CC1 04B 04A

05T 05S 05M 05K 05EC1 05E 05B 05A

06T 06TC1 06S 06M 06K 06J 06F 06E 06D 06C 06B 06A

07M 07K 07E 07B 07A

08S 08M 08K 08J 08F 08E 08EC1 08D 08C 08CC1 08B 08A

09T 09M 09K 09E 09D 09CC1 09B 09A

10T 10S 10M 10K 10EC1 10J

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	6-30-73
	CHK	
	ENGR	
	DIR ENG	

TITLE: FUNCTIONAL SCHEMATIC COMPONENT LOCATER

TASK NO. 03215

DWG NO. 35-404 D08

SHEET OF 10-

BRUNING 44 231 16042

INTERDATA®

10TR2
11TC1
11TR2
11T 11S 11M 11K 11J
11F 11E 11D 11C
12T 12S 12M 12K 12J
12F 12E 12D 12B 12A
13T 13S 13M 13K 13J
13F 13E 13D 13C 13B 13A
14EC1
14T 14S 14M 14K 14J
14F 14E 14D 14C 14B 14A
15KC1
15T 15S 15M 15K 15J
15F 15E 15D 15C 15B 15A
16TC1
16CC1
16T 16S 16M 16K 16J
16F 16E 16D 16C 16B 16A
17T 17S 17M 17K 17J
17F 17E 17D 17C 17B 17A
18T 18S 18M 18K 18J 18H
18F 18E 18D 18C 18B 18A
19EC1
19T 19S 19M 19K 19J 19H
19F 19E 19D 19C 19B 19A
20KC1
20T 20S 20M 20K 20J 20H
20F 20E 20D 20C 20B 20A
20TC3
20TR2
20MR3
20KR3
20KR2
21TC1
21CC1
21T 21S 21M 21K 21J 21H
21F 21E 21D 21C 21B 21A
R45C
R26C
R24C
R13C
C5 C6 C7 C8

NOTES

NAME	TITLE	DATE
E.ROE	DRAFT	6-30-73
	CHK	
	ENGR	
	DIR ENG	

TITLE: FUNCTIONAL SCHEMATIC COMPONENT LOCATER

TASK NO. 03215
DWG NO. 35-404 008
SHEET OF 11 –

BRUNING 44-231 16042

INTERDATA®

TEST POINTS	
CATN	6D2
TMGIA	8M1
KTM	6A8
GSTRTI	1N4
DSTRTI	2B6
LDBRI	9C5
ADBI	7K7
ADAI	7K6
GND	9J8
MNEMONIC	LOC.

(NOTE 1)

(NOTE 1)

CONSOLE OR DISPLAY

CONN	SHEET LOC.	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOC.	CONN
3			24			3
			23			
			22			
			21			
			20			
			19			
			18			
			17			
			16			
			15			
	6A2	ACL	14	LBO	8F8	
	6A2	AC3	13	SRGO	7D6	
	6N4	X1	12	SDO31	7G2	
	6N4	X2	11	SDO21	7G2	
	6N4	X3	10	SDO11	7G2	
	6N4	X4	09	SDO01	7G1	
	7G5	SDO7I	08	X5	6N5	
	8F8	LCO	07	X6	6N5	
	8F6	SLOO	06	SSGLI	8A5	
	7G1	SDO6I	05	POFFO	6A1	
	7G3	SDO5I	04	ESN00	8A4	
	8F7	LAO	03	ESNCO	8A3	
	7G3	SDO4I	02	WAITI	8F6	
	8F7	LDO	01	INITO	6A1	
	8F6	SHIO	00	GND		
CONN	SHEET LOC.	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOC.	CONN

TTY

CONN	SHEET LOC.	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOC.	CONN
2			00			2
			01			
	9N9	GND	02	TN	9N6	
	9N8	RN	03	TDU	9N7	
	9N5	TP	04	RP	9N8	
			05			
			06			
			07			
			08			
			09			
			10			
			11			
			12			
			13			
			14			
			15			
			16			
			17			
			18			
			19			
			20			
			21			
			22			
			23			
			24			
CONN	SHEET LOC.	MNEMONIC (ROW 2)	TERM NO.	MNEMONIC (ROW 1)	SHEET LOC.	CONN

CONN	SHEET LOC.	MNEMONIC (ROW 1)	TERM NO.	MNEMONIC (ROW 2)	SHEET LOC.	CONN
/		P5	41	GND		/
		GND	40	GND		
	6A3	P15	39	TACRO	8E6	
	6A3	N15	38	RACRO	8K6	
			37			
			36			
			35			
			34			
			33			
			32			
			31			
			30			
			29	CA150	1F1	
			28			
			27			
			26			
			25			
			24			
			23			
			22			
			21			
			20			
			19			
	3M1	A140	18	A150	3N1	
	3J1	A120	17	A130	3K1	
	3C1	A100	16	A110	3G1	
	3B1	A080	15	A090	3C1	
	3A6	A060	14	A070	3M6	
	3G6	A040	13	A050	3H6	
	3E6	A020	12	A030	3E6	
	3A6	A000	11	A010	3B6	
	3A9	S140	10	S150	3M9	
	3J9	S120	09	S130	3J9	
	3D9	S100	08	S110	3E9	
	3A9	S080	07	S090	3B9	
	3N9	S060	06	S070	3E9	
	3J9	S040	05	S050	3C9	
	3F9	S020	04	S030	3G9	
	3C9	S000	03	S010	3D9	
	5E3	GCC1	02	LCC1	5E2	
		GND	01	GND		
		P5	00	GND		

CONN	SHEET LOC.	MNEMONIC (ROW 1)	TERM NO.	MNEMONIC (ROW 2)	SHEET LOC.	CONN
0		P5	41	GND		0
		GND	40	GND		
		P15	39	SCCO	5E1	
		N15	38	CCC1	5E3	
	5D4	IAO	37	VCC1	5E4	
	5D2	XPFO	36	DPFO	5D3	
	3M1	B140	35	B150	3N1	
	3J1	B120	34	B130	3K1	
	3E1	B100	33	B110	3F1	
	3B1	B080	32	B090	3C1	
	3L1	B060	31	B070	3N1	
	3H1	B040	30	B050	3J1	
	3D1	B020	29	B030	3F1	
	3A1	B000	28	B010	3B1	
	1J1	KSTBO	27			
	6A6	SCLRO	26	HWO	2H2	
			25	DCRO	1H1	
			24			
	2A7	SYNO	23	ATNOOO	8E7	
	5E7	DACRO	22	ACKO	5E7	
	6N3	CLOTO	21	DAO	5E8	
	5E6	DRO	20	CMDO	5E8	
	5E7	SEO	19	ADRSO	5E6	
	4N5	D140	18	D150	4R5	
	4M5	D120	17	D130	4M5	
	4E5	D100	16	D110	4G5	
	4E5	D080	15	D090	4E5	
	4E5	D060	14	D070	4E5	
	4M5	D040	13	D050	4J5	
	4C5	D020	12	D030	4D5	
	4A5	D000	11	D010	4C5	
	6N5	APFO	10	MMFO	5H5	
			09			
	8E5	DSRLYI	08			
	1N1	MDSL020	07	MS160	1H9	
	1N1	MDSL000	06	MDSL010	1L1	
	1L1	FSL020	05	FSL030	1K1	
	1M1	FSL000	04	FSL010	1G1	
	1E1	STRTO	03	MFINO	1H9	
		P5	02	P5		
		GND	01	GND		
		P5	00	GND		
CONN	SHEET LOC.	MNEMONIC (ROW 1)	TERM NO.	MNEMONIC (ROW 2)	SHEET LOC.	CONN

SHEET INDEX	REV. LEVEL	9	9	9	7	1	9	9	9	9	9
	SHEET NO.	0	1	2	3	4	5	6	7	8	9

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION:
35-405 R09
35-405 F01 R09
35-405 M01 R00
35-405 F01 M01 R00

NOTE:
THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.

REVISIONS

REDRAWN FROM LAYOUT; REV PER:				
DB	PCB 3215-05		7-11-72	R01
REVISED SHEETS 5,6,8 & 9				
F	3215-11		7-31-72	R02
REVISED SHEETS 1 & 8				
F	3215-14		8-23-72	R03
REVISED SHEET 5				
F	3215-18		10-3-72	R04
REVISED SHTS 1,2,3,5,6 & 8				
F	3215-20		10-11-72	R05
REVISED SHEET 6				
F	3215-24		10-23-72	R06
REVISED SHEETS 1,2,3,5,6,7				
F	3215-27		12-5-72	R07
REVISED SHEET 2				
F	3215-29		12-21-72	R08
ADDED MOI INFO; REVISED SHEETS 1,2,5,6,7,8,9				
F	3215-28		2-22-73	R09

NOTES 1. TEST POINTS 'CATN' & 'GND' APPEAR ONLY ON 35-405 M01 & F01 M01 (25-368).

BRUNING 44-231 19042

NAME	TITLE	DATE
D. BARKER	DRAFT	7-17-72
J.F. FLEMING-X	CHK	10-9-72
R.E. SCHUNNEMANN	ENGR	3-9-73
W.F. JAMES	SYS TEST	3-9-73
R.E. JONES	DIR ENG	3-9-73

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU
TASK NO. 03215
DWG NO. 35-405 R09 D08
SHEET OF 0 - 10

INTERDATA®

REVISIONS			
CHANGED - AT LOC K8, 15D10 WAS CONN TO SCLR0A, & 15D13 WAS CONN TO XRPA.			
F	3215-14	8-23-72	R03
CHANGED - AT LOC A5, TERM1 LEAD WAS P/O KT1 & WAS CONNECTED AT 13B10, LOC H3.			
F	3215-20	10-11-72	R05
AT LOC B2, 08B04 WAS CONN TO 07C09 (CP1611); AT B3, 2ND 08 WAS 19-058 -NO-MIG (SCRS 330A TO PS FROM 15C11; AT M3, D0R0 WAS TO 13C01(19-057) - 13C02 WAS TO 13D11; AT K8, 7ND WAS 19-063.			
F	3215-27	12-5-72	R07
AT LOC N2 ADDED 13D21 & NOTE 2.			
F	3215-28	2-22-73	R09

NOTES
1. XRPA, XRPB & XRPC ARE 1K PULLUP RESISTORS TO PS FOR UNUSED GATE/FF INPUTS.
2. 13DR1 APPEARS ONLY ON 35-405 M01 & F01 M01 (25-368).

NAME	TITLE	DATE
E. ROE	DRAFT	2-6-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU

TASK NO. 03215
SERIES NO. 35-405 R09 D08
SHEET OF 1 -

BRUNING 44-231 15043

INTERDATA®

REVISIONS				
ADDED - AT LOC J4, 13F08 $ ASSOC LEADS; AT L1 $ N1, 11F(P4) $ OBE12 $ ASSOC LEADS.				
F	JDM	3215-20	10-11-72	R05
AT LOC B3, 12E11 WAS MARKED TO 13F06 SK 14G; AT F4, 09C04 WAS KYO TO 10C08; AT N5, 08C11 WAS KTO TO 08C06; AT D7, IC 15D WAS 19-063, IC 10E $ 15C WERE 19-055.				
F	JDM	3215-27	12-5-72	R07
AT LOC C2, TCO OPTION WAS TO 12B09, 40 NS; AT J8, REMOVED SIN3 TO 12C4 (1000A) TO 12DR5 (100 Ω) TO GND				
F	JDM	3215-29	12-21-72	R08
AT LOC J2, ADDED 13BR4 $ NOTE 1.				
F	JDM	3215-28	2-22-73	R09

NOTES 1. 13BR4 APPEARS ONLY ON 35-405 M01 & F01 M01 (25-368).

NAME		TITLE	DATE
		DRAFT	
	F	CHK	
		ENGR	
		DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU

TASK NO. 03215
DWG NO. 35-405R09 D08
SHEET 2 OF —

BRUNING 44-231 16042

INTERDATA®

REVISIONS			
AT LOC L2, ADDED GATES 15C03, 14K11 & 14J12 & ASSOC LEADS, GDRI30 WAS DR130; AT LOC J7, DELETED: FSRI 05			
FLSYNO 01 02 03 04 05			
7	3215-20		10-11-72 R05
AT LOC L2, IC 15C WAS 19-055.			
7	3215-27		12-5-72 R07

NOTES

NAME	TITLE	DATE
E. ROE	DRAFT	6-5-72
7	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU

TASK NO. 03215
DOC. NO. 55-405 R07 D08
SHEET OF 3

BRUNING 44-231 16642

INTERDATA®

REVISIONS

B001/3A3 B011/3B3 B021/3C3 B031/3F3 A081/3B3 B081/3B3 A091/3C3 B091/3C3 A101/3E3 B101/3E3 A111/3G3 B111/3F3 DLBI/5H7 DLAI/5H6 B041/3H3 B025/3J3 B061/3L3 B071/3N3 A121/3J3 B121/3H3 A131/3K3 B131/3K3 A141/3M3 B141/3M3 A151/3E3 B151/3N3

12S 19-038 4:1 MUX

12M 19-038 4:1 MUX

12K 19-038 4:1 MUX

12J 19-038 4:1 MUX

GDHL 5H8

GDLL 5H6

13S 19-036 HPD

13H 19-036 HPD

13K 19-036 HPD

13J 19-036 HPD

330 Ω

D000 1110-0 D010 2110-0 2020 1120-0 2030 2120-0 D080 1150-0 D090 2350-0 D100 1160-0 D110 2160-0 2040 1130-0 2050 2130-0 2060 1140-0 2070 2140-0 D120 1170-0 D130 2170-0 D140 1180-0 D150 2180-0 7A0, 7A5

12T 19-065 QUAD 2 TO 1 MUX

12V 19-065 QUAD 2 TO 1 MUX

DCKHL 5E9 DCKLL 5E9 XRDB 6H4 ENTRD 2L2

11T 19-071 HDFF

09T 19-071 HDFF

11V 19-071 HDFF

09V 19-071 HDFF

3C6 DR001 3C6 DR011 3F6 DR021 3G6 DR031 3H4 DR090 3D3 DR090 3B4 DR100 3G3 DR110 3K3 DR041 3K6 DR051 3H6 DR061 3F6 DR071 5H2 DR121 3H4 DR120 5H2 DR131 3L1 DR130 5H2 DR141 3L3 DR140 5H1 DR151 3R3 DR150

NOTES

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC MODEL 80 IOU

TASK NO. 0321.5

DWG NO. 35-405 R01 D08

SHEET 4 OF —

BRUNING 44-231 18042

INTERDATA®

REVISIONS				
CHANGED 15T (19-059) INTO 14M (19-058) AND ADDED GATE 14J ON OUTPUT (GACKI) IN AREA K7. REMOVED CO-ORDINATION ON ACKO TO SHT. 8 IN AREA R7				
DB	JWM	32215-11	7-31-72	R02
AT B9, ADDED 10F06 GATE; 15K10 & 11 WERE TO RDWDH1				
F	JWM	32215-18	10-3-72	R04
AT N9, ADDED 10V03, 06, 08 & 11; 15S12 WAS TO DCKL1 & 15S08 WAS TO DCKH1				
F	JWM	32215-20	10-11-72	R05
AT LOC M6-M8, IC 14V & AT NEAR 19-036 W/ 330-Ω PULLUPS TO P5 ON ALL OUTPUTS.				
F	JWM	32215-27	12-5-72	R07
AT LOC J9, 15T11 WAS N/C TO KTO; ADDED NOTE 1.				
F	RPS	32215-28	2-22-73	R09

NOTES
1. KTO & KC1 APPEAR AS SHOWN ONLY ON 35-405 M01 & F01 M01 (25-368); CIRCUIT APPEARS ON 35-405 M00 & F01 M00 (25-297) THUS:

NAME	TITLE	DATE
	DRAFT	
7	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU
TASK NO. 03215
DWG NO. 35-405 R09 DOB
SHEET OF 5 –

BRUNING 44-231 16042

INTERDATA®

REVISIONS				
ADDED; GATE 1ST IN AREA BB, GATES 04E IN AREA'S CB & DB				
DB	3215-11		7-31-72	R02
AT LOC H8, 04CR1 WAS 475Ka				
F	3215-24		10-11-72	R05
AT LOC L3 - 14V02 WAS AFDT) TO 04B02; 14V01 WAS TO 04B05(25) F/G SCLRO.				
F	3215-24		10-23-72	R06
AT LOC F4, 02AR3 WAS 47Ω; AT M3, 2C 14V WAS 19-036 WITH 330Ω PULLUP TO P5 ON OUTPUT.				
F	3215-27		12-5-72	R07
AT LOC B1, C1, D1, E1: 05AR1 WAS: 05AD2, 23-001(-10); 06BR2 WAS 1K; 06BC2 WAS 1000 PF; ADDED 04BR3, 04BR4, GATES 04B02, 04B04 (NOTE2); AT LOC H1, ADDED STRAP FROM E4 TO F6.				
F	3215-28		2-22-73	R09

NOTES
1. ASTERISK * INDICATES COMPONENT NOT NORMALLY EQUIPPED ON 35-405M00 & F01M00; CIRCUIT ALWAYS APPEARS ON 35-405M01 & F01M01.
2. INITO CIRCUIT APPEARS ONLY ON 35-405M01 & F01M01 (25-368); CIRCUIT IS ON 35-405M00 & F01M00(25-297) THUS:



NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU
TASK NO. 03215
DWG NO. 35-405R09D08
SHEET OF 6

BRUNING 44-231 16042

INTERDATA®

REVISIONS			
AT LOC B6-B8, IC 05K WAS 19-016; AT E8, IC 05M12 WAS 05K02; AT H8, 04M12 WAS 05K03; AT H6, 04K05 WAS SR680 TO 04K06, 03K03 WAS SR680 TO 05K03.			
F	JAM	3215-27	12-5-72	R07
AT LOC H1 & F5, ADDED OPTIONS E,F,G, H,J,K; GATE 03K08; AT H1, 03T03 WAS TO 03T11; AT F3 02M01 WAS TO 03S08; ADDED NOTE 2.			
F	RPS	3215-28	2-22-73	R09

NOTES
1. SOLID CONNECTION FOR NORMAL TTY CONTROLLER; DASHED OPTION WHEN DEVICE ADDRESS X'02' IS USED FOR ANOTHER I/O CONTROLLER; APPEARS ONLY ON 35-405M00 & F01M00 (25-297).
2. OPTIONS E,F,G & H,J,K & GATE 03K08 APPEAR ONLY ON 35-405M01 & F01M01; ADDRESS '02' IS CHANGED TO '82' WITH DASHED OPTION.

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
REDWARDS	DRAFT	7-12-72	MODEL 80 IOU
	CHK		
	ENGR		
	DIR ENG		TASK 03215 ENG. NO. 35-405R09 00B SHEET OF 7-

BRUNING 44-231 16042

INTERDATA®

REVISIONS				
REMOVED 1000 PF CAPS 04AC1 & 04AC2 IN AREA A3 FROM 103-3 & 104-3 TO GND, REMOVED STAKES 01V-A ON ACKO, 01V-B ON 00V-01, 01V-C ON RACKO. REMOVED ACKO CO-ORDINATION TO SHT. 5R7, ADDED 01VC6 & 01TR1 IN AREA K7				
08	JW	3215-11	7-31-72	R02
AT H9 - 00V03 WAS TO 00H06(E1); REMOVED 00V08, 00V01 & 00AR6.				
F	JWI	3215-14	8-23-72	R03
AT A3 - ADDED 05A03, 04AC1&C2				
F	JWI	3215-20	10-11-72	R05
AT 40C D3, 03B07 WAS 9J6 XRPC - ADDED TP 'CATN' & 02A03; AT 40C A3, 05B09 WAS TO 05A10 - ADDED CONN TO 'SCLR0'; AT 40C H8, ADDED DIRECT CONN'SATNO' 00K08 TO 00M14; ADDED NOTES 1 & 2.				
F	RK	3215-28	2-22-73	R09

NOTES
1. GATED SATNO APPEARS ONLY ON 35-405M00 & F01M00 (25-297); DIRECT CONNECTION IS MADE ONLY ON 35-405M01 & F01M01 (25-368).
2. TEST POINT 'CATN' & SCLR0 CONN(05B09) APPEAR ONLY ON 35-405M01 & F01M01 (25-368); 05B09 IS CONN. TO ESNC0(05B10) ON 35-405M00 & F01M00.

NAME	TITLE	DATE	TITLE: FUNCTIONAL SCHEMATIC MODEL 80 IOU
P. EDWARDS	DRAFT	7-13-72	
	CHK		
	ENGR		
	DIR ENG		TASK NO 03215
			DWG NO 35-405R09 008 SHEET OF 8

BRUNING 44-231 16042

INTERDATA®

REVISIONS				
ADDED GATE 02H IN AREA E8, REMOVED CONNECTION TO DDO FROM 04H PINS 02 & 13				
DB	JM	ECR 32185-11	7-31-72	R02
AT LOC J8, ADDED (TP) GND AND ASSOC NOTE 1.				
AT	RS	32155-28	2-22-73	R04



NOTES 1. TEST POINT 'GND' APPEARS ONLY ON 35-405 M01 & F01 M01 (25-368)

NAME	TITLE	DATE
REDWARDS	DRAFT	7-19-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 IOU

TASK NO. 03215 SHEET 9 OF
DWG NO. 35-405R09D08

BRUNING 44-231 16042

REVISIONS

ADDED & CHANGED COMPONENT LOCATIONS TO REFLECT NEW COPPER					
DB	AW	3215-05		7-7-72	R01
REMOVED COMPONENTS IN POSITIONS 04AC1, 04AC2, 06AR3. ADDED STRAP IN POSITION 06AR3					
DB		3215-11		7-21-72	R02
ADDED 04AC1, 04AC2 & 05AD3					
¥		3215-20		10-13-72	R03
OPTION STAKES B121, B131, B141, B151, PA0, PB0, PC0 & PD0 REARRANGED TO AGREE WITH SCHEMATIC & COPPER					
Z		3215-28		2-22-73	R04
7		3215-37		3-6-73	R06

DO NOT MANUFACTURE W/O AUTH.

SUPERSEDED
BY PART NO. 35-405 M01 D12
PER ECN NO. 3215-37
BY ___ DATE 3-6-73



NOTES

PRE PRODUCTION APPROVAL		INIT.	DATE
	DEV		3-7-72
	PROD		3-8-72

NAME	TITLE	DATE
	DRAFT	3-3-72
J.F. FLEMING	CHK	6-30-72
S. MESSINA	ENGR	
M. FLICHS	Q.C.	
R.E. JONES	MGR. ENG.	

TITLE: INFORMATION REFERENCE DESIGNATIONS MODEL 80 IOU

TASK NO. 03215

DWG. NO. 35-405R06F12

SHEET 1 OF 1



NOTE 1- PATH SHOWN IS FOR B-BUS STRAPS USED ON "POUT" OPTION (NOT NORMALLY EQUIPPED).

DECOUPLING CAP. TYP-ALL UNSPEC.

NOTE: DIODES EQUIV=

REVISIONS

PRE PRODUCTION APPROVAL	INIT	DATE
DEV	JF	2-14-73
PROD	JF	2-21-73

NAME	TITLE	DATE
J.F. FLEMING	DRAFT	2-15-73
H. MATTER GEN	CHK	3-8-73
R.F. SCHUNNEMAN	ENGR	3-9-73
H. ROSS	Q.C.	3-26-73
R.E. JONES	DIR ENG	3-26-73

TITLE: COMPONENT LOCATER MOD 80 IOU

TASK NO. 03029 | SHEET OF 1 - 1

DWG NO. 35-405M01 D/2


INTERDATA
R69 100
C58 470PF
PHWO
R28 180
P5
R34 470
MSCO
AD1
HWO
CLG1
R48 1K
SX1
DXO
BSYO
R42 1K
DLG1
DO81
DO91
DI01
DI11
DI21
DI31
DI41
DI51
DO80
DO90
DI00
DI10
DI20
DI30
DI40
DI50
ATSYNO
DATA LINES 08-15
PHWI
PHWOA
AARI51
ATSYNO
MSCO
ENDLI
AARI50
BSY1
WT1
ACK1
BSYO
SRI
DRI
SRG1
SRGO
BUSYO
UARRHO
UARRLO
AARI21
AARI31
AARI41
AARI11
ADRSIA
NOTE 1
NOTE 2
DATA INPUTS OUTPUT
STROBE 1
SELECT A
SELECT B
STROBE 2
DATA INPUTS OUTPUT
19-038
4 TO 1 MULTIPLEXOR
R66 1K
R17 330
R11 330
R15 330
R12 330
R13 330
R16 330
R14 330
R5 330
PRIVATE DATA LINES 08-15
NOTES 1. PREFERRED ADDRESS X'F0'
ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 MO2 SELECTOR CHANNEL.
NAME
W ZILLGER
R CERO
D.FRANKENBERGER
N. MACI
R.E. JONES
TITLE
DRAFT
CHK
ENGR
SY. TST
DIR ENG
DATE
10-5-71
2-6-73
2-7-73
2-7-73
TITLE N.S SELECTOR CHANNEL
TASK NO 03073
DWG NO 02-232 MO1 D08
SHEET OF 1-7
BRUNING 44.231 15043



NOTES
ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 MO2 SELECTOR CHANNEL.

NAME	TITLE	DATE
W ZILLGER	DRAFT	10-5-71
	CHK	
	ENGR	
	DIR ENG	

TITLE: NS SELECTOR CHANNEL

TASK NO. 03075
DWG NO. 02-232 MO1 D08
SHEET OF 2-7

INTERDATA®

CIRCUIT NOTES

MAP FOR EDX (END OF DATA XFER)

	WTO	WTI	
MCH0	000 SSX	100 SSX	AAR150 (EVEN)
	001 RBA	101 SREQ,SSX,LDB	AAR151 (ODD)
MCH1	011 CBSY	111 SREQ,LDB	
	010 CBSY	110 SREQ,LDB	AAR150 (EVEN)

MAP FOR EMX (END MEM. XFER)

	WTO	WTI
MCH0	SREQ,SSX,LDB	RBA
MCH1	SREQ,SSX,LDB	RBA

MAP FOR EBS (END BSY SET)

WTO	WTI
SREQ	SSX

BUFFER ACTIVE FF

BUSY FF

MUX/SELCH FF

ONE SHOT

WRITE FF

STATUS REQ FF

DATA XFER FF

BRANCH GATES

NOTES
ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 M02 SELECTOR CHANNEL.

NAME	TITLE	DATE
W ZILLGER	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE: NS SELECTOR CHANNEL

TASK NO. 03075 | DWG NO. 02-232M01 D08 | SHEET OF 3-7

INTERDATA®

NOTES

ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 MO2 SELECTOR CHANNEL

NAME	TITLE	DATE
N ZILLGER	DRAFT	10-5-71
	CHK	
	ENGR	
	DIR ENG	

TITLE: NS SELECTOR CHANNEL

TASA NO. 03075 | DWG NO. 02-232 MO1D08 | SHEET OF 4-7

BRUNING 44 231 15043

INTERDATA®





NOTES

ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 MO2 SELECTOR CHANNEL.

NAME	TITLE	DATE	TITLE
W ZILLGER	DRAFT	10-5-71	SELECTOR CHANNEL
	CHK		
	ENGR		
	DIR ENG		TASK NO. 03075
			DWG NO. 02-232M01D08
			SHEET 5 OF 7

BRUNING 44 231 15043

INTERDATA®

DATA REG HIGH

DATA BUFFER

DATA REG LOW

DATA BUFFER

4R4,H1 ENMS1

210-1 MS000 — 58 19-015 HG

1H3,H2 PD081 — 5 19-043 OC — 4 19-015 HG

1H2 PHWOA

2H1 PDR000

109-1 MS010 — 58 19-015 HG

1H4,H3 PD091 — 5 19-043 OC — 4 19-015 HG

2H2 PDR010

209-1 MS020 — 58 19-015 HG

1H4,H4 PD101 — 5 19-043 OC — 4 19-015 HG

2H3 PDR020

108-1 MS030 — 58 19-015 HG

1H5,H5 PD111 — 5 19-043 OC — 4 19-015 HG

2H4 PDR030

208-1 MS040 — 58 19-015 HG

1H6,H6 PD121 — 18 19-043 OC — 4 19-015 HG

2H5 PDR040

107-1 MS050 — 58 19-015 HG

1H7,H7 PD131 — 18 19-043 OC — 4 19-015 HG

2H6 PDR050

207-1 MS060 — 59 19-015 HG

1H7,H8 PD141 — 18 19-043 OC — 17 19-057 SG

2H7 PDR060

106-1 MS070 — 59 19-015 HG

1H8,H9 PD151 — 18 19-043 OC — 17 19-057 SG

2H8 PDR070

208-1 MS040 — 19 19-016 HG

1H6,H6 PD121 — 18 19-043 OC — 4 19-015 HG

2H5 PDR040

107-1 MS050 — 19 19-016 HG

1H7,H7 PD131 — 18 19-043 OC — 4 19-015 HG

2H6 PDR050

207-1 MS060 — 19 19-016 HG

1H7,H8 PD141 — 18 19-043 OC — 17 19-057 SG

2H7 PDR060

106-1 MS070 — 19 19-016 HG

1H8,H9 PD151 — 18 19-043 OC — 17 19-057 SG

2H8 PDR070

3G8 LDRH0

3G9 LDRH1

54 19-036 HP

R7 470Ω P5

DS J 1 7 19-045 K 0 DC 03 — 15 NC

DS J 1 8 19-045 K 0 DC 03 — 14 NC

DS J 1 20 19-045 K 0 DC 08 — 10 NC

DS J 1 21 19-045 K 0 DC 08 — 10 NC

D 9 0 19-027 T 1 — 01 NC

D 9 0 19-027 T 1 — 14 NC

D 9 0 19-027 T 1 — 11 NC

D 9 0 19-027 T 1 — 08 NC

D 22 0 19-027 T 1 — 01 NC

D 22 0 19-027 T 1 — 14 NC

D 22 0 19-027 T 1 — 11 NC

D 22 0 19-027 T 1 — 08 NC

MD000 229-1 — 24 19-036 HP — 26 19-036 HP — DB001 1K3

MD010 130-1 — 24 19-036 HP — 26 19-036 HP — DB011 1K4

MD020 230-1 — 24 19-036 HP — 26 19-036 HP — DB021 1K5

MD030 131-1 — 24 19-036 HP — 26 19-036 HP — DB031 1K5

MD040 231-1 — 23 19-036 HP — 25 19-036 HP — DB041 1K6

MD050 132-1 — 23 19-036 HP — 25 19-036 HP — DB051 1K7

MD060 232-1 — 23 19-036 HP — 25 19-036 HP — DB061 1K8

MD070 133-1 — 23 19-036 HP — 25 19-036 HP — DB071 1K9

LDB1 R9,3E7

CDR0 R9,4R2

A1 ENMS1

206-1 MS080 — 59 19-015 HG

A1 PD081 — 47 19-015 HG

205-1 MS090 — 59 19-015 HG

A2 PD091 — 47 19-015 HG

205-1 MS100 — 59 19-015 HG

A3 PD101 — 65 19-015 HG

104-1 MS110 — 59 19-015 HG

A4 PD111 — 65 19-015 HG

204-1 MS120 — 70 19-015 HG

A5 PD121 — 65 19-015 HG

3A1 PDR120

103-1 MS130 — 70 19-015 HG

AG PD131 — 65 19-015 HG

3A1 PDR130

203-1 MS140 — 70 19-015 HG

A7 PD141 — 65 19-015 HG

3A1 PDR140

102-1 MS150 — 70 19-015 HG

A8 PD151 — 65 19-015 HG

3A1 PDR150

3J9 LDRL0

54 19-036 HP

R35 470Ω P5

57 19-016 HG — 56 19-045 K — 55 19-045 K — 67 19-045 K — 66 19-045 K — 68 19-016 HG

DS J 1 56 19-045 K 0 DC 03 — 15 NC

DS J 1 55 19-045 K 0 DC 08 — 10 NC

DS J 1 67 19-045 K 0 DC 03 — 14 NC

DS J 1 66 19-045 K 0 DC 08 — 10 NC

D 44 0 19-027 T 1 — 01 NC

D 44 0 19-027 T 1 — 14 NC

D 44 0 19-027 T 1 — 11 NC

D 44 0 19-027 T 1 — 08 NC

D 33 0 19-027 T 1 — 01 NC

D 33 0 19-027 T 1 — 14 NC

D 33 0 19-027 T 1 — 11 NC

D 33 0 19-027 T 1 — 08 NC

ENMDR1 4RG

ENMDW1 4R3

MD080 233-1 — 10 19-036 HP — 12 19-036 HP — DB081 1K3

MD090 134-1 — 10 19-036 HP — 12 19-036 HP — DB091 1K4

MD100 234-1 — 10 19-036 HP — 12 19-036 HP — DB101 1K5

MD110 135-1 — 10 19-036 HP — 12 19-036 HP — DB111 1K6

MD120 235-1 — 11 19-036 HP — 13 19-036 HP — DB121 1K6

MD130 136-1 — 11 19-036 HP — 13 19-036 HP — DB131 1K7

MD140 236-1 — 11 19-036 HP — 13 19-036 HP — DB141 1K8

MD150 137-1 — 11 19-036 HP — 13 19-036 HP — DB151 1K9

LDB1 G9

CDR0 G9

NOTES
ALL APPARATUS ON THIS SHEET IS LOCATED ON 35-391 M02 SELECTOR CHANNEL.

NAME	TITLE	DATE
W ZILLGER	DRAFT	10-5-71
	CHK	
	ENGR	
	DIR ENG	

TITLE NS SELECTOR CHANNEL

TASK NO. 03075

DWG NO. 02-232M01 DC8

SHEET OF 6 - 7

BRUNING 44-231 15043

INTERDATA®



BACK PANEL PIN INDEX			
MNEM.	LOC.	MNEM.	LOC.
ACTO	4H1	MD130	GR6
ADRSO	4B8	MD140	GR7
ATNO	4F1	MD150	GR8
CLO70	4B6	MS000	GA1
CMDO	4B8	MS010	GA2
DO00	2A1	MS020	GA3
DO10	2A2	MS030	GA4
DO20	2A3	MS040	GA5
DO30	2A4	MS050	GA6
DO40	2A5	MS060	GA7
DO50	2A6	MS070	GA8
DO60	2A7	MS080	GH1
DO70	2A8	MS090	GH2
DO80	1A3	MS100	GH3
DO90	1A4	MS110	GH4
DI00	1A5	MS120	GH5
DI10	1A6	MS130	GH6
DI20	1A6	MS140	GH7
DI30	1A7	MS150	GH8
DI40	1A8	PADRSO	4F8
DI50	1A8	PATNO	4B1
DAO	4B7	PCL070	4F6
DRO	4B7	PCMDO	4F8
ENO	4H1	PDO00	2F1
HWO	1D1	PDO10	2F2
INHO	4H5	PDO20	2F3
MA000	5R1	PDO30	2F4
MA010	5R1	PDO40	2F5
MA020	5R2	PDO50	2F6
MA030	5R2	PDO60	2F7
MA040	5R3	PDO70	2F8
MA050	5R3	PDO80	1R4
MA060	5R4	PDO90	1R4
MA070	5R4	PDI00	1R5
MA080	5R5	PDI10	1R6
MA090	5R6	PDI20	1R7
MA100	5R6	PDI30	1R7
MA110	5R7	PDI40	1R8
MA120	5R7	PDI50	1R9
MA130	5R8	PDAO	4F7
MA140	5R8	PDRO	4F8
MD000	6G1	PHWO	1A1
MD010	6G2	PSRO	4F6
MD020	6G3	PSYNO	4B5
MD030	6G4	PTACKO	4F2
MD040	6G5	RACKO	4B3
MD050	6G6	REQO	4P5
MD060	6G7	SCLRO	4H4
MD070	6G8	SRO	4B6
MD080	6R1	SYNO	4F5
MD090	6R2	TACKO	4H3
MD100	6R3	TACO	4R1
MD110	6R4	WRTOA	4R3
MD120	6R5		

BACK PANEL MAP			
ROW 1	ROW 2	TERM NO.	CONN.
P5	GND	41	1
GND	GND	40	
		39	
		38	
MD150		37	
MD130	MD140	36	
MD110	MD120	35	
MD090	MD100	34	
MD070	MD080	33	
MD050	MD060	32	
MD030	MD040	31	
MD010	MD020	30	
	MD000	29	
		28	
		27	
SCLRO	PHWO	26	
		25	
		24	
PSYNO	PATNO	23	
	PTACKO	22	
PCL070	PDAO	21	
PDRO	PCMDO	20	
PSRO	PADRSO	19	
PDI40	PDI50	18	
PDI20	PDI30	17	
PDI00	PDI10	16	
PDO80	PDO90	15	
PDO60	PDO70	14	
PDO40	PDO50	13	
PDO20	PDO30	12	
PDO00	PDO10	11	
WRTOA	MS000	10	
MS010	MS020	09	
MS030	MS040	08	
MS050	MS060	07	
MS070	MS080	06	
MS090	MS100	05	
MS110	MS120	04	
MS130	MS140	03	
MS150		02	
GND	GND	01	
P5	GND	00	
P5	GND	41	0
GND	GND	40	
	REQO	39	
	ENO	38	
ATCO	TACO	37	
		36	
		35	
		34	
MA130	MA140	33	
MA110	MA120	32	
MA090	MA100	31	
MA070	MA080	30	
MA050	MA060	29	
		28	
		27	
SCLRO	HWO	26	
		25	
		24	
SYNO	ATNO	23	
RACKO	TACKO	22	
CLO70	DAO	21	
DRO	CMDO	20	
SRO	ADRSO	19	
DI40	DI50	18	
DI20	DI30	17	
DI00	DI10	16	
DO80	DO90	15	
DO60	DO70	14	
DO40	DO50	13	
DO20	DO30	12	
DQ00	DO10	11	
MA030	MA040	10	
MA020		09	
		08	
MA010		07	
MA000		06	
		05	
INHO		04	
		03	
		02	
GND	GND	01	
P5	P5	00	

TEST POINT INDEX		
DESIG	MNEM	LOC.
A	ADI	2L6
B	WTI	3G5
C	SXI	3G6
D	MSCO	3G4
E	BSYO	3B3
F	ENMDWI	4S3
G	REQI	4S5
H	DXI	3G7
I	SELI	4L3
J	ENMSI	4S4
K	ENMDRI	4S6

SUPPLEMENTARY INFORMATION

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION

NS SELCH	35-391M02

NOTES

NAME	TITLE	DATE
W ZILLGER	DRAFT	10-13-71
	CHK	
	ENGR	
	DIR ENG	

TITLE: NS SELECTOR CHANNEL

TASK NO. 03075

DRWG NO. 02-232M01D08

SHEET 7 OF 7

BRUNING 44-231 15043

SHEET LOCATION	ROW 2	TERM LOC	ROW 1	SHEET LOCATION
IN4	GND	24	DL160	9R5
		23	DL140	6S7
		22	DL150	6S9
		21	DL130	6S5
		20	DL120	6S3
		19	DL100	6H5
		18	DL110	6H8
		17	DL090	6H3
		16	DL080	6H1
		15	DL070	5S9
		14	DL060	5S7
		13	DL050	5S5
		12	DL040	5S3
		11	DL030	5H8
		10	DL020	5H5
		09	DL010	5H3
		08	DL000	5H1
		07	P5S	IN6
IN4	GND	06	SROB	2N2
IN2	P15	05	P15	IN2
IN4	GND	04	P5	IN3
IN4	GND	03	P5	IN3
IN3	P24	02	P24	IN3
IN4	GND	01	P22	IN2
IN4	GND	00	P22	IN1

CONN 4

SHEET LOCATION	ROW 2	TERM LOC	ROW 1	SHEET LOCATION
IN4	GND	24	GND	IN4
7E4	AB020	23	AB031	7E5
9G9	AB130	22	AB061	7E9
BM1	AB070	21	AB051	7E8
7E6	AB040	20	AB081	BM3
9G5	AB110	19	AB101	9G3
9G2	AB090	18	AB121	9G7
792	STRB20	17	STRB30	7G2
791	STRB00	16	STRB10	7G1
7E5	AA0218	15	AA0318	7E6
782	STRA00	14	STRA10	7G3
793	STRA20	13	STRA30	7G3
7E8	AA050	12	AA101	9G4
BM2	AA070	11	AA041	7E7
7E9	AA060	10	AA081	BM3
9G2	AA090	09	AA131	9J9
9G6	AA110	08	AA121	9G7
2A2	ENDCYLO	07	MWRTOA	BR7
IN4	GND	06	EADO	3K8
		05	FECLKO	3A9
		04	P3	9V9
		03	GRI	4R6
9R6	MRSTOA	02	P22	IN1
IN2	P8	01	P8	IN3
IN5	P5S	00	P5S	IN5

CONN 3

SHEET LOCATION	ROW 2	TERM LOC	ROW 1	SHEET LOCATION
IN5	GND	12	WSB1	8A3
		11	WSD1	8A4
		10	WSA1	8A3
		09	WSC1	8A4
		08	MSK30	8A6
		07	MSK20	8A6
		06	MSK00	8A5
		05	MSK10	8A5
		04	BP020	8A8
		03	BP010	8A8
IN5	GND	02	BP000	8A9
8A9	WEBL0	01	WCLKO	8A7
8F7	PONO	00	PRFLO	8R9

CONN 2

CONN 1

SHEET LOCATION	ROW 1	TERM LOC	ROW 2	SHEET LOCATION
1K3	P5	41	GND	1K5
1K4	GND	40	GND	1K5
1K2	P15	39	P22	1K2
—	N15	38	P5S	1K5
6J6	CD141	37	CD151	6J8
6J2	CD121	36	CD131	6J4
6A6	CD101	35	CD111	6A8
6A2	CD081	34	CD091	6A4
5J6	CD061	33	CD071	5J8
5J2	CD041	32	CD051	5J4
5A6	CD021	31	CD031	5A8
5A2	CD001	30	CD011	5A4
3A4	CA140	29	CA150	—
9A6	CA120	28	CA130	9A8
9A3	CA100	27	CA110	9A5
BF3	CA080	26	CA090	9A1
7A9	CA060	25	CA070	BF1
7A6	CA040	24	CA050	7A8
7A4	CA020	23	CA030	7A5
		22		
7A1	CA000	21	CA010	7A7
3A3	CREQO	20	CFTCHO	2A2
3R4	CRDYO	19	CWRTO	BE8
—	A140	18	A150	—
—	A120	17	A130	—
—	A100	16	A110	—
—	A080	15	A090	—
—	A060	14	A070	—
—	A040	13	A050	—
—	A020	12	A030	—
—	A000	11	A010	—
BF9	WRTOA	10	MSD000	5A1
5A3	MSD010	09	MSD020	5A5
5AB	MSD030	08	MSD040	5J1
5J3	MSD050	07	MSD060	5J5
5J7	MSD070	06	MSD080	6A1
6A3	MSD090	05	MSD100	6A5
6AB	MSD110	04	MSD120	6J1
6J3	MSD130	03	MSD140	6J5
6J8	MSD150	02	SP7	—
1K4	GND	01	GND	1K4
1K3	P5	00	GND	1K4

CONN 0

SHEET LOCATION	ROW 1	TERM LOC	ROW 2	SHEET LOCATION
1K3	P5	41	GND	1K5
1K4	GND	40	GND	1K5
1K2	P15	39	REQO	2A5
—	N15	38	ENO	2A9
3N2	IAO	37		
3R7	IPFO	36	OPFO	3R7
~~2A4~~	~~MBDCO~~	35	BI50	—
~~2A3~~	~~MB000~~	34	~~MB010~~	~~2A3~~
9AB	MA130	33	MA140	3A7
9A5	MA110	32	MA120	9A7
9A2	MA090	31	MA100	9A3
8F2	MA070	30	MA080	8F3
7A8	MA050	29	MA060	7A9
		28		
		27	PVMDO	8F7
9K7	SCLRO	26		
~~3A3~~	~~CBDEO~~	25		
~~3A1~~	~~CB000~~	24	~~CB010~~	~~3A2~~
7A5	MA030	10	MA040	7A7
7A4	MA020	09	SP5	—
—	SP6	08	SP4	—
7A3	MA010	07	SP3	—
7A1	MA000	06	SP2	—
	PARO	05	SP1	—
3N5	INHO	04	P5S	1K5
		03	P22	1K1
1K3	P5	02	P5	1K3
1K4	GND	01	GND	1K3
1K3	P5	00	GND	1K3



TEST POINT DIAGRAM

TABLE 1 .1MF CAPACITORS TO P5S			
06AC1	06CC1	06EC1	10KC1
08AC1	08CC1	08EC1	07MC1
10AC1	10CC1	10EC1	09MC1
05BC1	05DC1	07FC1	11MC1
07BC1	07DC1	06HC1	
09BC1	09DC1	08HC1	
11BC1	11DC1	07JC1	

MBC/MSU CABLE DESCRIPTION	CABLE PART NO.
LEFT	17-191F XX
RIGHT	17-212F XX

F01 - 16KB
F02 - 32KB
F03 - 48KB
F04 - 64KB

SUPPLEMENTARY INFORMATION

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION

35-407R16

NOTE:

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THIS DOCUMENT

REVISIONS

PRT PRODUCTION APPROVAL	DEV PROD	ANS.	DATE	
REVISED TO AGREE WITH CHANGES ON 35-407 & 35-429.				
KM	3214-28 & 29		12-26-72	R01
REVISED SHEET 3.				
	3214-27		1-19-73	R02
REVISED SHEETS 1, 2, 4 & 7				
	3214-28		1-31-73	R03
REVISED SHTS 2, 3, 4, 7, 8				
KM	3214-30		3-30-73	R04
FUNCTION FOR 202-3 WAS NOT SPEC. REVISED SHTS 2, 3, 4, 8 & 9				
KM	3214-31		3-30-73	R05
ADDED: SHEET 10, 11, NOTE 2, CABLE INFO. REVISED SHTS. 2, 3, 4, 8 & 9				
DB	3214-35		5-1-73	R06
ADDED: SHEET 9 AREA 42 ADDED NOTE CONCERNING M-438; SHEET 7 ADDED NOTE 1; SHEET 10 ADDED NOTE 2; SHEET 8 AREA 62 ADDED FETCH1; SHEET 3 AREA A4 ADDED FETCH1				
	3214-40		5-25-73	R07
REVISED SHTS 2, 3 & 4				
	1968		8-9-73	R08
REVISED SHTS 3, 4, & 7				
	1968		9-5-73	R09
REVISED SHTS 1, 2, 3, 4, & 8				
	1968		10-18-73	R10
REVISED SHT 10				
	2018		12-10-73	R11
REVISED SHTS 1, 2 & 3				
	2047		1-28-74	R12

SHEET INDEX	REV. LEVEL	12	9	10	8	1	1	5	5	4	2	0
	SHEET NO.	1	2	3	4	5	6	7	8	9	10	11

NOTES
1. .1MF CAPACITORS NOT SPECIFIED IN TABLE 1 WILL GO TO P5
2. ALL P.C. BOARD ASSYS BUILT PRIOR TO 35-407R11 SHALL BE EQUIPPED WITH 35-429 DAUGHTER BOARDS (SHT. 7). ALL ASSYS BUILT 35-407R11 OR HIGHER REV. SHALL BE EQUIPPED WITH 35-478 DAUGHTER BOARDS (SHEET 10).

NAME	TITLE	DATE
B GRAY	DRAFT	10-17-72
J F FLEMING	CHK	7-2-73
L PEZZI	ENGR	7-2-73
N. MASSI	TEST	7-2-73
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO 35-407 R12 D08
SHEET OF 1-11

BRUNING 44-231 16042

INTERDATA®

REVISIONS

REDRAWN FOR REDESIGN FOR PREVIOUS REVISIONS SEE VOID ROE COPY IN FILE.

HM	3214-30	3-30-73		R03

AREA D1, 08H-02 WAS CONNECTED TO 06S-10 00B WAS NOT SPEC. AREA F9, '08K0' WAS 'X114'; AREA F1, 07H-06 WAS NC. AREA L8, 035-07, 035-02, 035-09 WERE NOT SPEC.

HM	3214-31	3-30-73		R04

ADDED: CO-ORDINATIONS FOR MPSTO IN AREA A7 GOING TO SAT. 10. ADDED NOTE 2. CHANGED: SCSTRIA IN AREA N6 CO-ORDINATION 3F3 WAS 3B5. ADDED CO-ORDINATION 3A5 TO SCAIA IN AREA N7. SDSTRI IN AREA N5 CO-ORDINATION 3F4 WAS 3A6. ADDED CO-ORDINATION 3A6 TO SCAIB IN AREA N8.

DB	3214-35	5-1-73		R05

AREA G2; IC 06F PIN 08, WAS N.C.

	3214-40	5-25-73		R06

AREA N8: IC 02K WAS 06F, PINS 12 & 13, 19-057

	1905	8-9-73		R07

AREA A6 4J1 WAS 3H4, DRFI WAS X167

	1968	10-18-73		R08

LOC. B3 DELETED 3 GATES OUTPUTS, 03S-10, 12 & 8. ALSO RUNS MB000, MB010, MB020 MB001, MB011 & MB021

B	2047	1-24-74		R09

TABLE 2

LOCATIONS OF IC'S POWERED BY P5S

08B	10D	07H
05B	09B	08H
06B	05E	10H
07B	06D	07J
10B	07E	08J
11B	08E	07C
05C	09E	07K
06C	10E	08K
10C	11E	06M
11C	06F	08M
06D	08F	09M
07D	09F	09S
08D	11F	10S
09D	06H	11S
05M	09A	10M
08C	07E	07S
09C	10F	08S
10D	12F	05J
11D	08A	
06E	07M	

NOTES
1. POWER PINS OF IC'S NOT SPECIFIED IN TABLE 2 WILL GO TO P5
2. STANDARD OPTION SHOWN.
3. CO-ORDINATIONS IN PARENTHESIS APPLY TO MOTHER BOARDS EQUIPPED WITH A 35-429 DAUGHTER BOARD.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO 03214 | SHEET OF 2-11
DWG NO 35-407 [illegible]9008

BRUNING 44-231 116042

INTERDATA®

REVISIONS

	AT LOC J2, 03J01 WAS 5% DLARSTO & WAS CONN TO 03J02			
TP	3214-27		1-15-73	R02
	AREA J9, ADDED 06D01 AREA M5, 10J-03 WAS 'MRR1' 10J-02 WAS 'SDWIA' 10J-04, 05 WERE N.C. 10J-06 WAS GND.			
MM	3214-30		3-30-73	R03
	AREA B3 DELETED 03502, 470; 03507, 15 UH IN SERIES/PARALLEL WITH 120-1 & 045-02. DELETED 03509, 22 PF FROM 04502, 03 TO GND. DELETED 11J & 12J, AREA K,L-2. AREA J3, X168 WAS 'X163' AREA C6, CONNECTION FROM 08E-02 TO 08E-04 WAS NOT SPEC.			
MM	3214-31		3-30-73	R04
	ADDED: CO-ORDINATIONS FOR SCLRO GOING TO SHT. 10 IN AREAS F3 & H9. ADDED NOTE 2 CHANGED: SCAIA IN AREA A5 WAS SCSTRIA GOING TO F3 & 2N6. SCSTRIA IN AREA F3 WAS GOING TO B5. SDAIB IN AREA A6 WAS SDSTRI GOING TO 2N5 & F8. SDSTRI IN AREA F8 WAS GOING TO A6 CHANGED: REVERSED TRUE AND FALSE SYMBOLS ON FLOPS 12K-AREA D4, 12J-AREA J1, 09H-AREA K3, 03H-AREA K4.			
DB	3214-35		5-1-73	R05
	AREA A4; IC 02J PINS 05 & 06 WAS NOT CONNECTED TO 06F PIN 08			
TP	3214-36		5-25-73	R06
	AREA M4; IC 11M WAS 19-078. PIN CONNECTIONS WERE: 13-GND 9-DLA101, 10-MRR1, 8-SDWIA 5-MRR1, 4-X164 2-DLA101, 1-DLA350 & 18-CRDY0			
RC	3205	MM	8-9-73	R07
	AREA L2; DLA101 WAS DLA201 TO AN5			
RC	1918	MM	9-4-73	R08
	AREA H4 4G1 WAS 2A6			
Tp	1968	MM	10-18-73	R09
	ADDED NOTE 3, LOC'S A8, C, 1, 2, 3 DELETED 3 GATES OUTPUTS, 055-02, 04, 06, ALSO RUNS CB000, CB010, CB020, CB001, CB011 & CB021, ADDED NEW CIRCUITRY SAME LOC'S			
SG	2047	MM	11-16-73	R10

NOTES
1. STANDARD OPTION SHOWN
2. CO-ORDINATIONS SHOWN IN PARENTHESIS APPLY TO MOTHER BOARDS EQUIPPED WITH A 35-429 DAUGHTER BOARD.
3. GROUNDING 05503 IS RECOMMENDED

WHEN MBC, CPU OR IOU BOARD IS PLUGGED INTO EXTENDER BOARD. AT ALL OTHER TIMES 05501 MUST BE A LOGIC HIGH (5V).

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DRG NO. 35-407,R10,D08
SHEET OF 3 - 11

BRUNING 44-231 16042

INTERDATA®

REVISIONS

		INITIAL ISSUE WAS R01 IN AREA M7 10F02 WAS 9.7K		
CJ	MWC	03214-28	1-31-73	R02
		AREA C8, 10H-05 WAS N.C. AREA E,F8, DELETED 11F & 06F. 11F-09 WAS 'X151' 11F-10 WAS 'RREQI' 11F-11 WAS 'MRSTO' 06F-02 WAS 'MROYI' AREA G5, 07F-12 WAS GND. AREA E1, DELETED 00B 00B-01 WAS 'DLC060'		
MM	AT	3214-30	3-30-73	R03
		REVISED AREA G,M,J-S. SEE ECR 3214-31 FOR PREVIOUS CIRCUIT.		
MM	VS	3214-31	3-30-73	R04
		CHANGED: REVERSED TRUE AND FALSE SYMBOLS ON FLOPS 10H-AREA B9, 10H-AREA C9. ADDED: CO-ORDINATIONS FOR MRST1 GOING TO SHT. 10 IN AREA A8 AND FOR MRSTO GOING TO SHT. 10 IN AREA A9 ADDED NOTE 1		
DB	LL	3214-33	5 1	R05
		AREA N5: ADDED GATES 12J & 06F		
RH	JH	1925	8-9-73	R06
		AREA L2: 10K PIN 04 WAS DLR200 AND CONN. TO 11K PIN 03. AREA M2: IN PIN 04 WAS DLA201 TO 3N2; ADDED CONN BETWEEN 10K AN 06 AND 11K AN 03		
RH	JH	1918	8-9-73	R07
		AREA G1, ADDED IC PACK 02K (3 GATES)		
CA	JH	1966	10-18-73	R08

NOTES
1. CO-ORDINATIONS SHOWN IN PARENTHESIS APPLY TO MOTHER BOARDS EQUIPPED WITH A 35-429 DAUGHTER BOARD.

BRUNING 44-231 16042

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO. 35-407R08D08

SHEET OF 4-11

INTERDATA®

REVISIONS

210-1 MSD000 — 03H 19-057 SG — 02 MSD001 — 03F 19-056 SG60 — DL000 → 108-4
P5 — 04T01 — 470
03F 19-056 SG60 — 03B 19-057 SG — 03A 19-056 SG60 — DL001 → 9K2
130-1 CD001 — 03E 19-056 SG60 — 03F01 — 470 — P5
03E 19-056 SG60
109-1 MSD010 — 03H 19-057 SG — 03F 19-056 SG60 — DL010 → 109-4
P5 — 04T02 — 470
03B 19-057 SG — 03A 19-056 SG60 — DL011 → 9K2
230-1 CD011 — 03E 19-056 SG60
03E 19-056 SG60 — 03E01 — 470 — P5
209-1 MSD020 — 03H 19-057 SG — 03D 19-056 SG60 — DL020 → 110-4
P5 — 04T03 — 470
03B 19-057 SG — 03A 19-056 SG60 — DL021 → 9K2
131-1 CD021 — 03C 19-056 SG60
03D 19-056 SG60 — 03D01 — 470 — P5
108-1 MSD030 — 03H 19-057 SG — 03D 19-056 SG60 — DL030 → 111-4
P5 — 04T04 — 470
03B 19-057 SG — 03A 19-056 SG60 — DL031 → 9K2
231-1 CD031 — 03C 19-056 SG60
03C 19-056 SG60 — 03C01 — 470 — P5
4H3,L9 SDWIA — 3R6,L9 SDRIA — 4H2,L9 SCWIA — 3R8,L9 SCRIA — MDRST0A — R8

208-1 MSD040 — 02H 19-057 SG — 02 MSD041 — 02F 19-056 SG60 — 02F01 — 470 — P5
P5 — 04T05 — 470
02F 19-056 SG60 — DL041 → 9K3
132-1 CD041 — 02E 19-056 SG60
02E 19-056 SG60 — 02B 19-057 SG — 02A 19-056 SG60 — DL040 → 112-4
107-1 MSD050 — 02H 19-057 SG — 02F 19-056 SG60 — 02E01 — 470 — P5
P5 — 04T06 — 470
02F 19-056 SG60 — DL051 → 9K3
232-1 CD051 — 02E 19-056 SG60
02E 19-056 SG60 — 02B 19-057 SG — 02A 19-056 SG60 — DL050 → 113-4
207-1 MSD060 — 02H 19-057 SG — 02D 19-056 SG60 — 02D01 — 470 — P5
P5 — 04T07 — 470
02D 19-056 SG60 — DL061 → 9K3
133-1 CD061 — 02C 19-056 SG60
02B 19-057 SG — 02A 19-056 SG60 — DL060 → 114-4
106-1 MSD070 — 02H 19-057 SG — 02D 19-056 SG60 — 02C01 — 470 — P5
P5 — 04T09 — 470
MDRST0A → F9,4N4
02D 19-056 SG60 — DL071 → 9K3
233-1 CD071 — 02C 19-056 SG60
02B 19-057 SG — 02A 19-056 SG60 — DL070 → 115-4
SDWIA — SDRIA — SCWIA — SCRIA — C9

NOTES

BRUNING 44-231 16042

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO. 35-407P01D08
SHEET OF 5 - 11

INTERDATA®

REVISIONS

206-1 MSD080 — 01H 19-057 SG — 02 MSD081
P5 — 04T10 — 470
134-1 CD081
105-1 MSD090 — 01H 19-057 SG
P5 — 04T11 — 470
234-1 CD091
205-1 MSD100 — 01H 19-057 SG
P5 — 04T12 — 470
135-1 CD101
104-1 MSD110 — 01H 19-057 SG
P5 — 04T13 — 470
235-1 CD111

01F, 01E, 01D, 01C 19-056 SGO
01B 19-057 SG
01A 19-056 SGO

DL080 → 116-4
DL081 → 9K4
DL090 → 117-4
DL091 → 9K4
DL100 → 119-4
DL101 → 9K4
DL110 → 118-4
DL111 → 9K4

01F01 — P5 — 470
01E01 — P5 — 470
01D01 — P5 — 470
01C01 — P5 — 470

SDW/B 4H2,L9 — SDR/B 3R6,L5 — SCW/B 4H2,L9 — SCR/B 3R8,L9 — MDRSTOB 5B

204-1 MSD120 — 00H 19-057 SG — 02 MSD121
P5 — 04T14 — 470
136-1 CD121
103-1 MSD130 — 00H 19-057 SG
P5 — 04T15 — 470
236-1 CD131
203-1 MSD140 — 00H 19-057 SG
P5 — 02T07 — 470
137-1 CD141
102-1 MSD150 — 00H 19-057 SG
P5 — 02T06 — 470
237-1 CD151

00F, 00E, 00D, 00C 19-056 SGO
00B, 00A 19-057 SG

00F01 — P5 — 470
00E01 — P5 — 470
00D01 — P5 — 470
00C01 — P5 — 470

DL121 → 9K5
DL120 → 120-4
DL131 → 9K5
DL130 → 121-4
DL141 → 9K5
DL140 → 123-4
DL151 → 9K5
DL150 → 122-4

MDRSTOB → F9, 4N4

SDW/B — SDR/B — SCW/B — SCR/B — C9

NOTES

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO. 35-407R01D08
SHEET OF 6 - 11

BRUNING 44-231 16042

INTERDATA®

REVISIONS

INITIAL ISSUE WAS R01 IN AREA N7, R12 WAS 10K IN AREA R7, C16 WAS 2.2MF + SIDE TO DIODES. IN AREA J2 C16 CHANGED PICTORIALLY.			
C.O.	A.R. 03214-28	1-31-73	R02
IN AREAS A9, A6, A7 ADD COMPONENTS 11T04, 11T03, 11T02, 11T07, 11T06, 11T08, 12T07, 12T06, 12T08.			
HM	VL 3214-30	2MAR73	R03
ADDED NOTE E			
PK	VL 3214-40	5-25-73	R04
AREA A6: RESISTOR 10T05 WAS 11T05 IN ERROR			
PK	WH 1918	8-5-73	R05

8 VOLT REGULATOR



24 VOLT GENERATOR



35-429 (SEE NOTE 2)



NOTES

1. UNLESS OTHERWISE SPECIFIED ALL DIODES ARE [illegible]
2. 35-407 R10 WAS ORIGINALLY EQUIPPED WITH 35-429.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
TYPE NO. 35-407 R05 1.08
SHEET OF 7 - 11

BRUNING 44 231 16042

INTERDATA®

REVISIONS				
INITIAL ISSUE WAS R01 AREA H6, 'DLC05' WAS 'DLC06'.				
KM	VV	3219-30	3-30-73	R02
AREA M1, 06A01 WAS NOT SPEC. AREA C7, 08J-06 WAS -03.				
KM	VV	3219-31	3-30-73	R03
ADDED: CO-ORDINATION FOR SCLRO GOING TO SHT. 10 IN AREA J7. ADDED NOTE 2				
DB	VV	3214-35	5-1-73	R04
IN AREA G9 ADDED 025-06, 025-07 & 025-08 TO WRT0A				
CP	KM	1968	10-18-73	R05

NOTES 1. STANDARD OPTION SHOWN.
2. CO-ORDINATIONS SHOWN IN PARENTHESIS APPLY TO MOTHER BOARDS EQUIPPED WITH A 35-429 DAUGHTER BOARD.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO. 35-407 R05 D08
SHEET 8 OF 11

BRUNING 44-231 16042

INTERDATA®

REVISIONS					
AREA N6, 07001 & CONN 202-3 WERE NOT SHOWN INITIAL ISSUE WAS R01					
WM	NL	3219-31		3-30-73	R02
ADDED: CO-ORDINATION FOR SCLRO GOING TO SHT. 10 IN AREA K7. ADDED NOTE 2, 3 & 4. ADDED CO-ORDINATION TO SHT. 10 IN AREA E7. ADDED RES. 11K01 & 12T02, TRANS 03T, IC GATE 11J IN AREAS J9 & K9. ADDED NOTE 5. CHANGED: REF. TO NOTE 5 IN AREA M1 WAS REF. TO NOTE 1					
DB	EBL	3214-35		5-1-73	R03
AREA L1: ADDED NOTE CONCERNING 19-083					
PF	KBL	3214-40		5-17-73	R04

NOTE: IF ALL NINE INPUTS TO 19-083 DEVICE ARE GROUNDED, OUTPUT PIN 09 GOES LOW.

NOTES
1. STANDARD OPTION SHOWN.
2. CO-ORDINATIONS SHOWN IN PARENTHESIS APPLY TO MOTHER BOARDS EQUIPPED WITH A 35-429 DAUGHTER BOARD.
3. RESISTOR 07D01 EQUIPPED ON 35-407.R10 ONLY.
4. APPLIES ONLY TO 35-407.R11 OR HIGHER REV. LEVEL.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO. 03214
DWG NO. 35-407.R04D08
SHEET OF 9-11

BRUNING 44-231 16042

INTERDATA®

REVISIONS				
ADDED NOTE 2				
PE	MM	3214-40	5-25-73	R01
REFM G7;G8: R35 WAS 1K, R25 WAS 22K, C13 WAS 1000PF				
PE	[illegible]	2018	12-10-73	R02

35-478
(SEE NOTE 2)





NOTES
1. UNLESS OTHERWISE SPECIFIED ALL DIODES ARE 23-001, NPN TRANS. ARE 20-010, PNP TRANS. ARE 20-012.
2. 35-407 R11 IS EQUIPPED WITH 35-478.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80
MBC WW

TASK NO 03214
DWG NO 35-407R02 D08
SHEET OF 10-11

BRUNING 44-231 16042



BLOCK DIAGRAM

BRUNING 44 231 16042

NOTES

REVISIONS

INTERDATA

TITLE FUNCTIONAL SCHEMATIC

MOD 80 MSC MW

DWG 03214

SIZE A

SHEET 1/1

35-403

BOB

SHEET LOCATION	ROW 2	TERM. NO.	ROW 1	SHEET LOCATION
—	GND	24	DL160	3J1
—		23	DL140	3H1
—		22	DL150	3H1
—		21	DL130	3J2
—		20	DL120	3J2
—		19	DL100	3H2
—		18	DL110	3H2
—		17	DL090	3J3
—		16	DL080	3J3
—		15	DL070	3H3
—		14	DL060	3H3
—		13	DL050	3J4
—		12	DL040	3J4
—		11	DL030	3H4
—		10	DL020	3H4
—		09	DL010	3H9
—		08	DL000	3H9
—		07	P55	4N4
—	GND	06	SR0B	4D2
3A1	P15	05	P15	3A1
—	GND	04	P5	3M2
—	GND	03	P5	3M2
4A6	P24	02	P24	4A6
—	GND	01	P22	4A6, 3K1
—	GND	00	P22	4A6, 3K1

CONN 3

SHEET LOCATION	ROW 1	TERM. NO.	ROW 2	SHEET LOCATION
3N2	P5	41	GND	—
—	GND	40	GND	—
3A1	P15	39	P22	4A6
N.C.	N15	38	P55	2B3
—	GND	01	GND	—
N.C.	P5	00	GND	—

CONN 1

SHEET LOCATION		ROW 2	TERM. NO.	ROW 1	SHEET LOCATION	
M00	M01				M01	M00
—	—	GND	24	GND	—	—
5A2	5A2	AB020	23	AB031	5A2	5A2
9G3	2G9	AB130	22	AB061	2G6	9G6
9G6	2G6	AB070	21	AB051	2G5	9G5
9G5	2G5	AB040	20	AB081	2G7	9G7
9G8	2G8	AB110	19	AB101	2G8	9G8
9G7	2G7	AB090	18	AB121	2G9	9G9
10AG	6A7	STRB20	17	STRB30	6A7	10AG
10AG	6A7	STRB00	16	STRB10	6A7	10AG
4A2	4A2	AA021B	15	AA031B	4A2	4A2
10A5	6A6	STRA00	14	STRA10	6A6	10A5
10A5	6A6	STRA20	13	STRA30	6A6	10A5
9A5	2A5	AA050	12	AA101	2A8	9A8
9A6	2A6	AA070	11	AA041	2A5	9A5
9A6	2A6	AA060	10	AA081	2A7	9A7
9A7	2A7	AA090	09	AA131	2A9	9A9
9A8	2A8	AA110	08	AA121	2A9	9A9
10R6	6R7	ENDCYLO	07	MWRTOA	6J9	10J8
—	—	GND	06	FADO	6A4	10A2
—	—		05	FECLKO	6R7	10R5
—	—		04	P3	3A1	3A1
—	—	GND	03	GR1	6D1	10A1
—	2A4	MRSTOA	02	P22	4A6, 3K1	4A6, 3K1
4A6, 3D1	4A6, 3D1	P10	01	P10	4A6, 3D1	4A6, 3K1
4N4	4N4	P55	00	P55	4N4	4N4

CONN 2

SHEET LOCATION	ROW 1	TERM. NO.	ROW 2	SHEET LOCATION
N.C.	P5	41	GND	—
—	GND	40	GND	—
N.C.	P15	39	—	—
N.C.	N15	38	—	—
—	—	04	P55	2B3
—	—	03	P22	2D4
N.C.	P5	02	P5	N.C.
—	GND	01	GND	—
N.C.	P5	00	GND	—

CONN 0

BLOCK DIAGRAM



CABLE INFORMATION



MBC/MSU CABLE	CABLE PART NO.
LEFT	17-191 FXX
RIGHT	17-212 FXX

F01 - 16KB, F02-32KB, F03-48KB, F04-64KB

35-406	M00	X		X	X	X		X	X	X	X
	M01 & M02	X	X	X	X	X	X	X			
SHEET INDEX	REV. LEVEL	11	7	10	7	7	10	2		7	10
	SHEET NO.	1	2	3	4	5	6	7	8	9	10

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION:
35-406 R12 35-406 M01 R02
35-406 F01 R11 35-406 F01 M01 R02
35-406 M02 R01
35-406 F01 M02 R01

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT

NOTES

1. DO NOT SCALE DRAWING
2. UNLESS OTHERWISE SPECIFIED:
   RESISTANCE IN OHMS, 1/4W, 5%
   CAPACITANCE IN MFD
   INDUCTANCE IN MICROHENRIES
3. ALL DIMENSIONS ARE IN INCHES
4. ALL DIMENSIONS ARE NOMINAL

NAME	TITLE	DATE
K. LAFFERTY	DRAFT	6-14-72
F. FLEMING X	CHK	1-23-73
L. PEREZ	ENGR	8-3-73
N. MASSI	TEST	8-8-73
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC MODEL 80 MSU

TASK NO. 03214 SHEET OF 1 - 10
DWG NO. A2-247 R11 D08

REVISIONS

CHANGED - SH 2-6 WERE SH 1-5
ADDED SHT 1, REVISED SHTS 3 & 6
KL | ECR 3214-06 | 6-20-72 | WP | R02
REDRAWN - DOC # WAS 35-406 D08
PRE PRODUCTION APPROVAL | DEV PROD | INITIAL LP | DATE

CHANGED - SH. 1, 2, 3 & 6; IN CONN. 2, STRA00, 10, 21 & 31 WERE AA000, 001, 010 & 011 RESP; STRB00, 10, 21 & 31 WERE AB000, 001, 010 & 011 RESP.
JF | JP | 3214-07, 3214-08 | 9-19-72 | R03

CHANGED - SH. 1, 4, 5 & 6; CONN 2 MNEMONICS FOR COMPATABILITY WITH MBC 80 - AA020A, AA030A, AB021 & AB031 WERE AA020, AA030, AB020 & AB030 RESPECTIVELY
7-H | JP | ECR 3214-15 | 9-25-72 | R04

CHANGED - SH. 1 & 6. REMOVED FROM CONN 2 - STRA1@ 103-2 & STRB1@ 104-2. ADDED - MRSTO @ 103-2
7-H | JP | 3214-18 | 10-30-72 | R05

CHANGED SH. 1, 2, 4, 5, 6; SHT. LOC. CORRECTED FOR PC FOIL ON CONN. 3; CONN 2 MNEMONICS FOR COMPATIBILITY WITH MBC 80 - 215-2 WAS AA020A, 115-2 WAS AA030A; 208-2 THRU 218-2 & 218-2 THRU 223-2 - ALL MNEM WERE AXX#1 (MBC PER 3214-29)
Y-H | JP | 3214-21 | 12-4-72 | R06

REVISED SHEETS 1 & 6
Y-H | JP | 3214-25 | 12-21-72 | R07

REVISED SHEETS 1, 3 & 6; CHANGED - 103-2 WAS MRSTO; DELETED - 202-2 WAS GND; ADDED - 104-2 → P3.
Y-H | JP | 3214-26 | 1-11-73 | R08

ADDED BLOCK DIAGRAM & CABLE INFO. REVISED CONN 2 SNT LOCATIONS. REVISED SHTS 2, 6, 9, 10.
N2 | KR | 3214-36 | 4-19-73 | R09

REVISED SHTS 3, 6, 7 & 10
WM | CVC | 3214-42 | 7-16-73 | R10

RELEASED FOR PRODUCTION
MFG. ENG. L 15221 DATE 8-8-73

REVISED SHTS 1, 3, 4, 5 & 7 LOC. H9 M02 WAS NOT SPECIA
BG | [illegible] | 1964 | [illegible] | 10/4/73 | R11

INTERDATA

REVISIONS				
REVISED THIS SHEET TO REFLECT 35-906 M01				
W2	Y1	3214-34	4-19-73	R07

RESET DRIVERS "A"

GE1 RAGTO

GJ1 QAAO

P55 C4.05 0.1MF 30V

P55 C4.06 0.1MF 30V

P22

A5 19-055 SG → RSTA00 → 4A5

A5 19-055 SG → CIRCUIT.00

A5 19-055 SG → RSTA10 → 4D5

A6 19-055 SG → CIRCUIT.01

A6 19-055 SG → RSTA20 → 4K5

A6 19-055 SG → CIRCUIT.02

A6 19-055 SG → RSTA30 → 4G5

A6 19-055 SG → CIRCUIT.03

RESET DRIVERS "B"

GF1 RBGTO

GJ1 QABO

P55 C4.15 0.1MF 30V

P55 C4.16 0.1MF 30V

P22

B5 19-055 SG → RSTB00 → 5A5

B5 19-055 SG → CIRCUIT.10

B5 19-055 SG → RSTB10 → 5D5

B5 19-055 SG → CIRCUIT.11

B6 19-055 SG → RSTB20 → 5K5

B6 19-055 SG → CIRCUIT.12

B6 19-055 SG → RSTB30 → 5G5

B6 19-055 SG → CIRCUIT.13

R7.10 10K, R8.10 12, Q3.10 20-012, Q4.10 20-010, R6.10 470, D2.10 23-001, C2.10 470PF, R5.10 470, C3.10 220 PF

AAGT1 GF1

202-2 MRSTOA

P55 C4.01 0.1MF 30V

111-2 AA041

212-2 AA050

210-2 AA060

211-2 AA070

110-2 AA081

209-2 AA090

112-2 AA101

208-2 AA110

108-2 AA121

109-2 AA131

A1 19-059 SA

A2 19-059 SA

A3 19-059 SA

A4 19-059 SA

P55 C4.03 0.1MF 30V

P55 C4.02 0.1MF 30V

R2.00 1.5K, R3.00 1.5K, Q2.00 20-010, R4.00 22, 23-001, D1.00, R1.00 470, Q1.00 20-010, C1.00 220PF

CIRCUIT.00 → A040

CIRCUIT.01 → A051

CIRCUIT.04 → A061

CIRCUIT.02 → A071

CIRCUIT.03 → A080

CIRCUIT.08 → A091

CIRCUIT.09 → A100

CIRCUIT.07 → A111

CIRCUIT.06 → A120

CIRCUIT.05 → A130

4A4

P22 C5.00-C5.06 0.1MF 50V TYP-7 PLACES

ADDRESS DRIVERS "A"

ABGT1 GF1

220-2 AB040

121-2 AB051

122-2 AB061

221-2 AB070

120-2 AB081

218-2 AB090

119-2 AB101

219-2 AB110

118-2 AB121

222-2 AB130

B1 19-059 SA

B2 19-059 SA

B3 19-059 SA

B4 19-059 SA

P55 C4.11 0.1MF 30V

P55 C4.13 0.1MF 30V

P55 C4.12 0.1MF 30V

CIRCUIT.10 → B041

CIRCUIT.11 → B050

CIRCUIT.14 → B060

CIRCUIT.12 → B071

CIRCUIT.13 → B080

CIRCUIT.18 → B091

CIRCUIT.19 → B100

CIRCUIT.17 → B111

CIRCUIT.16 → B120

CIRCUIT.15 → B131

5A4

P22 C5.10-C5.16 0.1MF 50V TYP-7 PLACES

ADDRESS DRIVERS "B"

NOTES

NAME	TITLE	DATE
K. LAFFERTY	DRAFT	5-2-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 MSU

TASK NO. 03214
DWG NO. 02-247 R07 D08
SHEET OF 2-

BRUNING 44 231 15043

INTERDATA

P15 D40 D41 D42 P13 P10 STRBI S7 WRTGTIB S5 WRTGTIA N5 P22

F A30.8 - PINS 1 & 10 TO P10
" - PIN 4 N.C.

CIRCUIT .8 — QUARTER CIRCUIT- SHOWN INSIDE DASHED AREA BELOW

104-2 P3

E CIRCUITS .6 & .7

E CIRCUITS .4 & .5

E C30.2 0.1MF 30V CIRCUITS .2 & .3

E CIRCUITS .0 & .1

DL140 → 123-3
DL150 → 122-3
DL160 → 124-3
DL100 → 119-3
DL110 → 118-3
DL130 → 121-3
DL120 → 120-3
DL060 → 114-3
DL070 → 115-3
DL090 → 117-3
DL080 → 116-3
DL020 → 110-3
DL030 → 111-3
DL050 → 113-3
DL040 → 112-3

IONI6 4A5
IOPI6 4A5
IONI5 4A7
IONI4 4A8
IOPI4 4A8
IOPI5 4A7
IONI3
IONI2
IOPI2
IOPI3
IONI1
IONI0
IOPI0
IOPI1
IONO9
IONO8
IOPO8
IOPO9
IONO7
IONO6 4A8
IOPO6
IOPO7
IONO5
IONO4
IOPO4
IOPO5
IONO3
IONO2
IOPO2

C101, C103, C110, C111 4.7MF 50V — P22
C104, C109 4.7MF 50V — P15
C105, C107 4.7MF 50V — P5
C112 4.7MF 50V — P10
C108 4.7MF 50V — P24 P22

A30.1 19-079
A30.0 19-079
NC

D30.1 R31.1 221 1/2W D34.1 8.2V R44.1 220 A31.0 19-056 SGO
D32.1 R33.1 221 Y2W
D33.1 R34.1 221 Y2W R45.1 220 8.2V D35.1 A31.0 19-056 SGO
D31.1 R32.1 221 1/2W
D30.0 R31.0 221 Y2W D34.0 8.2V R44.0 220 A31.0 19-056 SGO
D32.0 R33.0 221 Y2W
D33.0 R34.0 221 Y2W R45.0 220 8.2V D35.0 A31.0 19-056 SGO
D31.0 R32.0 221 Y2W

C32.0 0.1MF 30V
C30.0 0.1MF 30V
C33 0.1MF 30V R30 1K P15

A32.1 19-055 SG
A32.0 19-055 SG
R35.1 180 C36.1 220PF Q30.1 R40.1 470
C34.1 220PF Q32.1 R42.1 470
R37.1 180 R38.1 180 C35.1 220PF Q33.1 R43.1 470
C37.1 220PF Q31.1 R41.1 470
R36.1 180
R35.0 180 C36.0 220PF Q30.0 R40.0 470
C34.0 220PF Q32.0 R42.0 470
R37.0 180 R38.0 180 C35.0 220PF Q33.0 R43.0 470
C37.0 220PF Q31.0 R41.0 470
R36.0 180

R39.1 680K
R46.1 680K
R39.0 680K
R46.0 680K

IOPO3 4A8
IONO1 4A8
IONO0 4A9
IOPO0 4A9
IOPO1 4A8

QUARTER CIRCUIT

DL010 → 109-3
DL000 → 108-3

M00.10L7 M01 & 6R7 M02 WRTGOA 08 — A24 19-061 SB — 08 — WRTGTIA — WRITTI 10R4 & 6N8 — A32.8 19-055 SG — 03 — A24 19-061 SB — 06 — WRTGTIB — R25 100
R26 100

M00.10R7 M01 & 6R8 M02 STRBOA — A23 19-057 SG — STRBI F1
R22 100

SENSE/DIGIT

REVISIONS

ADDED-D40 THRU D46; R31 THRU R34 WERE 340Ω.				
KL	ECR 3214-06		7-17-72	R02
DELETED-C100, C102, C106 & C113 WERE 4.7MF DECOUPLERS BETWEEN P5V & GND.				
FJ	3214-07		9-8-72	R03
REMOVED - C32.8 DELETED FROM CIRCUIT .8				
FJ	3214-22		12-4-72	R06
REMOVED - C32.0 FROM CKT. 10F. 1; AT +10V A1, P2 WAS 7Ω ½W PARTS IN SERIES 23-417: 24Ω 5W 5%				
FJ	3214-26		1-11-73	R08
AREA F5, A32.8 WAS A23, 19-057. "WRTTI" WAS NOT SPEC.				
MM	3214-42		7-16-73	R09
LOCS L5 & M7 M02 WAS NOT SPECIFIED				
BW	1964	MM	11/14/73	R10

NOTES 1. UNLESS OTHERWISE SPECIFIED, ALL DIODES ARE 23-001 & ALL TRANSISTORS ARE 20-012.

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
K. LAFFERTY	DRAFT	5-15-72	MODEL 80 MSU
	CHK		
	ENGR		
	DIR ENG		TASK NO. 03214
			DWG NO. 02-247 R10 D08
			SHEET OF 3-10

BRUNING 44231 15043

INTERDATA

REVISIONS			
CHANGED AT LOC B1: AA020A & AA030A WERE AA020 & AA030 RESPECTIVELY			
X	ECR 1324-15	9-25-72	R04
REMOVED - CIRCUITS .06, .04, .02 & .00 & RELATED INPUT GATES A53-06, A52-08, A51-06 & A51-08; A76-17, A93-17, A110-17 & A127-17 WERE TO CKT .06, .04, .02, .00 OUTPUTS RESPS AT LOC C9, F5, J4 & M3, A60-22 & -17, A77--22 (-17, A94-22 (-17, A111-22 (-17, EACH AND 33Ω RESISTOR IN SERIES TO RELATED DIODE ANODES AT LOC A4, A05, A061, A071, A091 & A111 WERE AXXO (SEE SH 2).			
	1324-21	12-4-72	R06
LOC A1 M02 WAS NOT SPECIFIED			
6	dch 1964	11-1-73	R07

M00, 10GB, M01 & M02 ← CSAPDO ← A23 19-057 SG 04

215-2 ← AA021B

115-2 ← AA031B

106-3 ← SROB

E2 SROB

P5S

C51.06 0.1MF 30V

C51.03 0.1MF 30V

C51.00 0.1MF 30V

A53 19-059 SA

A22 19-055 SG

A52 19-059 SA

A51 19-059 SA

K2, 5D2, 5K2

CLOCK & CHIP SELECT "A"

C50.07 220PF

R50.07 470

R51.07 1.5K

R52.07 1.5K

R53.07 12

Q51.07 20-010

Q50.07 20-010

D50.07 23-001

P22

C52.06 0.1MF 50V

C52.03 0.1MF 50V

C52.00 0.1MF 50V

CIRCUIT .07

CIRCUIT .05

CIRCUIT .03

CIRCUIT .01

A080
A071
A061
A051
A040
A130
A120
A111
A100
A091

2G6

RSTA00 D76 R76 23-001 33

RSTA10 D93 R93 23-001 33

RSTA30 D110 R110 23-001 33

RSTA20 D127 R127 23-001 33

RESET A0 A1 A2 A3 CS A4 A5 A6 A7 A8 A9 CLK

IO(-) IO(+) VSX VSS V REF VDD

3M1, 5A5 ← ION16 IOP16

P24 P22 P10

A76 A93 A110 A127

A75 A92 A109 A126

3M1, 5A7 ← ION15 IOP15

A60 A77 A94 A111

3M7, 5A9 ← ION00 IOP00

D60.0 23-001 P22

D77.0 23-001 P22

D94.0 23-001 P22

D111.0 23-001 P22

MEMORY ARRAY "A"

P5S C20.10, C20.11, C20.12 0.1MF 50V

C94-C110
C61.0-C61.7
P22 — P10
0.1MF 50V
(TYPICAL- 5 PLACES)

C60.0-C60.8
P22 — 0.1MF 50V
(TYPICAL- 13 PLACES)

C64.0-C64.3
P22 — P24
0.1MF 30V
(TYPICAL 4 PLACES)

NOTES

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC MODEL 80 MSU
K. LAFFERTY	DRAFT	5-5-72	
	CHK		
	ENGR		
	DIR ENG		TASK NO 03214
			DWG NO 02-247 R07 D08
			SHEET OF 4-10

BRUNING 44 231 15043

INTERDATA®

CLOCK & CHIP SELECT "B"

M00, 10FB, M01E, 6H3, M02 ← CSBP00 ← A23 (19-057 SG) 05 06

223-2 ← AB020
123-2 ← AB031

B53 (19-059 SA) 04 07 03 06 — P5S — C51.1 0.1MF 30V

4E2 SROB 05 ← A22 (19-055 SG) 04 06 — P5S — C51.13 0.1MF 30V — B52 (19-059 SA) 04 03 06

4E2 SROB 02 ← A22 (19-055 SG) 01 03 — P5S — C51.10 0.1MF 30V — B51 (19-059 SA) 01 02 13 14 12

B — C50.16 220PF — R50.16 470 — R51.16 1.5K — R52.16 1.5K — Q51.16 20-010 — Q50.16 20-010 — D50.1 23-001 — R53.16 12 — P22 — C52.16 0.1MF 50V — CIRCUIT .16

B — C52.13 0.1MF 50V — CIRCUIT .15

B — C52.10 0.1MF 50V — CIRCUIT .13

B — CIRCUIT .11

B080, B071, B060, B050, B041, B131, B120, B111, B100, B091 — 2N6

2R1 RSTB00 — D76.1 23-001 — R76.1 33 — P22 — P24 08, 18, 16, 20

2R2 RSTB10 — D93.1 23-001 — R93.1 33 — P22 — P24 08, 18, 16, 20

2R4 RSTB30 — D110.1 23-001 — R110.1 33 — P22 — P24 08, 18, 16, 20

2R3 RSTB20 — D127.1 23-001 — R127.1 33 — P22 — P24 08, 18, 16, 20

	B76	B93	B110	B127
4A5	ION16			
4A5	IOP16			
P24				
P22				
P10				
RESET	10	10	10	10
A0	11	11	11	11
A1	12	12	12	12
A2	13	13	13	13
A3	14	14	14	14
CS	22	15	15	15
A4	15	03	03	03
A5	03	04	04	04
A6	04	05	05	05
A7	05	06	06	06
A8	06	07	07	07
A9	07	22	22	22
CLK	17	17	17	17
IO(-)	20	20	20	20
IO(+)	19	19	19	19
VSX	01	01	01	01
VSS	02	02	02	02
V REF	09	09	09	09
VDD	21	21	21	21

	B75	B92	B109	B126
4A7	ION15			
4A7	IOP15			
P24	08, 18, 16	08, 18, 16	08, 18, 16	08, 18, 16
	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19

	B60	B77	B94	B111
4A9	ION00			
4A9	IOP00			
P24	08, 18, 16	08, 18, 16	08, 18, 16	08, 18, 16
	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19	21, 09, 02, 01, 20, 19
	22, 17	22, 17	22, 17	22, 17
	D60.1 23-001 → P22	D77.1 23-001 → P22	D94.1 23-001 → P22	D111.1 23-001 → P22

C94.1 – C110.1 — P22 — P10 — 0.1MF 50V (TYPICAL- 5 PLACES)

C63.0 – C63.21 — P22 — 0.1MF 50V (TYPICAL- 13 PLACES)

C62.0 – C62.16 — P22 — P24 — 0.1MF 50V (TYPICAL-17 PLACES)

MEMORY ARRAY "B"

REVISIONS

CHANGED AT LOC. B1: AB020, 031, 021 & 030 WERE AB021, 030, 020 & 031 RESPECTIVELY.				
X	[illegible]	ECR 3214-15	9-25-72	R04
REMOVED – B CIRCUITS -17, -14, -12 & -10 & RELATED INPUT GATES 352-08, B52-08, 851-08 & B51-06; 876-17, 893-17, B110-17 & B127-17 WERE TO CKT -17, -14, -12 & -10 RESP.; AT LOC C9, F9, J9 & M9; B60-22 & -17, 877-22 & -17, B94-22 & -17, B111-22 & -17, EACH HAD 33-Ω RESISTOR IN SERIES TO RELATED DIODE ANODE; AT LOC A4, B04, B071, B091, B111 & B131 WERE 8X60 (SEE SH. 2)				
X	[illegible]	3214-21	12-4-72	R06
LOC. A1 M02 WAS NOT SPECIFIED				
B6	JEH	1964	11/14/73	R07

NOTES

NAME	TITLE	DATE
K. LAFFERTY	DRAFT	5-5-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 MSU

TASK NO 03214
DWG NO 02-247 R07 D08
SHEET OF 5-10

BRUNING 44 231 15043

INTERDATA®

REVISIONS				
REVISED THIS SHEET TO REFLECT 35-406 MOD				
WE	3214-34		4-19-73	R09
ADDED TERM 13A, AREA E8				
WM	3214-42		7-16-73	R10

35-482
MSU TIMING

106-2 05 FADO
STRA30 113-2
STRA20 213-2
STRA10 114-2
STRA00 214-2 22 STRA-0
STRB10 116-2
STRB00 216-2
STRB30 117-2
STRB20 217-2 01 STRB-0
04,08,23 GND
C7 THRU C9 .1 UF
P5S
16,20 P5S
GR1 15,21 103-2
RA6TO 17 2D1
RB6TO 13 2K1
RA6T1 17 2C3
RB6T1 11 2J3
QA00 19 2D2
QB00 18 2K3
CSBPDO 09 5A1
CSAPDO 10 4A1
MMPTOA 06 107-2
1,8,3,10K
DELAY LINE 100NS
A11 30-018
SEE TABLE 1 & NOTE 1
DLS000
DLS000D
GCSA1
GCSB1
ENDCYLO 12 207-2
FECLKO 07 105-2
WRTGOA 02 3M5
STRBOA 03 3M7
WRTT1 13A 3N5

TABLE 1		
POSSIBLE TIMING ADJ.		
SET	R#S	L
1	E	B
2	D	A

NOTES 1. FIXED STRAPPING IS AS SHOWN - ADDITIONAL STRAPPING IS REQUIRED AND DETERMINED AT FACTORY. FACTORY WILL EQUIP SET 1 OR SET 2 STRAPPING SHOWN BY TABLE 1.

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC
W. ZILLGER	DRAFT		MODEL 80 MSU
	CHK		
	ENGR		
	DIR ENG		TASK NO. 03214 SHEET OF 6-10
			DWG NO. 02-247 R10 D08

BRUNING 44 231 16042

INTERDATA®

REVISIONS			
ADDED PIN LOCATIONS ON TIMING BOARD.			
MM	VC	32142	7-16-73	R01
LOC. F9 M02 WAS NOT SPECIFIED				
BG	BFA	19647	11-11-73	R02



(REF) FOR 35-406 M01 & M02 - 35-482 (AS SHOWN)
FOR 35-406 - 35-432 (SEE SHT 10)

REF: DIODES ▯ = ▶| TYP

NOTES

NAME	TITLE	DATE	TITLE
R. MEGINLEY (RL)	DRAFT	9-18-72	MODEL 80 MSU COMPONENT LOCATOR
J. F. FLEMING	CHK	9-18-72	
	ENGR		
	DIR ENG		TASK NO. 03214
			DWG NO. 02-247 R02 D08
			SHEET 7 OF 10

BRUNING 44-231 16042

INTERDATA®

REF: DIODES ▭ = ⊣ TYP

A22 A23 A31.8 A31.6 A31.4 A31.2 A424 A453 A452 A451 B853 B852 B851

A32.8 A30.8 A32.7 A30.7 A32.6 A30.6 A32.5 A30.5 A32.4 A30.4 A32.3 A30.3

D44 D43 D46 D45 D42 D41 D40

+C105 C104 +

A76 A75 A74 A73 A72 A71 A70 A69 A68 A67 A66
A93 A92 A91 A90 A89 A88 A87 A86 A85 A84 A83
A110 A109 A108 A107 A106 A105 A104 A103 A102 A101 A100
A127 A126 A125 A124 A123 A122 A121 A120 A119 A118 A117
B76 B75 B74 B73 B72 B71 B70 B69 B68 B67 B66
B93 B92 B91 B90 B89 B88 B87 B86 B85 B84 B83
B110 B109 B108 B107 B106 B105 B104 B103 B102 B101 B100
B127 B126 B125 B124 B123 B122 B121 B120 B119 B118 B117

+C107 C108 + C109 C110 +

NOTES

NAME	TITLE	DATE	TITLE
	DRAFT		MODEL 80 MSU COMPONENT LOCATOR
	CHK		
	ENGR		TAB NO. 03214
	DIR ENG		DWG NO. 02-247 D08
			SHEET OF 8 -10

BRUNING 44-231 16042

INTERDATA®

RESET DRIVERS "A"

10G7 RAGTO

10G7 QAAO

P5S

A5 19-055 SG — pins 2, 1, 3
A5 19-055 SG — pins 13, 12, 11
A5 19-055 SG — pins 5, 4, 6
A5 19-055 SG — pins 10, 9, 8
A6 19-055 SG — pins 10, 9, 8
A6 19-055 SG — pins 4, 5, 6
A6 19-055 SG — pins 13, 12, 11
A6 19-055 SG — pins 1, 2, 3

C4.05 0.1MF 30V
C4.06 0.1MF 30V

A CIRCUIT.00 → RSTA00 → 4A5
A CIRCUIT.01 → RSTA10 → 4D5
A CIRCUIT.02 → RSTA20 → 4K5
A CIRCUIT.03 → RSTA30 → 4G5

P22

AAGTI 10C3

P5S C4.01 0.1MF 30V

D CIRCUIT.00
R2.00 1.5K, R3.00 1.5K, Q2.00 20-010, 23-001, R4.00 22, R1.00 470, C1.00 220PF, D1.00, Q1.00 20-010 → A040

D CIRCUIT.01 → A051
D CIRCUIT.04 → A061
D CIRCUIT.02 → A071
D CIRCUIT.03 → A080
D CIRCUIT.08 → A091
D CIRCUIT.09 → A100
D CIRCUIT.07 → A111
D CIRCUIT.06 → A120
D CIRCUIT.05 → A130

A1 19-059 SA — pins 14, 13, 1, 12
A1 19-059 SA — pins 5, 4, 3, 6
A2 19-059 SA — pins 5, 4, 3, 6
A1 19-059 SA — pins 9, 10, 11, 8
A2 19-059 SA — pins 2, 13, 1, 12
A3 19-059 SA — pins 11, 10, 9, 8
A4 19-059 SA — pins 5, 4, 3, 6
A3 19-059 SA — pins 3, 4, 5, 6
A3 19-059 SA — pins 1, 2, 13, 12
A2 19-059 SA — pins 9, 11, 10, 8

111-2 ← AA041
212-2 ← AA050
210-2 ← AA060
211-2 ← AA070
110-2 ← AA081
209-2 ← AA090
112-2 ← AA101
208-2 ← AA110
108-2 ← AA121
109-2 ← AA131

C4.01 0.1MF 30V
C4.03 0.1MF 30V
C4.02 0.1MF 30V

P22 C5.00 - C5.06 0.1MF 50V TYP-7 PLACES

4A4

ADDRESS DRIVERS "A"

RESET DRIVERS "B"

10E7 RBGTO

10E7 QABO

P5S

B5 19-055 SG — pins 2, 1, 3
B5 19-055 SG — pins 13, 12, 11
B5 19-055 SG — pins 4, 5, 6
B5 19-055 SG — pins 10, 9, 8
B6 19-055 SG — pins 10, 9, 8
B6 19-055 SG — pins 4, 5, 6
B6 19-055 SG — pins 13, 12, 11
B6 19-055 SG — pins 1, 2, 3

C4.15 0.1MF 30V
C4.16 0.1MF 30V

A CIRCUIT.10
R7.10 10K, R8.10 12, Q3.10 20-012, Q4.10 20-010, R6.10 470, D2.10 23-001, C2.10 470PF, R5.10 470, C3.10 220 PF → RSTB00 → 5A5
A CIRCUIT.11 → RSTB10 → 5D5
A CIRCUIT.12 → RSTB20 → 5K5
A CIRCUIT.13 → RSTB30 → 5G5

P22

ABGTI 10C4

P5S C4.11 0.1MF 30V

D CIRCUIT.10 → B041

D CIRCUIT.11 → B050
D CIRCUIT.14 → B060
D CIRCUIT.12 → B071
D CIRCUIT.13 → B080
D CIRCUIT.18 → B091
D CIRCUIT.19 → B100
D CIRCUIT.17 → B111
D CIRCUIT.16 → B120
D CIRCUIT.15 → B131

B1 19-059 SA — pins 14, 13, 1, 12
B1 19-059 SA — pins 5, 4, 3, 6
B2 19-059 SA — pins 5, 4, 3, 6
B1 19-059 SA — pins 9, 10, 11, 8
B2 19-059 SA — pins 2, 13, 1, 12
B3 19-059 SA — pins 11, 10, 9, 8
B4 19-059 SA — pins 5, 4, 3, 6
B3 19-059 SA — pins 3, 4, 5, 6
B3 19-059 SA — pins 1, 2, 13, 12
B2 19-059 SA — pins 9, 11, 10, 8

220-2 ← AB040
121-2 ← AB051
122-2 ← AB061
221-2 ← AB070
120-2 ← AB081
218-2 ← AB090
119-2 ← AB101
219-2 ← AB110
118-2 ← AB121
222-2 ← AB130

C4.11 0.1MF 30V
C4.13 0.1MF 30V
C4.12 0.1MF 30V

P22 C5.10 - C5.16 0.1MF 50V TYP-7 PLACES

5A4

ADDRESS DRIVERS "B"

REVISIONS

REMOVED: B4-08 WAS TO B3-11 ETC, B4-12 WAS TO B1-2 ETC, A4-08 WAS TO A3-11 ETC, A4-12 WAS TO A1-2 ETC, ASSOC ADDRESS INPUT OPTIONS; STRTA1 (10J-2 WAS TO A4-11 & 13, STRTB1 (10K-2) WAS TO B4-11 & 13.
CHANGED: MNEMONICS RBGTO WAS RBGNTO, RAGTO WAS RAGNTO, AAGTI WAS AAGNTIA, ABGTI WAS AAGNTIA; C2.00 - .03 & C2.10 - .13 WERE 220PF. ADDED: COMM FROM A2-13 TO A3-4 & FROM B2-13 TO B3-11

ECR 3214-07		9-19-72	R03

CHANGED - AT LOC A5-A9, MNEMONICS AA050, 060, 070, 090 & 110 WERE AAXX1,5 RELATED OUTPUTS WERE AXX0 ; AT LOC B5-B9, MNEM ABO60, 070, 090, 110 & 130 WERE AXX1, & RELATED OUTPUTS WERE AXX0

3214-21		12-4-72	R06

THIS WAS SHEET 2.

WE KK 3214-34		4-16-73	R07

NOTES

NAME	TITLE	DATE
K. LAFFERTY	DRAFT	5-2-72
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MODEL 80 MSU

TASK NO. 03214
DWG NO. 02-247 R07 D08
SHEET 9 OF 10

BRUNING 44 231 15043

INTERDATA®

35-432 R04

REVISIONS			
REDRAWN DUE TO REDESIGN			
KLP	3214-07	9-10-72	R03
REMOVED: A17(19-042) & ASSOC CIRCUITRY; L1 & L2 WERE 4.7UH, C3 & C4 WERE 22 PF. CHANGED: A18-12 & -13 WERE TO A17-13; A19-12 WAS TO A17-4; A14-4 WAS TO A17-3; A11-12 WAS TO A17-1			
KLP	3214-11	9-19-72	
CHANGED - 35-432 WAS R01; C6 & C8 WERE 47 PF; A20-2 WAS TO A21-2; A18-4 WAS TO OPTION TERM; A18-13 WAS TO R11-1K TO +5S; A19-12 WAS TO GND; A12-4 WAS TO A12-2. ADDED - A15-12 & -13; A17 & ASSOC LEADS. DOC. CHANGE ONLY - AT 688, ALL AB--0 & AB--1 MNEMONICS WERE REVERSED (4 EA)			
KLP	3214-15	9-26-72	R04
CHANGED - AT LOC (A3), A11-13 WAS TO SROB 106-3 (A1); AT (A6) A18-02 & 13 WERE TO A17-02; AT (A6) A17-10 WAS TO A16-10 (RL). ADDED - AT (A1) MRSTO TO 103-2; AT (A4) A17-11 TO A17-10 & A17-10 TO OPTION TERM. 35-432 WAS R02.			
KLP	3214-18	10-30-72	R05
AT LOC A7, A10-12 WAS A10-09, A10-08 WAS A10-11; A10-13 WAS A10-10, A10-03 WAS A10-11; A20-10 AND A20-11 WERE REVERSED.			
KLP	3214-21	12-4-72	R06
AT LOC JE & J4 CAPS C6 & C8 WERE 68 PF; AT A1, 35-432 WAS R02.			
KLP	3214-25	12-21-72	R07
AT LOC A1, MNEM. GA1 WAS MRSTO.			
KLP	3214-26	1-11-73	R08
THIS WAS SHEET 6 ADDED COMPONENT LOCATOR, TABLE 1 & NOTE 1. REVISED STRAPPING.			
WB KLC	3214-34	4-19-73	R09
ADDED 'WRTT1' AREA H4			
WB KLC	3214-42	7-16-73	R10

103-2 GR1 16

A12 19-055 SG 12 13 11
A16 19-057 SG 3 4
A18 19-055 SG 1 2 3 RAGTO 15 → 2D1
A12 19-055 SG 1 2 3
A16 19-057 SG 9 8
A18 19-055 SG 12 13 11 RBGTO 13 → 2K1

FARO

106-2 FADO 5

A12 19-055 SG NC 4 5 6
A12 19-055 SG 9 10 8
A11 19-058 SG 1 2 13 12
A10 19-055 SG 12 13 11 AAGT1 18 → IC3
A10 19-055 SG 4 5 6 ABGT1 12 → 1J3

STRA_0
STRB_0

A17 19-055 SG NC 1 2 3
A19 19-055 SG 13 12 11

4 C10 THRU C16 21 → P5S'
8 .1MF 17

A13 19-064 SF DS J T K DC Q
L3 4.7UH
R5 470
C5 100PF
C6 47PF
R8 1K
QABO 19 → 2K3
QAAO 20 → 2D2

A13 19-064 SF
L4 4.7UH
R6 470
C7 100PF
C8 47PF
R9

R7 1K → P5S'

A14 19-064 SF
NC

A19 19-055 SG 3 CSAPDO
A19 19-055 SG 4 6 CSBPDO

A15 19-057 SG 1 2
A15 19-057 SG 3 4
A15 19-057 SG 5 6

113-2 STRA30
213-2 STRA20
114-2 STRA10
214-2 STRA00
22

116-2 STRB10
216-2 STRB00
117-2 STRB30
217-2 STRB20
1

A10 19-055 SG 1 2 3
C1 47PF
R2 470
R1 470
P5S
A10 19-055 SG 10 9 8
C2 47PF
R4 470
R3 470
P5S
A11 19-058 SG 3 5 4 6

A17 19-055 SG 12 13 11
A15 19-057 SG 13 12
A17 19-055 SG 10 9 8
A18 19-055 SG 9 10 8
A18 19-055 SG 5 4 6

WRTT1 14 → 3N5

A15 19-057 SG 5 6
A20 19-056 SG 1 2 3 FECLKO 7 ↔ 105-2

DELAY LINE 100NS A21 30-018
1,8,9,10,16
7 11 6 12 5 13 4 14 3 15 2
R10 100

SEE TABLE 1 & NOTE 1

A15-13
A17-13
A15-5
A20-2
A20-12

A16 19-057 SG 12 13
A16 19-057 SG 10 11
A16-11
A11-10
A16-5

A16 19-057 SG 5 6
A20 19-056 SG 12 13 11 ENDCYLO 11 → 207-2
A11 19-058 SG 9 10 11 8 STRBOA 3 3M7

A16 19-057 SG 1 2
A19 19-055 SG 10 9 8 WRTBOA 2 3M3

MWRTOA

CSBADO 9 → 5A1
CSAPDO 10 → 4A1
MWRTOA 1 → 107-2

TABLE 1		
POSSIBLE TIMING ADJ.		
SET	A20-12 A11-10	A16-5
1	5	11
2	12	7

COMPONENT LOCATOR 35-432 (REF)



NOTES 1. FIXED STRAPPING IS AS SHOWN - ADDITIONAL STRAPPING IS REQUIRED AND DETERMINED AT FACTORY. FACTORY WILL EQUIP SET 1 OR SET 2 STRAPPING SHOWN BY TABLE 1.

NAME	TITLE	DATE	TITLE FUNCTIONAL SCHEMATIC MODEL 80 MSU
K. LAFFERTY	DRAFT		
	CHK		
	ENGR		
	DIR ENG		TASK NO 03214 SHEET OF 10-10
			DWG NO 02-247 R10 D08

BRUNING 44-231 16042

INTERDATA®

REVISIONS			
PRE PRODUCTION APPROVAL	DEV PROD	INIT	DATE
CHANGED SH. 1, 2 & 3 (SEE IND. SHT. FOR REV NOTES); AT GG, LD1 WAS DAG1; AT H5, REMOVED DAG1 & ADDED LD0/LD1; LINE QTY WAS 3.			
J.F. JP	3214-20		11-22-72 R01



CONN 0/1

	2	1
41	GND	P5
	GND	GND
35		
30		
25		
	ATNO	SYNO
	TACKO	RACKO
	DAO	
20	CMDO	DRO
	ADRSO	SRO
	D15O	D14O
	D13O	D12O
	D11O	D10O
15	D09O	D08O
10		
05		
	GND	GND
00	GND	P5

TEST POINTS

DESIG.	MNEMONIC	
1	ADO	3C6
2	PRONI	3L2
3	TMBI	3L3
4	PRFLI	3L1
5	XBI(WEBLI)	3L3
6	GND	3K1

CONN 2

	2	1
12	GND	WSBI
		WSDI
		WSAI
09		WSCI
		MSK3O
		MSK2O
06		MSKOO
		MSK1O
		BD02O
03		BD01O
	GND	BD00O
	WEBLO	WCLKO
00	PONO	PRFLO

PRINTED CIRCUIT BOARDS AGREEING WITH THIS SCHEMATIC MUST BE AT LEAST THE FOLLOWING REVISION:
35-408 R02

NOTES 1. ASTERISK * INDICATES PORTION NOT NORMALLY EQUIPPED.

NAME	TITLE	DATE
B GRAY	DRAFT	6-16-72
J F FLEMING	CHK	8-3-72
R SCHUNNEMAN	ENGR	
M FUCHS	QC	
R E JONES	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80 MEMORY PROTECT MPC

TASK NO. 03214
DWG NO. 02-248R01D08
SHEET OF 1-3

BRUNING 44-231 16042

INTERDATA®

REVISIONS			
CHANGED - AT A7, 'DDA1' WAS 'DA1' TO A05-8; AT J7, A22-04 & 16 WERE CONN TO A02-14 (SCHEM ERROR ONLY). REMOVED - AT E7, 'DAGO' WAS TO A09-13 & A09-12 WAS TO A28-06 'DAG1'.			
P	3214-20		11-22-72	R01

NOTES: 1. PREFERRED ADDRESS X'AE'

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80 MEMORY PROTECT
MPC

TASK NO. 03214
DWG NO. 02-2480R01 008

SHEET 2 OF 3

INTERDATA®

REVISIONS			
REMOVED - AT B4, A33-10 WAS 'KAO' TO A33-04, A33-09 WAS 'KA1' TO A34-11, A33-08 WAS TO A34-02; AT N1, C40-100AF & R25-100Ω WERE IN SERIES FROM 'PRFLO' TO GND. CHANGED - AT 3G & D7, R8 & R9 WERE 12.1K, AND C29 & C39 WERE 100 PF; AT F5 'LA1' WAS 'DAG1' & CKT WAS COMM TO A33-12. ADDED - NOTE 2, GATES A06-11, A33-10, A33-04, -06 & -12, A01-03 & -11, C49 AND ALL ASSOC CKT COMM FROM AD1/DA1 TO LD0 & LD1.			
4	PP	3214-20	11-22-72 R01

NOTES 2. A25 & A26 ARE NOT NORMALLY EQUIPPED.

NAME	TITLE	DATE
	DRAFT	
	CHK	
	ENGR	
	DIR ENG	

TITLE FUNCTIONAL SCHEMATIC
MOD 80 MEMORY PROTECT MPC

TASK NO. 03214
DWG NO. 02-24BR01 D08
SHEET OF 3-3

BRUNING 44-231 16042

INTERDATA®

MOD 80 MEM PROT
MPC 25-300R01 TP 1 2 3 4 5 6

APPARATUS SIDE

DRILL .037±.005
2 HOLES

CUT APP. SIDE

C41 C42 C43 C44

GND

GND

25-300R01C05

.40
.25

31
TYP PEEN
FAR SIDE

30

ITEM NO.
TYP

CUTS INDICATED BY 'X'
APP SIDE = 2
SOLDER SIDE = 2

APPARATUS SIDE

33 TYP
LAST STRAP NO. IS (15)

2
TYP 4 PLACES

1

34
TYP-8 STRAPS

29
TYP 32 PLACES

28

C45 C46 C47 C48

BRUNING 44-231 16042

REVISIONS

PRE PRODUCTION APPROVAL	DEV PROD	APPROVED	DATED
		RJ Mick	8/3/72

REMOVED - A25 WAS ITEM 11; A26 WAS ITEM 16; AT COLL 2, BOTTOM 2 POSITIONS WERE C46 ITEM 25 TO 100-2 & A25 ITEM 18

78 GND BUS CHANGED - C29 & C37 WERE ITEM 24, ADDED - 2 APP CUTS; 2 SOLDER CUTS; 15 STRAPS ITEM 33; 8 STRAPS ITEM 34; C49 (ITEM 24) & AXIAL DIMS.

K	715	3214-20	DP	11-22-72	R01

DRAWN	B GRAY	7-28-72
DESIGNED	J F FLEMING	8-3-72
CHECKED	S MESSINA	
APPROVED	M FUCHS	QC
ENG. DIR.	R C JONES	

TITLE: ASSEMBLY PRINTED CIRCUIT MEMORY PROTECT MOD 80 MPC

DWG. NO. 03214

SIZE: D

35-408R01D03

SHEET 1 OF 1



NOTE: ASTERISK * BY PART NUMBER DESIGNATES INTERDATA PART NUMBER

COMPONENT CHART

CIRCUIT REF.	DESCRIPTION	PART NO.
B1	FAN	340 8668
C1	CAP. 40,000 MFD @ 50 VDC	341 0836
C2	CAP. 300 MFD @ 25 VDC	340. 0061
C3	CAP. 1 MFD @ 35 VDC	340 0007
C4	CAP. 50,000 MFD @ 25 VDC	340 5217
C5	CAP. 2 MFD @ 50 VDC	340 6651
CR3-8	DIODE 1N1201A	340 2358
F1,4	FUSE 8A ABC	340 6292
F3	FUSE 10A AGC	340 6613
F5	FUSE 1.5A AGC	340 6951
S1	SWITCH 4 POLE	340 6312
FL1	LINE FILTER	340 0014
Q1,2,4,5	TRANSISTOR 2N3055	340 6669
Q3,6	SCR	*21-001 F10
Q206	TRANSISTOR 2N3740	340 6611
T1	TRANSFORMER	340 6109
R1-4	RES. 2Ω, 1% 3W	341 0834
A1	PRINTED WIRING BOARD	340 0064
C110	CAP. .1 MFD @ 100 VDC	340 0061
C111	CAP. 15 MFD @ 25 VDC	340 0011
C106, C112	CAP. .1 MFD @ 30 VDC	340 6626
C101	CAP. 150 MFD @ 50 VDC	*21-001 F21
C102, 103	CAP. .01 MFD @ 50 VDC	340 2380
C105	CAP. .0022 MFD @ 100 VDC	340 2353
C107	CAP. 220 PF @ 100VDC	*21-001 F13
C108	CAP. .0022 MFD @ 100 VDC	340 6710
CR113	DIODE HI-SPEED	340 2362
CR101, 105, 107	DIODE BRIDGE	340 0842
CR102, 106	DIODE 1N645	*21-001 F15
CR103, 104, 108-110	DIODE	~
C104	CAP. .001 UF @ 100 VDC	340 2358
IC101, 102	IC REG.	340 0841
IC103, 104	VOLTAGE COMPARATOR LM311	340 2381
Q101, 103	TRANS. 2N3054	*21-001 F02
Q102, 104	TRANS. 2N3133	340 6604
Q107-108, 110	TRANS. 2N2218	340 6722
R105, 113	POTENTIOMETER 5KΩ, 10% 3/4W	340 6721
R101	RES. 600Ω, 5% 5W	340 6655
R102, 111	RES. 51000Ω, 2% 1/4W	*21-001 F06
R103	RES. 27000Ω, 2% 1/4W	369 0014
R104	RES. 17.4K, 1% 1/4W	337 1483
R128	POT. 2K, 10% 3/4W	
R106	RES. 475Ω, 1% 1/4W	
R107, 126	RES. 2000Ω, 1% 1/4W	
R108	RES. 5.49K, 1% 1/2W	
R109	RES. 1.20Ω, 2% 1/2W	
R110	RES. 12KΩ, 2% 1/2W	
R112	RES. 68100Ω, 1% 1/2W	
R114, 130	RES. 5100Ω, 2% 1/2W	
R115, 116	RES. 16000Ω, 2% 2W	
R117, 118	RES. 4.02Ω, 1% 2W	
R119	RES. 1KΩ, 1% 1/4W	
R161	RES. 3.3KΩ, 2% 1/2W	
R121	RES. 4.7K Ω, 5% 1/4W	
R122	RES. 8200Ω, 2% 1/2W	
R123	RES. 249Ω, 1% 1/2W	
R124	POT. 500Ω, 10% 3/4W	
R125	RES. 11500Ω, 1% 1/4W	
R127	RES. 4750Ω, 1% 1/4W	
R129, 156	RES. 698Ω, 1% 1/4W	
R158	RES. 10Ω, 2% 1/2W	
R133, 137	RES. 2.21K Ω, 5% 1/4W	
R134, 135	RES. 100KΩ, 2% 1/4W	
R136	RES. 7.5KΩ, 2% 1/4W	
R138	RES. 6.8KΩ, 5% 1/4W	
R139	RES. 240KΩ, 2% 1/2W	
R141, 157	POT. 200KΩ, 10% 3/4W	
R140	RES. 390KΩ, 5% 1/4W	
R143	RES. 1.2 MEGOHM 5% 1/4W	
R144	RES. 12KΩ, 2% 1/4W	
R145	POT. 100KΩ, 10% 3/4W	
R146-148	RES. 110KΩ, 2% 1/4W	
R159	RES. 470, 5% 1/4W	
R154	RES. 1.8K, 2% 1/2W	
R152	RES. 75KΩ, 2% 1/2W	
R153	RES. 680KΩ, 2% 1/2W	
R120	RES. 1800, 2% 1/2W	
R160	RES. 470-Ω, 5% 1/4W	
RT101, 102	THERMISTOR 1KΩ @ 25C	
VR101	ZENER DIODE 1W 33V 1N4752	

REVISIONS

DELETED - C103, CR111, C112, Q103, R149, R150, R151, R155; ADDED - R158, R161, C111, C112, CR113 & COIL TERM. #28; CHANGED - VALUES FOR C106, C107, C108, R121, R160 & R163; SEE WIRE LIST (8 PGMS)			
*	B	2213-04	DD 5-8-73 R02
ADDED R161 ON PC BOARD A1 (BRACED)			
*	C	2213-06	DD 5-2-73 R03

8511493	10-3-72	
M 8511420	9-11-72	CR
8511415	9-11-72	CR
M 8511282	6-6-72	DA
X5000 50	5-15-72	DD
ENG. LEVEL	DATE	

N.E.C. REF. CODE

INTERDATA APPROVAL
ENGR: [illegible] DATE: 10/19/72

DRAWN	R. Stimpson	3.15.72
CHECKED	[illegible]	5-11-72
APPROVED	[illegible]	6.6.72
APPROVED	[illegible]	6 June '72

PEC-3588

NORTH ELECTRIC COMPANY
ELECTRONETICS DIVISION

SCHEMATIC
POWER SYSTEM
(N.E.*4392025)

CODE IDENT. NO. | SIZE D | 34-014R03 D08

SCALE NONE | UNIT WEIGHT | SHEET 1 OF 2



COMPONENT CHART				
PART NO.	CIRCUIT REF.	DESCRIPTION		PART NO.
304 2176	R201,203	RES. 6.2KΩ,	2% 1/4W	340 2351
	R202	POT. 2KΩ,	10% 3/4W	341 0836
	R204	RES. 3.6KΩ,	2% 1/4W	340 2345
337 1405	R205,206	RES. 7.5KΩ,	2% 1/4W	340 2353
	R208	RES. .3Ω,	1% 3W	340 5307
	R210	RES. 1.5Ω,	1% 3W	340 3395
315 0045	R211,214	RES. 11KΩ,	2% 1/4W	340 2357
315 0360	R212	POT. 5K,	10% 3/4W	341 0837
	R213,217	RES. 8.2K,	2% 1/4W	340 2354
370 0202	R215	RES. 680Ω,	2% 1W	340 4241
	R216	RES. 1.8KΩ,	2% 1/4W	340 2338
340 5321	R218	RES. 30KΩ,	2% 1/4W	340 2367
601 2671	R219	RES. 2.7K,	2% 1/4W	340 2342
601 2673	R220	RES. 4.3KΩ,	2% 1/4W	340 2347
	R221	RES. 1KΩ,	2% 1/4W	340 2332
	R222	RES. 220Ω,	2% 1W	340 4230
	R223	RES. 620,	2% 1/4W	340 2303
620 0833				
304 1346	T201	TRANSFORMER		601 2672
304 1145				
304 1222				
304 1509	VR201	ZENER DIODE	1N758A	337 1490
304 1473				
304 1415				
304 1655				
337 1674				
337 1363				
337 1641				
371 3002				
371 0014				
389 0643				
370 0223				
370 0144				
0533802				
370 0202				

CIRCUIT REF.	DESCRIPTION
C7	CAP. 4,900 MFD @ 50 VDC
CR1,2,9-12	DIODE 1N1201A
F2	FUSE 1A AGC
F6	FUSE 4A AGC
Q7,8	TRANSISTOR 2N3055
R5,6	RESISTOR .2Ω, 1% 3W
T2	TRANSFORMER
T4	TRANSFORMER
A2	PRINTED WIRING BOARD
C201,202	CAP. .01 MFD @ 50 VDC
C203	CAP. 220 MFD @ 15 VDC
Q204	CAP. 10 MFD @ 50 VDC
C205	CAP. 400 MFD @ 50 VDC
C206	CAP. 5 MFD @ 50 VDC
C207	CAP. .47 MFD @ 100 VDC
C208	CAP. .1 MFD @ 100 VDC
CR201	RECTIFIER BRIDGE 1N1645
CR202,203	DIODE 1N5402
CR204,205	DIODE
IC201	REGULATOR μA723C - DIP
IC202	VOLTAGE COMPARATOR LM311
K201,202	RELAY SIGMA 191-TE1C1-24L
Q201	TRANSISTOR 2N3054
Q202	TRANSISTOR 2N3133
Q203	TRANSISTOR 2N2218
Q204,205	TRANSISTOR 2N3055

	8511493	10-3-72
M	8511420	9-11-72
	8511415	9-11-72
M	8511282	6-6-72
	8500050	5-15-72
	ENG. LEVEL	DATE

N.E.O. REF. CODE		NORTH ELECTRIC COMPANY ELECTRONICS DIVISION
DRAWN	R Thompson	2-16-72
CHECKED	D Mullen	5-11-72
APPROVED		5-23
APPROVED		6-1-72
PEC-3588		SCHEMATIC POWER SYSTEM (N.E.*4392025)
	CODE IDENT. NO.	SIZE D 34-014R03D08
	SCALE None	UNIT WEIGHT SHEET 2 OF 2



HIGHEST DESIGNATION	DESIGNATIONS NOT USED
C15	C1, C3, C14
C111	
CR11	
CR105	
E28	
Q18	Q9, Q13
Q121	Q120
R63	R19, R54
R118	
VR7	

NOTES:
1. UNLESS OTHERWISE SPECIFIED: RESISTOR VALUES ARE IN OHMS, 1/2 WATT 10%. CAPACITOR VALUES ARE IN MICROFARADS.
2. R102 THRU R115 ARE 0.1 Ω 5W Q101 THRU Q117 ARE 2N3055
3. R16 SELECT IN TEST

REVISIONS

SYM	ZONE	DESCRIPTION	DATE	APPROVED
A		R63 WAS 27K. R29 WAS 5.1K. R27 WAS 1K. DIMENSIONS, E2002 PRELIMINARY TRANSISTOR, ADDED R119 & FILL IN HOLE VALUES FOR RMFS.	2-22-72	
B		ADDED NOTE '3', CHANGED OUTPUT, R119 WAS 27Ω 2W. REVISED R16-R63	8-22-72	
C		Q101 - Q117 WERE C12CS	9/29/72	
D		DELETED R63 FROM NOTES. ECN 2228 TTA	3/12/73	
E		REVISED E101- E104 TTA	3/29/73	
F		CHG TO SPS1504A & REVISED TB-101 TTA	4/19/73	
G		CHG C5&C15 WAS 200V TTA	4/20/73	

REVISIONS
CHANGED: REFLECTED REVISIONS D, E, F & G.
ADDED: SHEET 2

DB	3213-07	BBC	5-17-73	R02

ITEM	REQD	PART NO.	DESCRIPTION	MATERIAL	SPECIFICATION	VENDOR OR APPD EQUIV

PARTS LIST

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
TOLERANCES
FRACTIONS ±
DECIMALS
2 PLACE ±
3 PLACE ±
ANGLES ±
SURFACES
√ MICRO INCHES
FINISH
MATERIAL
NEXT ASSEMBLY
MODEL

DR J R Bjerke 1-25-72
CHK [illegible] 2-20-72
APPD
APPD
INTERDATA APPD R.M.B. 1/26/73

Transistor Devices Inc.
Cedar Knolls New Jersey

DIAGRAM, SCHEMATIC
SPS-1504-A (20769)

CODE IDENT	SIZE	34-015R02D08
09004	D	
SCALE ~		SHEET 1 OF 2

INTERDATA®

COMPONENT CHART

CKT. REF.		DESCRIPTION	PART NO.	MFR.
C1	CAP.	NOT USED		
C2	CAP.	.68 @ 63 V	ET680X063A00	MEPCO.
C3	CAP.	NOT USED		
C4	CAP.	.68 @ 63Vq	ET680X063A00	MEPCO.
C5	CAP.	.0022 @ 250V	C280AE/A2K2	QPL.
C6	CAP.	150 @ 25V	76F02KM151	G. E.
C7	CAP.	.01 @ 250V	C280AE/A10K	MEPCO.
C8	CAP.	150 @ 25V	76F02KM151	G. E.
C9	CAP.	.01 @ 250V	C280AE/A10K	MEPCO.
C10	CAP.	3.3 @ 15V	CSR13D335KM	QPL.
C11	CAP.	.01 @ 250V	C280AE/A10K	MEPCO.
C12	CAP.	.01 @ 250V	C280AE/A10K	MEPCO.
C13	CAP.	3.3 @ 15V	CSR13D335KM	QPL.
C14	CAP.	NOT USED		
C15	CAP.	.0022 @ 250V	C280AE/A2K2	QPL.
C101	CAP.	90,000 @ 20V	86F135M1	G. E.
C102	CAP.	60,000 @ 20V	86F134M1	
C103	CAP.	90,000 @ 20V	86F135M1	
C104	CAP.	60,000 @ 20V	86F134M1	
C105	CAP.	7,800 @ 30V	86F148M1	
C106	CAP.	7,800 @ 30V	86F148M1	
C107	CAP.	9,200 @ 15V	86F120M2	G. E.
C108	CAP.	.22 @ 250	CSR13E225KL	JACO.
C109	CAP.	.22 @ 250	CSR13E225KL	JACO.
CR1	DIODE		1N645	G. E.
CR2	DIODE		A-15-A	
CR3	DIODE		A-15-A	
CR4	DIODE		1N645	
CR5	DIODE		A-15-A	
CR6	DIODE		A-15-A	
CR7	DIODE		A-15-A	
CR8	DIODE		A-15-A	
CR9	DIODE		1N645	
CR10	DIODE		1N645	
CR11	DIODE		A-15-A	G. E.
CR101	DIODE		1N1184	G. E.
CR102	DIODE		1N1184	
CR103	DIODE		1N1184	
CR104	DIODE		1N1184	
CR105	DIODE		1N1184	G. E.
F1	FUSE	15A S. B.	MDX - 15	BUSSMAN
XF1	FUSE	HOLDER	342002	BUSSMAN
Q1	TRANSISTOR		2N1711	QPL.
Q2	TRANSISTOR		2N3055	RCA
Q3	TRANSISTOR		2N1711	QPL.
Q4	TRANSISTOR		NOT USED	
Q5	TRANSISTOR		2N2907	
Q6	TRANSISTOR		2N1711	
Q7	TRANSISTOR			
Q8	TRANSISTOR			
Q9	TRANSISTOR		2N1711	
Q10	TRANSISTOR		2N2907	
Q11	TRANSISTOR		2N2907	
Q12	TRANSISTOR		2N1711	
Q13	TRANSISTOR		NOT USED	
Q14	TRANSISTOR		2N1711	
Q15	TRANSISTOR		2N1711	
Q16	TRANSISTOR		2N1711	
Q17	TRANSISTOR		2N1711	
Q18	TRANSISTOR		2N2907	QPL.
Q101	TRANSISTOR		2N3055	RCA
Q102				
Q103				
Q104				
Q105				
Q106				
Q107				
Q108				
Q109				
Q110				
Q111				
Q112				
Q113				
Q114				
Q115				
Q116				
Q117	TRANSISTOR		2N3055	
Q118	SCR		2N682	
Q119	SCR		61463	
Q120	NOT USED			
Q121	TRANSISTOR		2N3055	RCA
R1	RESISTOR	100	RCR20G101KS	ALLEN-BRADLEY
R2	RESISTOR	1.8K, 2W	RC40G182K	
R3	RESISTOR	270	RCR20G271KS	
R4	RESISTOR	1K	RCR20G102KS	
R5	RESISTOR	100	RCR20G101KS	ALLEN-BRADLEY
R6	RESISTOR	.33 ohms, 5W	PW5	HAMILTON-HALL
R7	POT	10K	BK64204	
R8	RESISTOR	82K	RCR20G823KS	ALLEN-BRADLEY
R9	POT	250 ohms	BK64199	
R10	RESISTOR	100 1 W	RC32G101KS	ALLEN-BRADLEY
R11	RESISTOR	270 1 W	RC32G271KS	ALLEN-BRADLEY
R12	RESISTOR	15 K	RCR20G153KS	ALLEN-BRADLEY
R13	RESISTOR	2.2K FILM		
R14	RESISTOR	820	RCR20G821KS	ALLEN-BRADLEY
R15	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R16	RESISTOR	100 K	RCR20G104KS	ALLEN-BRADLEY
R17	RESISTOR	8.2K	RCR20G822KS	ALLEN-BRADLEY
R18	RESISTOR	2.7 K	RCR20G272KS	ALLEN-BRADLEY
R19	RESISTOR	NOT USED		
R20	RESISTOR	1 K FILM		
R21	RESISTOR	1.2 K FILM		
R22	RESISTOR	680	RCR20G681KS	ALLEN-BRADLEY
R23	POT	500 ohms	BK64200	
R24	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R25	RESISTOR	1 K	RCR20G101KS	ALLEN-BRADLEY
R26	RESISTOR	100	RCR20G101KS	ALLEN-BRADLEY
R27	RESISTOR	470	RCR20G471KS	ALLEN-BRADLEY
R28	RESISTOR	4.7 K	RCR20G472KS	ALLEN-BRADLEY
R29	RESISTOR	4.02K 3W 1%	RW79T4022F	
R30	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R31	RESISTOR	8.2 K	RCR20G822KS	ALLEN-BRADLEY
R32	RESISTOR	120 K	RCR20G124KS	ALLEN-BRADLEY
R33	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R34	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R35	RESISTOR	680	RCR20G681KS	ALLEN-BRADLEY
R36	POT	500 ohms	BK64200	
R37	RESISTOR	100	RCR20G101KS	ALLEN-BRADLEY
R38	RESISTOR	3.3 K	RCR20G332KS	ALLEN-BRADLEY
R39	RESISTOR	270	RCR20G271KS	ALLEN-BRADLEY
R40	RESISTOR	100	RCR20G101KS	ALLEN-BRADLEY
R41	POT	10 K	BK64204	
R42	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R43	RESISTOR	39 K	RCR20G393KS	ALLEN-BRADLEY
R44	RESISTOR	1.5 K	RCR20G152KS	ALLEN-BRADLEY
R45	RESISTOR	8.2 K	RCR20G822KS	ALLEN-BRADLEY
R46	RESISTOR	82 ohms	RCR20G820KS	ALLEN-BRADLEY
R47	RESISTOR	NOT USED		
R48	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R49	RESISTOR	NOT USED		
R50	RESISTOR	2.7 K	RCR20G272KS	ALLEN-BRADLEY
R51	RESISTOR	2.7 K	RCR20G272KS	ALLEN-BRADLEY
R52	RESISTOR	12 K	RCR20G123KS	ALLEN-BRADLEY
R53	RESISTOR	1.2 K	RCR20G122KS	ALLEN-BRADLEY
R54	RESISTOR	NOT USED		
R55	RESISTOR	270 ohms FILM		
R56	RESISTOR	1.5 K FILM		
R57	RESISTOR	390	RCR20G391KS	ALLEN-BRADLEY
R58	RESISTOR	56	RCR20G560KS	ALLEN-BRADLEY
R59	POT	250 ohms	BK64199	
R60	RESISTOR	470 ohms	RCR20G471KS	ALLEN-BRADLEY
R61	RESISTOR	1 K	RCR20G102KS	ALLEN-BRADLEY
R62	RESISTOR	4.7 K	RCR20G472KS	ALLEN-BRADLEY
R63	RESISTOR	2.7, 2 W	RC42G270KS	ALLEN-BRADLEY
R101	RESISTOR	100 ohms		
R102	RESISTOR	.1 ohm, 5 W	PW5	HAMILTON-HALL
R103				
R104				
R105				
R106				
R107				
R108				
R109				
R110				
R111				
R112				
R113				
R114				
R115	RESISTOR	.1 ohm, 5 W	PW5	HAMILTON-HALL
R116	POT	2.5 K	R1506	TDI
R117	POT	1 K	R1404	TDI
R118	POT	1 K	R1404	TDI
R119	RESISTOR	100 ohms, 2 W 10%	RCH2G101K	
VR1	ZENER DIODE		1N756A	QPL.
VR2			1N821	
VR3			1N756A	
VR4			1N756A	
VR5			1N821	
VR6			1N748A	
VR7	ZENER DIODE		1N748A	QPL.
T101	TRANSFORMER		C202015-T5	TDI
T102	RELAY TRANSFORMER		B20815	TDI
B1	BLOWER		CENTAUR CT3AZ	ROTRON
F61	AC LINE FILTER		2031	COMPONENTS CORP.
K1	RELAY		W88AX-6DPDT	MAGNACRAFT
TB1	TERMINAL STRIP		863	H. H. SMITH
RC1	RC NETWORK		PMR2026	RIFA
	LINE CORD		17408S TYPE SJ	BELDEN

NOTES

BRUNING 44-231 16042

NAME	DATE	TITLE
D. BARKER	5-17-73	FUNCTIONAL SCHEMATIC SPS-1504-A

SIZE 34-015.R02 DOB | REV 2 | SHEET 2

INTERDATA

REVISIONS

CHASSIS

2.85 NOM.

AIR FLOW

UNIVERSAL ANGLE (BASIC CABINET) (REF)

18.32 NOM. MTG. CTRS.

HEX SOCKET H.D. CAP SCREW *10-32 x 3/4, 16-417 F01 (4 REQ'D)
WASHER, SPLITLOCK #10, 16-059 F04 (4 REQ'D)
WASHER, FLAT, #10, 16-060 F04 (4 REQ'D)

*10-32 TAP (REF)

SPACER, NYLON 16-343 F02 (2 REQ'D)

50 AMP POWER SUPPLY 34-015

—REF— MEMORY POWER SUPPLY 34-014

16-239 F04 (2 REQ'D) SCREW, *10-32 x 1/2 PHP
16-059 F04 (2 REQ'D) WASHER, SPLITLOCK *10
16-060 F04 (2 REQ'D) WASHER, FLAT *10

CHASSIS (REF)

CABLE STRAP 16-018 F01 (1 REQ'D WITH 1 SPARE)

2.85 NOM.

(50 AMP P.S.)

(MEM P.S.)

14-329 (2 REQ'D) HINGE BLOCK

CABLE STRAP 16-019 (1 REQ'D) MOUNT WITH EXISTING HARDWARE

A.C. CORDS

SUPPORT ANGLE (REF)

SCALE - NONE

NOTES:
1. ALL HARDWARE REQUIREMENTS ARE ON A ONE UNIT BASIS ONLY.

NAME	TITLE	DATE
L. TOWNSEND	DRAFT	5-18-72
J.F. FLEMING	CHE.	6-5-72
T. LAUGESEN	ENGR.	
H. ROSS	M.C.	
R.E. JONES	DR. DEV.	

TITLE: INFORMATION DRAWING
POWER SUPPLY CABINET INSTALLATION

TASC NO. 03213
DWG NO. 02-261 C12
SHEET 1 OF 2


INTERDATA
A B C D E F G H J K L M N P R
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
EXPANSION
C2R
C1R
EXPANSION
OPTIONAL EXPANSIONS AND CABLE ROUTINGS
PROCESSOR OR EXPANSION
50-AMP POWER SUPPLY 34-015
EXPANSION
— REF — MEMORY POWER SUPPLY 34-014
EXPANSION
C2R
C1R
IF THIRD CHASSIS IS NOT USED, SLEEVE & TIE BACK C1 & C2
SCALE - HALF SIZE
NOTES
NAME L. TOWNSEND
TITLE DRAFT
DATE 5-19-72
TITLE INFORMATION DRAWING
POWER SUPPLY CABINET INSTALLATION
TASK NO. 03213
DWG. NO. 02-261 C12
SHEET 2 OF 2

INSTALLATION PROCEDURE

A. IF EQUIPPED, REMOVE INTERNAL BATTERY FROM 34-014 PWR. SUPPLY. DISCONNECT WIRES TO UNUSED TERMINAL BLOCK ON INTERNAL BATTERY MTG. BRACKET.
B. ON PWR. SUPPLY 34-014, REMOVE JUMPER FROM TB4-7 TO TB4-8.
C. ON UPPER "PLUG-IN CIRCUIT CARD" OF 34-014 PWR SUPPLY, REMOVE JUMPER E2 TO E3. ADD JUMPER E2 TO E1.
D. PLACE BATTERY IN SUPPORT.
E. SECURE BRACE TO SUPPORT WITH #8 HARDWARE.
F. MOUNT ASSEMBLED SUPPORT TO BACK WITH #10 HARDWARE.
G. CONNECT CABLE 17-231 TO PWR. SUPPLY 34-014. RED WIRE TO TB4-7. BLACK WIRE TO TB4-9.
H. CONNECT OTHER END OF CABLE 17-231 TO BATTERY. RED WIRE TO THE PLUS(+) TERMINAL. BLACK WIRE TO THE MINUS(-) TERMINAL.





NAME	DEPT	DATE	TITLE INSTALLATION DWG. MOD 80 BATTERY KIT
DRAWN	CHK	3 MAR 78	
ENGR	CHK	3 MAR 78	
PROD	CHK		
QUAL	CHK		
APPROVALS			
MFG			
PROD			
ENGR			
REV			
PRC			
APPROVAL			

MATERIAL: 3901 | SIZE: C | DWG. NO. 17-1 | REV: D

INTERDATA

REVISIONS (CONTINUED)						
ADDED: AT 138 & 159 DB1-C3, I/O-213-3 & I/O-214-3	RM	BS	1367	7/4/72	R04
SHT 1 LOC C6 DEL- TERM 10 & 11. 28 & 29 DEL. TERM. 23 & 24 SHOW CONN DB1-C1 & C2 AS TP	LV	JF	1109	8-7-72	R02
ADDED GND TO I/O-100-3 LOC 59	RM	VM	1222	10-19-72	R03

REVISIONS
ORIGINAL ISSUE WAS R01
ADDED 3 RESISTORS, 7 DIODES, AND 1 GATE

ADDED: IC P 19-004, & CONN. TERM 02 & 70 ON SW21 SHT 1 LOC C3 ON SHT 2 ADDED IC A 19-021 LOC C6 REMOVED: IC P 19-004 LOC C6
RM RS 1506 7/20/72 R06

LOG/IC'S REMOVED CONN FROM 3W21-02 TO 3W21-05
RM VM 1660 7/31/72 R07

CONN I/O-213-3 & I/O 214-3 AS T.P. LOC N7
MNEM. 3RGO WAS SRGO LOC E9 ADDED
C3-C7. SHT 2 LOC H-L7 ADDED PULL UP RESIS.
RM JF 1443 7/7/72 R05

NOTES

NAME	TITLE	DATE
H. TOMLINE	DRAFT	16 AUG 71
E. FIERO	CHK	16 AUG 71
B.W. SATHMARY	ENGR	2 JUNE 71
M. FUCHS		2 JUNE 71
R.E. JONES	DIR ENG	2 JUNE 71

TITLE SCHEMATIC DISPLAY PANEL (NS1)

TASK NO. 03116
DWG NO. 09-051R07D08
SHEET OF 1-2

INTERDATA®

FRONT PANEL LAYOUT

PWR				LD1								LC1							DISPLAY 1
WAIT				LB1								LA1							DISPLAY 2
INT	EXE	SGL	RUN	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15





STATUS

RUN	OFF WRT RORO	ADRS RD RAWO	SINGLE	MODE	0	1	2	3	4	5	6	7
0	0	0	0	HALT	1	1	0	0	X	X	X	X
0	0	0	1	HALT	1	1	0	0	X	X	X	X
0	0	1	0	ADR	0	0	1	1	0	0	0	0
0	0	1	1	MRD	0	0	1	0	0	0	0	0
0	1	0	0	HALT	1	1	0	0	0	0	0	0
0	1	0	1	MWR	0	0	0	1	0	0	0	0
0	1	1	0									
0	1	1	1									
1	0	0	0	RUN	1	0	0	0	X	X	X	X
1	0	0	1	VAR	0	1	0	0	X	X	X	X
1	0	1	0	ADR	0	0	1	1	0	0	0	0
1	0	1	1	MRD	0	0	1	0	0	0	0	0
1	1	0	0	RUN	1	0	0	0	0	0	0	0
1	1	0	1	MWR	0	0	0	1	0	0	0	0
1	1	1	0									
1	1	1	1									
				OFF					0	0	0	0
				INS					0	0	1	0
				PSW					0	1	0	0
				0/1					1	0	0	0
				2/3					1	0	0	1
				4/5					1	0	1	0
				6/7					1	0	1	1
				8/9					1	1	0	0
				A/B					1	1	0	1
				C/D					1	1	1	0
				E/F					1	1	1	1



FRONT VIEW ROTARY

NOTES

NAME	TITLE	DATE
L. VALENTY	DRAFT	28JUL71
	CHK	
	ENGR	
	DIR ENG	

TITLE SCHEMATIC
DISPLAY PANEL (NSI)

TASK NO. 03116
DWG NO. 09-051R07D08
SHEET OF 2-2

BRUNING 44-231 15043

PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From _____ Date _____

Title _____ Publication Title _____

Company _____ Publication Number _____

Address _____

_____

_____

FOLD FOLD

Check the appropriate item.

Error (Page No. ___, Drawing No. _____)
Addition (Page No. ___, Drawing No. _____)
Other (Page No. ___, Drawing No. _____)

Explanation:

FOLD FOLD

CUT ALONG LINE

Fold and Staple
No postage necessary if Mailed in U.S.A.

STAPLE STAPLE

FOLD FOLD

FIRST CLASS
PERMIT No. 22
OCEANPORT, N.J.

BUSINESS REPLY MAIL

No Postage Necessary If Mailed In U.S.A.

Postage Will Be Paid By:

INTERDATA®

2 Crescent Place
Oceanport, New Jersey 07757

PUBLICATIONS DEPT.

FOLD FOLD

STAPLE STAPLE