

Honeywell Level 6



**Minicomputer Systems
Handbook**

SERIES 60 (LEVEL 6)
MINICOMPUTER SYSTEMS HANDBOOK

SUBJECT

Introduction and Overview of the Models 23, 33, 43, 47, 53, and 57; System and Central Processor Architecture; Instruction Set and Addressing; Central Processor Control Panels; and Instruction Timings.

ORDER NUMBER

CC71, Rev. 0

October 1978

Honeywell

Preface

This Handbook introduces Level 6, Honeywell's family of minicomputer systems, and describes its major system elements in straightforward technical detail. Thus, present minicomputer users and others with an engineering orientation can understand the fundamental design philosophy of Level 6 and make a firm personal evaluation of its merits. They will also become acquainted with Honeywell as a minicomputer manufacturer.

Honeywell has been a minicomputer manufacturer for over 12 years. In that time it has marketed the products of Computer Control Company, which it acquired in 1966, and has developed and introduced extensions of the original line. Computer Control Company in 1965 built the first 16-bit minicomputers, the DDP-116. Honeywell has continued with the DDP-516 (1966), the DDP-416 (1967), the H316 (1969), System 700 (1972), the 6/34 and 6/36 (1976), the 6/43 (1977), and the Models 23, 33, 43, 47, 53, and 57 (1978), establishing itself as one of the foremost manufacturers of 16-bit systems.

Level 6 is a 16-bit minicomputer system founded on new concepts of simplicity, flexibility, and reliability. With its open-ended system architecture, its modular, highly functional software, and its low-cost peripherals (including mass storage subsystems), Level 6 is a key element in Honeywell's Distributed System Environment. It offers wide-ranging suitability for both end-use and OEM applications, and as a member of Honeywell's Series 60 it enjoys the full field engineering service of one of the country's major computer manufacturers.

Lying behind the advanced technology of Level 6 are not only Honeywell's long experience as a producer of 16-bit machines, but a design philosophy emphasizing the use of commercially established elements and a new factory system promoting error-reducing automated procedures. These have combined to lower manufacturing costs to the point at which Level 6 can offer one of the most attractive price/performance ratios on the market.

There is much more that is newsworthy about Level 6, and this Handbook can only summarize key aspects. For a full account of Level 6 minicomputers and their place in your operations, call a Honeywell Marketing Representative.

Contents

| | Page |
|--|------|
| Section 1. System Summary | 1-1 |
| Models | 1-1 |
| Model 23 | 1-1 |
| Model 33 | 1-4 |
| Models 43 and 47 | 1-4 |
| Model 53 and 57 | 1-5 |
| Board Technology | 1-7 |
| Packaging | 1-10 |
| Rackmountable Units | 1-10 |
| Honeywell 60-inch Cabinet | 1-10 |
| Honeywell 30-inch Cabinet | 1-11 |
| Tabletop Units | 1-11 |
| Office Furniture Package | 1-12 |
| Quality Logic Tests | 1-12 |
| System Elements | 1-12 |
| Bus | 1-12 |
| Central Processor | 1-13 |
| Main Memory | 1-14 |
| Memory Save and Autorestart Unit (PSS9001/9002/9303) | 1-16 |
| Memory Management Unit (CPF9501) | 1-17 |
| Scientific Instruction Processor (CPF9503) | 1-18 |
| Peripheral and Communications Controllers | 1-18 |
| Single/Dual Console Adapter (KCM9301/9302) | 1-18 |
| Diskette Adapter (DIM9301) | 1-20 |
| Printer Adapter (PRM9301) | 1-20 |
| Dual-Line Asynchronous Communications Adapter (DCM9301) | 1-20 |
| Single-Line Synchronous Communications Adapter (DCM9302) | 1-20 |
| Dual-Line Synchronous Communications Adapter (DCM9303) | 1-20 |
| Dual-Line Asynchronous/ Synchronous Communications Adapter (DCM9304) | 1-20 |
| Multiple Device Controller (MDC9101) | 1-21 |
| Mass Storage Controller (MSC9101) | 1-22 |
| Mass Storage Controller (MSC9102) | 1-23 |
| NRZI Magnetic Tape Controller (MTC9101) | 1-23 |
| PE Magnetic Tape Controller (MTC9102) | 1-24 |

| | |
|---|------|
| Multiline Communications Processor (MLC9103) | 1-24 |
| General Purpose Direct Memory Access Interface (GIS9001) | 1-26 |
| Control Panels | 1-29 |
| Full Control Panel | 1-29 |
| Basic Control Panel | 1-29 |
| Options | 1-29 |
| Section 2. System Architecture | 2-1 |
| System Bus | 2-1 |
| Connectable Units | 2-1 |
| Input/Output Channels | 2-1 |
| Interunit Communication | 2-3 |
| Megabus Priority | 2-4 |
| Types of CP and Memory Transfers | 2-5 |
| Input/Output Transfers | 2-6 |
| Input/Output Commands | 2-7 |
| Interrupt Levels | 2-8 |
| Interrupt Commands | 2-8 |
| Interrupt Action | 2-9 |
| Context Switching | 2-10 |
| Summary of Bus Operations | 2-10 |
| Memory Addresses | 2-11 |
| Section 3. Central Processor Architecture | 3-1 |
| Registers | 3-1 |
| Data Formats | 3-2 |
| General Registers | 3-3 |
| Base Registers | 3-3 |
| Program Counter | 3-5 |
| Indicator Register | 3-5 |
| Arithmetic Indicators | 3-5 |
| Comparison Indicators | 3-6 |
| Bit Test Indicator | 3-6 |
| Input/Output Indicator | 3-6 |
| Mode Control Registers | 3-6 |
| Status Register | 3-7 |
| QLT Indicator | 3-7 |
| Privileged State Indicator | 3-7 |
| Processor ID | 3-8 |
| Priority Level | 3-8 |
| Stack Address Register | 3-8 |
| Remote Descriptor Base Register | 3-8 |
| Summary of Program Visible Registers | 3-8 |
| Interrupts | 3-10 |
| Traps | 3-12 |
| Queue Management | 3-15 |
| Stack Management | 3-17 |
| Scientific Instruction Processor | 3-17 |
| Control Registers | 3-18 |
| Scientific Indicator (SI) Register | 3-18 |
| SIP Mode (M4) Register | 3-18 |
| SIP Trap Mask (M5) Register | 3-19 |

| | <i>Page</i> |
|--|-------------|
| Accumulators | 3-19 |
| Automatic Round/Truncate | 3-19 |
| Scientific Traps | 3-19 |
| Data Formats | 3-20 |
| Software Simulation of the SIP | 3-21 |
| Commercial Instruction Processor | 3-21 |
| Control Registers | 3-21 |
| CIP Mode (M3) Register | 3-21 |
| CIP Indicator Register | 3-21 |
| Commercial Traps | 3-22 |
| Software Simulation of the CIP | 3-22 |
| Memory Management Unit | 3-22 |
| Segmentation | 3-22 |
| Relocation | 3-23 |
| Protection | 3-23 |
| Segment Descriptor Format | 3-24 |
| | |
| Section 4. Instructions and Addressing | 4-1 |
| Instruction Set Summary | 4-1 |
| SAF and LAF Mode Impact on | |
| Instructions | 4-6 |
| SAF/LAF Independent Code | |
| (SLIC) | 4-6 |
| Pre-fetch Capability and | |
| Self-Modifying Code | 4-6 |
| Instruction Formats and Addressing | |
| Modes | 4-6 |
| Single and Double Operand | |
| Instructions | 4-6 |
| Branch Instructions | 4-8 |
| Short Displacement Addressing | 4-9 |
| Long Displacement Addressing | 4-9 |
| Absolute Addressing | |
| (Immediate Address) | 4-9 |
| Short Value Immediate | |
| Instructions | 4-9 |
| Shift Instructions | 4-9 |
| Generic Instructions | 4-10 |
| Input/Output Instructions | 4-10 |
| Scientific Instructions | 4-11 |
| Commercial Instructions | 4-11 |
| Instruction Set | 4-13 |
| | |
| Section 5. Central Processor Control | |
| Panels | 5-1 |
| Packaging | 5-1 |
| Full Control Panel | 5-1 |
| Register Display | 5-4 |
| Hexadecimal-Pad Keys | 5-4 |
| Panel Display Interpretation | 5-7 |
| Basic Control Panel | 5-8 |

| | <i>Page</i> |
|--|-------------|
| Control Panel Operating Procedures | 5-11 |
| Display Registers | 5-11 |
| Change Registers | 5-12 |
| Display Memory | 5-12 |
| Change Memory | 5-13 |
| Stop Program Execution | 5-14 |
| Execute Single Instruction(s) | 5-14 |
| Restart Program | 5-15 |
| Master Clear | 5-15 |
| Run Quality Logic Tests (QLTs) | 5-16 |
| Basic Control Panel | 5-16 |
| Full Control Panel | 5-16 |
| Change Configuration Switch | 5-17 |
| Full Control Panel | 5-17 |
| Basic Control Panel | 5-18 |
| | |
| Appendix A. Instruction Timings | A-1 |
| Model 23 | A-1 |
| Model 33 | A-3 |
| Models 43 and 47 | A-6 |
| Models 53 and 57 | A-11 |
| | |
| Appendix B. Address Syllable Reference | |
| Table | B-1 |
| | |
| Appendix C. Hardware Dedicated | |
| Memory Locations | C-1 |

Figures

| <i>Figure</i> | <i>Page</i> |
|---|-------------|
| 1-1. Level 6 Model Growth and | |
| Performance Path | 1-1 |
| 1-2. Model 23 Configuration | 1-3 |
| 1-3. Model 33 Configuration | 1-4 |
| 1-4. Models 43 and 47 Configuration | 1-6 |
| 1-5. Models 53 and 57 Configuration | 1-8 |
| 1-6. Level 6 Circuit Boards | 1-9 |
| 1-7. Level 6 Packaging and Cabinetry | |
| Options | 1-11 |
| 1-8. Memory Save and Autorestart | |
| Unit | 1-16 |
| 1-9. Model 23 Peripheral | |
| Configurations | 1-19 |
| 1-10. Model 23 Communications | |
| Configurations | 1-20 |
| 1-11. MDC Configurations | 1-21 |
| 1-12. MSC Configurations | 1-23 |
| 1-13. MTC Configurations | 1-25 |
| 1-14. MLC Configurations | 1-27 |
| 1-15. Layout of General Purpose DMA | |
| Interface Board | 1-28 |

| <i>Figure</i> | | <i>Page</i> |
|---------------|---|-------------|
| 1-16. | Portable Plug-in Panel | 1-30 |
| 1-17. | Vertical Panel Mounting Option | 1-30 |
| 2-1. | System Architecture | 2-2 |
| 2-2. | Typical Model 43 Configuration | 2-3 |
| 2-3. | Write Cycle | 2-4 |
| 2-4. | Bus Priority | 2-4 |
| 2-5. | Read Operation | 2-5 |
| 2-6. | Timing of Memory Read Operation | 2-6 |
| 2-7. | I/O DMA Input Operation | 2-6 |
| 2-8. | I/O DMA Output Operation | 2-7 |
| 2-9. | I/O Output Command | 2-7 |
| 2-10. | I/O Input Command | 2-8 |
| 2-11. | Interrupt Cycle | 2-9 |
| 2-12. | Interrupt Action | 2-9 |
| 2-13. | Data and Address Bus Formats | 2-10 |
| 2-14. | Byte Addressing | 2-11 |
| 3-1. | Data Formats | 3-2 |
| 3-2. | Byte Formats | 3-3 |
| 3-3. | General Registers | 3-4 |
| 3-4. | Central Processor Register Complement | 3-9 |
| 3-5. | Interrupt Action | 3-11 |
| 3-6. | Trap Vector and Interrupt Vector Linkage | 3-14 |
| 3-7. | Queue Management | 3-16 |
| 3-8. | Stack Structure | 3-17 |
| 3-9. | Memory Layout with Memory Management Unit Option | 3-23 |
| 3-10. | Segment Descriptor Format | 3-24 |
| 5-1. | Full Control Panel | 5-1 |
| 5-2. | Register Selection Codes | 5-5 |
| 5-3. | Basic Control Panel for Models 33, 43, and 47 | 5-9 |
| 5-4. | Basic Control Panel for Model 23 | 5-9 |
| 5-5. | Portable Plug-in Panel (Installed in Basic Panel) | 5-11 |
| 5-6. | Miniature Configuration Switches – Full Control Panel | 5-17 |
| 5-7. | Miniature Configuration Switches – Basic Control Panel | 5-18 |
| C-1. | Hardware Dedicated Memory Locations | C-1 |

Tables

| <i>Table</i> | | <i>Page</i> |
|--------------|---|-------------|
| 1-1. | Level 6 Model Comparison | 1-2 |
| 1-2. | Memory Configurations | 1-15 |
| 3-1. | Event Interrupt Level Assignment | 3-12 |
| 3-2. | Trap Vectors and Events | 3-13 |
| 3-3. | SIP Trap Vectors and Events | 3-20 |

| <i>Table</i> | | <i>Page</i> |
|--------------|--|-------------|
| 3-4. | CIP Trap Vectors and Events | 3-22 |
| 4-1. | Instruction Set Summary | 4-1 |
| 4-2. | Summary of Addressing Modes for Single and Double Operand Instructions | 4-7 |
| 4-3. | Branch Instruction Addressing Forms | 4-9 |
| 5-1. | Full Panel Controls and Indicators | 5-2 |
| 5-2. | Hexadecimal/Binary/Decimal Conversion | 5-7 |
| 5-3. | Basic Panel Controls and Indicators | 5-9 |
| 5-4. | Basic Control Panel Indicator Interpretation | 5-10 |
| A-1. | Model 23 Instruction and Operand Fetch Times | A-1 |
| A-2. | Model 23 Execution Times | A-2 |
| A-3. | Model 23 R-Branch, I-Branch Execution Times | A-2 |
| A-4. | Model 23 Shift Instruction Times | A-2 |
| A-5. | Model 23 Short Value Immediate Instruction Timings | A-3 |
| A-6. | Model 33 Instruction and Operand Fetch Times | A-3 |
| A-7. | Model 33 Execution Times | A-4 |
| A-8. | Shift and Generic Instruction Times | A-5 |
| A-9. | Model 33 R-Branch, I-Branch Execution Times | A-5 |
| A-10. | Model 33 I/O Instruction Times | A-6 |
| A-11. | Models 43 and 47 Instruction Timings | A-6 |
| A-12. | Models 43 and 47 Instruction Timings by Address Syllable Form | A-9 |
| A-13. | Models 43 and 47 Branch Timings | A-9 |
| A-14. | Models 43 and 47 Scientific Instruction Timings | A-10 |
| A-15. | Model 57 CIP Instruction Timings | A-12 |
| A-16. | Model 57 CIP Micro Operation Timing | A-12 |
| A-17. | Examples of Model 57 CIP Instruction Timings | A-14 |
| B-1. | Address Syllable Reference Table | B-2 |

