VAX/VMS Internals and Data Structures





April 1981

This manual explains the internal control paths and data structures used by the VAX/VMS operating system.

VAX/VMS Internals and Data Structures

Order No. AA-K785A-TE

SUPERSESSION/UPDATE INFORMATION: This is a new document for this release.

OPERATING SYSTEM AND VERSION: VAX/VMS V2.2

SOFTWARE VERSION: Not Applicable

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

No responsibility is assumed for the use or reliability of software on equipment that is not supplied by DIGITAL or its affiliated companies.

Copyright © 1981 by Digital Equipment Corporation All Rights Reserved.

Permission to reprint the following material is gratefully acknowledged.

From The Hobbit by J.R.R. Tolkien. Copyright © 1966 by J.R.R. Tolkien. Reprinted in the United States by permission of Houghton Mifflin Company. Reprinted outside the United States by permission of George Allen & Unwin, Ltd.

From The Return of the King, Being the Third Part of The Lord of the Rings by J.R.R. Tolkien. Copyright © 1965 by J.R.R. Tolkien. Reprinted in the United States by permission of Houghton Mifflin Company. Reprinted outside the United States by permission of George Allen & Unwin, Ltd.

The postage prepaid READER'S COMMENTS form on the last page of this document requests the user's critical evaluation to assist us in preparing future documentation.

The following are trademarks of Digital Equipment Corporation:

DEC DECsystem-10 PDT DECUS DECSYSTEM-20 RSTS DIGITAL DECwriter RSX PDP DIBOL VMS UNIBUS EduSystem VТ VAX IAS DECnet MASSBUS

			Page
PREFACE			xxvii
PART I		INTRODUCTION	
CHAPTER	1	SYSTEM OVERVIEW	
	1.1 1.1.1 1.1.1.1 1.1.1.2 1.1.1.3 1.1.2 1.1.3 1.2 1.2.1.1 1.2.1.2 1.2.1.3 1.2.1.4 1.2.2 1.2.3.3 1.2.3.1 1.2.3.2 1.2.3.3 1.2.4 1.2.4.1 1.2.4.2 1.2.4.3 1.3 1	Software Context Virtual Address Space Description Image Job FUNCTIONALITY PROVIDED BY VAX/VMS Operating System Kernel I/O Subsystem Memory Management Scheduling and Process Control Miscellaneous Services Data Management User Interface Images Installed with Privilege Other Privileged Images Images That Link with SYS\$SYSTEM:SYS.STB Interface between Kernel Subsystems I/O Subsystem Requests Memory Management Requests Scheduler Requests HARDWARE IMPLEMENTATION OF OPERATING SYSTEM KERNEL VAX Architecture Features Exploited by VMS VAX-11 Instruction Set Implementation of VMS Kernel Routines Process Context and System State Process-Based Routines 1 System Services 2 Page Fault Handler Interrupt Service Routines Special Processes - Swapper and Null Special Subroutines Memory Management and Access Modes Exceptions, Interrupts, and REI Comparison of Exceptions and Interrupts Other Uses of Exceptions and Interrupts The REI Instruction Process Structure OTHER SYSTEM CONCEPTS Resource Control	1-1 1-1 1-1 1-3 1-3 1-3 1-3 1-3 1-4 1-4 1-4 1-4 1-6 1-6 1-6 1-6 1-7 1-7 1-9 1-9 1-10 1-10 1-10 1-10 1-10 1-10 1
	1.4.1.3	Process Privileges Quotas and Limits	1-19 1-20 1-20

	1.4.2 1.4.2.1 1.4.2.3 1.5 1.5.1 1.5.2 1.5.3	Dynamic Memory Allocation	1-20 1-20 1-21 1-21 1-21 1-22 1-24
PART II		CONTROL MECHANISMS	
CHAPTER	2	CONDITION HANDLING	
	2.1 2.1.1 2.1.2 2.2 2.2.1 2.2.1.3 2.2.1.4 2.2.2 2.2.2.2 2.2.2.2 2.3.2.3 2.3.2 2.3.2.1 2.3.2.2 2.3.2.3 2.3.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3 2.5.3.3	Other Hardware Exceptions Initial Action of Exception Service Routines More Special Cases in Exception Dispatching Exceptions Detected by Software Passing Status from a Procedure Initial Operation of LIB\$SIGNAL UNIFORM EXCEPTION DISPATCHING Establishing a Condition Handler The Search for a Condition Handler Primary and Secondary Exception Vectors Call Frame Condition Handlers	2-1 2-1 2-2 2-3 2-3 2-7 2-7 2-8 2-9 2-14 2-14 2-16 2-18 2-18 2-18 2-18 2-20 2-20 2-21 2-23 2-23 2-24 2-24 2-27 2-28 2-30 2-30 2-31 2-31
CHAPTER	3	SYSTEM SERVICE DISPATCHING	
	3.1 3.2 3.2.1 3.2.2 3.3 3.3.1 3.3.2 3.3.3 3.3.4	SYSTEM SERVICE VECTORS CHANGE MODE INSTRUCTIONS CHMK, CHME CHMS, CHMU CHANGE MODE DISPATCHING IN VMS Operation of the Change Mode Dispatcher Change-Mode-to-Kernel Dispatcher Change-Mode-to-Executive Dispatcher RMS Dispatching	3-1 3-4 3-4 3-4 3-5 3-10 3-10

	3.3.5 3.3.6.1 3.3.6.2 3.4 3.4.1 3.4.2 3.4.3 3.5 3.5.1		3-10 3-12 3-13 3-13 3-13 3-13 3-17 3-17
CHAPTER	4	SOFTWARE INTERRUPTS	
	4.1 4.1.1 4.1.2 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5	THE SOFTWARE INTERRUPT Hardware Mechanism of Software Interrupts Software Interrupt Service Routines SOFTWARE INTERRUPT LEVELS IN VAX/VMS Fork Processing Software Timer I/O Postprocessing Rescheduling Interrupt AST Delivery Interrupt	4-1 4-3 4-3 4-4 4-6 4-7 4-8
CHAPTER	5	AST DELIVERY	
	5.1 5.1.1 5.1.2 5.2.1 5.2.2 5.2.3 5.2.4 5.3.2 5.3.3 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5 5.4.6 5.5.1 5.5.2 5.5.3 5.5.4 5.5.5.4 5.5.5.4		5-1 5-2 5-2 5-2 5-3 5-6 5-8 5-8 5-1 5-1 5-1 5-1 5-1 5-1 5-1 5-1
CHAPTER	6	HARDWARE INTERRUPTS	
	6.1 6.1.1	HARDWARE INTERRUPT DISPATCHING Interrupt Dispatching	6-1 6-2

	6.1.2 6.1.2.1 6.1.2.3 6.2 6.2.1 6.2.2 6.2.2.1 6.2.2.2 6.2.3 6.2.4 6.2.5 6.3	VAX-11/780 External Adapters Adapter Configuration VAX/VMS INTERRUPT SERVICE ROUTINES Restrictions Imposed on Interrupt Service Routines Servicing UNIBUS Interrupts VAX-11/750 UNIBUS Interrupt Service Routines VAX-11/780 UNIBUS Interrupt Service Routines MASSBUS Interrupt Service Routines DR32 Interrupt Service Routine MA780 Interrupt Dispatching	6-4 6-5 6-6 6-6 6-7 6-7 6-9 6-13 6-13 6-15
CHAPTER	7	ERROR HANDLING	
	7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.1.4.1 7.1.5 7.1.6 7.1.6.2 7.2 7.2.1 7.2.2 7.2.2 7.2.2.1 7.2.2.2 7.3.3 7.3.1 7.3.2 7.3.3 7.3.3	Cursory Overview of the ERRFMT Process Error Log Mailbox System Service Call Action of the ERRFMT Process SYSTEM CRASHES (BUGCHECKS) BUGCHECK Mechanism Operation of BUGCHECK Routine Bugchecks from User and Supervisor Mode VMS Use of Bugchecks System Dump File MACHINE CHECK MECHANISM VAX-11/750 Machine Check VAX-11/780 Machine Check Machine Check Recovery Blocks	7-1 7-1 7-2 7-2 7-2 7-3 7-3 7-4 7-4 7-4 7-5 7-5 7-6 7-9 7-10 7-11 7-12 7-12
PART II	Ι	SCHEDULING AND TIMER SUPPORT	
CHAPTER	8	SCHEDULING	
	8.1 8.1.1 8.1.2 8.1.2.1 8.1.2.2 8.1.2.3 8.1.2.4 8.1.3 8.1.3.1 8.1.3.2 8.1.3.2 8.1.3.2 8.1.3.2	2 Memory Management Wait States	8-1 8-3 8-3 8-4 8-5 8-5 8-9 8-9 8-9 8-11 8-14 8-15

	8.2.1 System Events and Process States 8.2.1.1 Process State Changes 8.2.1.2 Wait States and AST Delivery 8.2.1.2.1 System Service Wait States 8.2.1.2.2 Memory Management Wait States 8.2.1.2.3 Special Cases 8.2.2 Event Reporting 8.2.3 System Events and Associated Priority Boosts 8.3 RESCHEDULING INTERRUPT 8.3.1 Hardware Context 8.3.2 Removal of Current Process from Execution 8.3.3 Selection of Next Process for Execution 8.3.4 Summary Longword and Computable State Queues 8.3.5 Hardware Assistance in Context Switching 8.3.5.1 SVPCTX Instruction 8.3.5.2 LDPCTX Instruction	8-15 8-15 8-16 8-16 8-16 8-17 8-18 8-20 8-22 8-22 8-23 8-26 8-27
CHAPTER	9 PROCESS CONTROL AND COMMUNICATION	
	9.1 EVENT FLAG SERVICES	9-1
	9.1.1 Local Event Flags	9-1
	9.1.2 Common Event Flags 9.1.3 Event Flag Wait States	9-1 9-4
	9.1.4 Setting and Clearing Event Flags	9-6
	9.1.4.1 Other Event Flag Services	9-7
	9.2 AFFECTING THE COMPUTABILITY OF ANOTHER PROCESS	9-8
	9.2.1 Common Event Flags	9-8
	9.2.2 Process Control Services 9.2.2.1 Privilege Checks	9-8 9-8
	9.2.2.2 Process Creation and Deletion	9-8
	9.2.2.3 Hibernate/Wake	9-9
	9.2.2.4 Suspend/Resume	9-9
	9.2.2.4.1 Process Suspension	9-9
	9.2.2.4.2 Operation of the Resume System Service 9.2.2.5 Exit and Forced Exit	9-10 9-10
	9.2.3 Miscellaneous Process Attribute Changes	9-10
	9.2.3.1 Set Priority	9-11
	9.2.3.2 Set Process Name	9-11
	9.2.3.3 Process Mode Services	9-11
	9.3 INTERPROCESS COMMUNICATION	9-13 9-13
	9.3.1 Event Flags 9.3.2 Mailboxes	9-13 9-13
	9.3.3 Logical Names	9-14
	9.3.4 Global Sections	9-14
	9.3.5 Interprocessor Communication with the MA780	9-14
CHAPTER	10 TIMER SUPPORT	
	10.1 TIMEKEEPING IN VAX/VMS	10-1
	10.1.1 Hardware Clocks	10-1
	10.1.1.1 Interval Clock	10-1
	10.1.1.2 Time-of-Day Clock 10.1.2 Software Time	10-3 10-3
	10.1.2 Software Time 10.1.3 Set Time System Service	10-3
	10.1.3.1 \$SETIME System Time Recalibration Requests	10-4
	10.1.3.2 \$SETIME Time-of-Day Readjustment Requests	10-5
	10.2 HARDWARE CLOCK INTERRUPT SERVICE ROUTINE	10-5
	10.2.1 System Time Updating	10-6
	10.2.2 Timer Queue Testing	10-6

	10.3 10.3.1 10.3.2 10.3.3 10.3.4 10.3.5 10.4 10.4.1 10.4.2	SOFTWARE TIMER INTERRUPT SERVICE ROUTINE Quantum Expiration Timer Queue and Timer Queue Elements Timer Request Servicing Scheduled Wakeup Periodic System Procedures TIMER SYSTEM SERVICES \$SETIMR Requests Scheduled Wakeup	10-6 10-7 10-8 10-9 10-9 10-10 10-11
PART IV		MEMORY MANAGEMENT	
CHAPTER	11	MEMORY MANAGEMENT DATA STRUCTURES	
	11.1	PROCESS DATA STRUCTURES (PROCESS HEADER)	11-1
	11.1.1	Process Page Tables	11-2
	11.1.1.1		11-4
	11.1.1.2		11-4
	11.1.1.3		11-4
	11.1.1.4		11-7
	11.1.1.5	5 Demand Zero Pages Working Set List	11-7
	11.1.2.		11-7 11-7
	11.1.3	Process Section Table	11-11
	11.1.4	Process Header Page Arrays	11-11
	11.2	PFN DATA BASE	11-14
	11.2.1	PTE Array	11-16
	11.2.2	•	11-16
	11.2.3	STATE Array	11-16
	11.2.4	TYPE Array	11-17
	11.2.5 11.2.6	Forward and Backward Links REFCNT Array	11-17
	11.2.7	SHRCNT Array	11-18 11-19
	11.2.8	WSLX Array	11-20
	11.2.9	SWPVBN Array	11-20
	11.3	DATA STRUCTURES FOR GLOBAL PAGES	11-20
	11.3.1	Global Section Descriptor	11-20
	11.3.2	The System Header and Global Section Table	
	11 2 2	Entries	11-20
	11.3.3	Global Page Table Entries	11-23
	11.3.4	Global Page Table and System Page Table Process PTEs for Global Pages	11-24 11-26
	11.4	SWAPPING DATA STRUCTURES	11-27
	11.4.1	Balance Slots	11-27
	11.4.2	Balance Slot Arrays	11-27
	11.4.3	Comment on Equal Size Balance Slots	11-30
	11.5	DATA STRUCTURES THAT DESCRIBE THE PAGE FILES AND	
	11 6 1	SWAP FILES	11-30
	11.5.1 11.5.2	Page and Swap File Vector Page File Data Base	11-30
	11.5.3	Swap File Table Entries	11-30 11-32
	11.6	SWAPPER AND MODIFIED PAGE WRITER PAGE TABLE	11-22
		ARRAYS	11-32
	11.6.1	Direct I/O and Scatter/Gather	11-34
	11.6.2	Swapper I/O	11-34
	11.6.3	Modified Page Writer PTE Array	11-35
	11.6.4	Nonreentrancy of Swapper and Modified Page Writer	11-35
	11.7	DATA STRUCTURES USED WITH SHARED MEMORY	11-35

	11.7.1 Shared Memory Control Structures 11.7.1.1 Physical Layout of Shared Memory 11.7.1.2 Shared Memory Common Data Page 11.7.1.3 Processor-Specific Control 11.7.2 Global Sections in Shared Memory 11.7.3 Mailboxes in Shared Memory 11.7.4 Common Event Flag Clusters in Shared Memory	11-37 11-37 11-38 11-39 11-42 11-42
CHAPTER	12 PAGING DYNAMICS	
	12.1 OVERVIEW OF PAGER OPERATION 12.1.1 Hardware Action 12.1.2 Initial Pager Action 12.2 PAGE FAULTS FOR PROCESS PRIVATE PAGES 12.2.1 Page Located in an Image File 12.2.1.1 Image Page That Is Not Copy on Reference 12.2.1.2 Page Faults out of Transition States 12.2.1.3 Copy-on-Reference Page 12.2.1.3 Copy-on-Reference Pages 12.2.4 Page Located in the Page File 12.3 PAGE FAULTS FOR GLOBAL PAGES 12.3.1 Page Fault for Global Read-Only Page 12.3.2 Global Read/Write Pages 12.3.3 Global Copy-on-Reference Pages 12.3.4 WORKING SET REPLACEMENT 12.4.1 Scan of Working Set List 12.4.2 Skipping Working Set List 12.4.2 Skipping Working Set List 12.5.1 Page Reads 12.5.1.1 Terminating Condition for Clustered Reads 12.5.1.1.2 Matching Conditions While Scanning Page 12.5.1.1.2 Maximum Cluster Size for Page Read 12.5.1.2 Page Read Completion 12.5.2 Modified Page Writing 12.5.2.1 Operation of the Modified Page Writer 12.5.2.2 Modified Page Write Clustering 12.5.2.3 Backing Store Addresses for Modified Pages 12.5.2.4 Example of Modified Page Write to a Page 12.5.3 Update Section System Service 12.5.3.1 Page Selection 12.5.3.2 Write Completion 12.5.3.2 Write Completion 12.5.3.2 Write Completion 12.5.3.2 Write Completion 12.6 PAGING AND SCHEDULING 12.6.2 Free Page Wait State	12-1 12-1 12-1 12-3 12-3 12-4 12-7 12-8 12-10 12-12 12-12 12-12 12-12 12-12 12-12 12-15 12-16 12-17 12-18 12-19 12-20 12-20 12-21 12-21 12-24 12-25 12-25 12-26 12-28 12-29 12-29 12-30 12-30 12-30
	12.6.3 Collided Page Wait State 12.6.4 No Available Space in the Page File	12-30 12-31
CHAPTER	13 MEMORY MANAGEMENT SYSTEM SERVICES 13.1 DISPATCH METHOD FOR MEMORY MANAGEMENT SYSTEM SERVICES 13.2 VIRTUAL ADDRESS CREATION AND DELETION 13.2.1 Address Space Creation 13.2.1.1 Limits on Virtual Address Space Creation	13-1 13-2 13-2 13-3

13.2.1.2 Expand Region System Service	13-3
13.2.1.3 Automatic User Stack Expansion	13-3
13.2.2 Address Space Deletion	13-4
13.2.2.1 Delete Virtual Address Space System	Service 13-5
13.2.2.2 Page Deletion and Scheduling	13-5
13.2.2.3 Contract Region System Service	13-5
13.2.3 Controlled Allocation of Virtual Memor	
13.3 PRIVATE AND GLOBAL SECTIONS	13-6
13.3.1 Create and Map Section System Service	13-6
13.3.1.1 Private Section Creation	13-6
13.3.1.2 Global Section Creation	13-7
13.3.1.3 Global Sections in Shared Memory	13-7
13.3.1.4 Map by PFN 13.3.2 Map Global Section System Service	13-8 13-8
13.3.2 Map Global Section System Service 13.3.3 Delete Global Section System Service	13-6
13.3.4 Update Section System Service	13-10
13.4 RELATED SYSTEM SERVICES	13-10
13.4.1 Working Set Size Adjustment	13-10
13.4.1.1 Adjust Working Set Size System Servi	
13.4.1.2 SET WORKING SET Command	13-12
13.4.1.3 Automatic Working Set Size Adjustmer	nt 13-12
13.4.1.4 Purge Working Set System Service	13-14
13.4.2 Locking and Unlocking Pages	13-14
13.4.2.1 Locking Pages in the Working Set	13-15
13.4.2.2 Locking Pages in Memory	13-15
13.4.2.3 Unlocking Pages	13-16
13.4.3 Process Swap Mode	13-16
13.4.4 Altering Page Protection	13-16
CHAPTER 14 SWAPPING	
14.1 SWAPPING OVERVIEW	14-1
14.1.1 Swapper Responsibilities	14-1
14.1.2 Swapper Implementation	14-2
14.1.3 Comparison of Paging and Swapping	14-2
14.2 SWAP SCHEDULING	14-2
14.2.1 Selection of Inswap Candidate	14-4
14.2.2 Selection of Outswap Candidates 14.2.3 System Events That Trigger Swapper Act	14-4
14.3 SWAPPER'S USE OF MEMORY MANAGEMENT DATA	_
STRUCTURES 14.3.1 Process Header	14-10
14.3.1.1 Working Set List	14-10
14.3.1.2 Process Page Tables	14-10 14-10
14.3.1.3 Process Header Page Arrays	14-11
14.3.2 Swapper I/O Data Structures	14-11
14.3.2.1 Swap File Table Entries	14-11
14.3.2.1.1 Swap File Initialization	14-12
14.3.2.1.2 Allocation of Swap Slots	14-12
14.3.2.2 Swapper PTE Array	14-12
14.4 OUTSWAP OPERATION	14-13
14.4.1 Selection of Outswap Candidate	14-13
14.4.2 Outswap of the Process Body	14-13
14.4.2.1 Scanning the Working Set List	14-13
14.4.2.2 Pages with Direct I/O in Progress	14-14
14.4.2.3 Global Pages	14-14
14.4.2.4 Example of Process Body Outswap	14-15
14.4.3 Outswap of Process Header	
	14-20
14.4.3.1 Partial Outswap 14.4.3.2 Scanning the Free Page List	14-20 14-20 14-20

	14.4.3.3 Flushing the Modified Page List 14.4.3.4 Outswap of the Process Header 14.5 INSWAP OPERATION 14.5.1 Selection of an Inswap Candidate 14.5.2 Inswap of the Process Header 14.5.2.1 Rebuilding the Process Header 14.5.2.2 Pl Window to the Process Header 14.5.3 Rebuilding the Process Body 14.5.3.1 Rebuilding the Working Set List and Process Page Tables 14.5.3.2 Pages with I/O in Progress When Outswap Occurred 14.5.3.3 Resolution of Global Read-Only Pages 14.5.3.4 Active Transition Pages 14.5.3.5 Example of an Inswap Operation 14.5.3.6 Final Processing of the Inswap Operation	14-21 14-21 14-22 14-22 14-23 14-23 14-24 14-24 14-24 14-25 14-26 14-27
PART V	INPUT/OUTPUT	
CHAPTER	15 VAX/VMS DEVICE DRIVERS	
	15.1 DISK DRIVERS 15.1.1 ECC Error Recovery 15.1.2 Offset Recovery 15.1.3 Dynamic Bad Block Handling 15.1.4 Multiple-Block Noncontiguous Virtual I/O 15.1.4.1 Mapping Information 15.1.4.2 No ACP Intervention 15.1.4.3 ACP Intervention 15.2 MAGNETIC TAPE DRIVERS 15.3 TERMINAL DRIVER 15.3.1 Alternate Terminal Drivers 15.3.2 Full Duplex Operation 15.3.3 Channels and the DZ11 15.3.4 Type-Ahead Buffer 15.4 PSEUDO DEVICE DRIVERS 15.4.1 Null Device Driver 15.4.2 Natwork Device Driver 15.4.3 Mailbox Driver 15.4.3 Processing Set Mode Requests 15.4.3.1 Processing Set Mode Request 15.4.3.2 Processing a Mailbox Read Request 15.4.3.3 Processing a Mailbox Write Request 15.5.5 CONSOLE INTERFACE 15.5.1 VAX-11/750 Console Interface 15.5.2 VAX-11/780 Console Interface 15.5.3 Data Transfer between the VAX-11 CPU and Console Devices 15.5.4 Console Interrupt Dispatching 15.5.4.1 Console Terminal Interrupts 15.5.4.2 Console Block Storage Device I/O 15.5.4.3 Double Mapping of Buffer Pages	15-1 15-2 15-3 15-4 15-4 15-5 15-5 15-6 15-7 15-7 15-1 15-11 15-11 15-11 15-12 15-12 15-13 15-15 15-16 15-16 15-16 15-17 15-18 15-18 15-18
CHAPTER	16 I/O SYSTEM SERVICES	
	16.1 ASSIGNING AND DEASSIGNING CHANNELS 16.1.1 Channel Assignment 16.1.1.1 Local Device Assignment	16-1 16-1 16-2

	16.1.1.2 Special Action When Assigning a Spooled	
	Device	16-3
	16.1.1.3 Assigning a Channel to the Network Devic	e 16-3
	16.1.1.4 Devices Located on Another Node	16-3
	16.1.2 Channel Deassignment	16-3
	16.2 DEVICE ALLOCATION AND DEALLOCATION	16-4
	16.2.1 Device Allocation	16-5
	16.2.2 Device Deallocation	16-5
	16.3 \$QIO SYSTEM SERVICE	16-6
	16.3.1 Device-Independent Preprocessing	16-6
		16-7
	16.3.2 FDT Routines	
	16.3.3 I/O Postprocessing 16.3.3.1 Direct I/O Completion	16-8
	16.3.3.1 Direct I/O Completion	16-8
	16.3.3.2 Buffered I/O Completion	16-9
	16.4 I/O CANCELLATION	16-10
	16.5 MAILBOX CREATION AND DELETION	16-11
	16.5.1 Mailbox Creation	16-11
	16.5.2 Mailbox Creation in Shared Memory	16-13
	16.5.3 Mailbox Deletion	16-16
	16.6 BROADCAST SYSTEM SERVICE	16-16
	16.7 INFORMATIONAL SERVICES	16-18
	16.7.1 Device-Independent Information	16-18
	16.7.1.1 Get Channel/Device Information	16-19
	16.7.2 Device-Dependent Information	16-19
	•	
PART VI	PROCESS CREATION AND DELETION	
CHAPTER	17 PROCESS CREATION	
	17 1 ODEANE DROOPEC CYCMEM CERVICE	17-1
	17.1 CREATE PROCESS SYSTEM SERVICE	
	17.1.1 Control Flow of Create Process	17-1
	17.1.2 Establishing Quotas for the New Process	17-8
	17.1.3 The PCB Vector	17-9
	17.1.4 Fabrication of Process IDs	17-9
	17.2 THE SHELL PROCESS	17-12
	17.2.1 Inswap from SHELL 17.2.2 Configuration of the Process Header	17-13
	17.2.2 Configuration of the Process Header	17-13
	17.3 PROCESS CREATION IN THE CONTEXT OF THE NEW	
	PROCESS	17-16
	17.3.1 Operation of PROCSTRT	17-16
	17.3.2 Catch All Condition Handler	17-19
CHAPTER	18 IMAGE ACTIVATION AND TERMINATION	
CHAPTER	THAGE ACTIVATION AND IDMITMATION	
	18.1 IMAGE INITIATION	18-1
	18.1.1 Image Activation	18-1
	18.1.1.1 Implementation of the Image Activator	18-3
	18.1.1.2 Overview of Image Activation	18-5
	18.1.1.3 Activation of an Image with No Global	
	Sections	18-5
	18.1.1.4 Activation of Image Containing Global	
	Sections	18-11
	18.1.1.5 Initial Activation of Known Image	18-12
	18.1.1.6 Later Activation of Known Image	18-15
	18.1.1.7 Activation of Compatibility Mode Images	18-15
	18.1.2 Image Startup	18-16
	18.1.2.1 Transfer Vector Array	18-16
	18.1.2.2 Image Startup System Service	18-17
		10 17

	18.2 18.2.1 18.2.2 18.3 18.3.1	IMAGE AND PROCESS RUNDOWN Control Flow of Rundown PROCESS PRIVILEGES	18-17 18-18 18-19 18-20 18-21 18-23 18-24
CHAPTER	19	PROCESS DELETION	
	19.1 19.1.1 19.2 19.2.1 19.2.2 19.2.3	PROCESS DELETION IN CONTEXT OF CALLER Delete Process System Service PROCESS DELETION IN CONTEXT OF PROCESS BEING DELETED Special Kernel AST for Process Deletion Deletion of a Process That Owns Subprocesses Example of Process Deletion with Subprocesses	19-1 19-1 19-2 19-2 19-5
CHAPTER	20	INTERACTIVE AND BATCH JOBS	
	20.1 20.1.1 20.1.2 20.1.3 20.2 20.2.1 20.2.2 20.3.3 20.3.1 20.3.3 20.3.5 20.3.5 20.3.5 20.3.5 20.3.5 20.3.5 20.3.5	1 CTRL/Y Processing 2 The Pause Capability 3 The State of Interrupted Images 4 CONTINUE Command 5 DEBUG Command	20-1 20-4 20-4 20-5 20-5 20-8 20-9 20-1 20-1 20-1 20-1 20-1 20-1 20-1 20-1
PART VI	Ţ.	SYSTEM INITIALIZATION	
CHAPTER	21.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	1 VAX-11/750 Console Program 2 Device-Specific ROM Program 3 Boot Block Program 4 BOOT58 VAX-11/780 Initial Bootstrap Operation	21-1 21-1 21-2 21-2 21-5 21-5 21-6 21-7

	21.2.2 Operation of VMB 21.2.3 Bootstrap Driver and I/O Subroutines 21.2.4 File Operations 21.3 SECONDARY BOOTSTRAP PROGRAM (SYSBOOT) 21.3.1 Detailed Operation of SYSBOOT	21-9 21-14 21-14 21-15 21-15
CHAPTER	22 OPERATING SYSTEM INITIALIZATION	
	22.1 INITIAL EXECUTION OF THE EXECUTIVE (INIT) 22.1.1 Turning on Memory Management 22.1.1.1 Double Mapping of INIT by SYSBOOT 22.1.1.2 Instructions That Turn on Memory Management 22.1.2 Initialization of the Executive 22.1.3 I/O Adapter Initialization 22.1.4 CPU-Dependent Routines 22.2 INITIALIZATION IN PROCESS CONTEXT 22.2.1 SYSINIT Process 22.2.1.1 Pool Usage by SYSINIT 22.2.2 Detailed Operation of SYSINIT 22.2.2 STARTUP Process 22.2.2.1 STARTUP COM 22.2.2.2 Site-Specific Startup Command File 22.3 THE SYSGEN PROGRAM 22.3.1 Contents of Parameter Block 22.3.2 Use of Parameter Files by SYSBOOT 22.3.3 Use of Parameter Files by SYSGEN	22-1 22-2 22-3 22-5 22-10 22-11 22-13 22-15 22-15 22-17 22-18 22-18 22-19 22-19 22-23
CHAPTER	23 POWERFAIL RECOVERY	
	23.1 POWERFAIL SEQUENCE 23.2 POWER RECOVERY 23.2.1 Initial Step in Power Recovery 23.2.1.1 Power Recovery on the VAX-11/750 23.2.1.2 Power Recovery on the VAX-11/780 23.2.2 Operation of the Restart Routine 23.2.3 Device Notification 23.2.4 Process Notification 23.2.4.1 \$SETPRA System Service 23.2.4.2 Delivery of Power Recovery ASTS 23.3 MULTIPLE POWER FAILURES 23.3.1 Nested Power Fail Interrupts 23.3.2 Prevention of Nested Restarts 23.3.3 Device Driver Action 23.4 POWER FAILURE ON THE UNIBUS 23.4.1 UNIBUS Power Failure on the VAX-11/750 23.4.2 UNIBUS Power Failure on the VAX-11/780	23-1 23-3 23-3 23-4 23-5 23-7 23-8 23-8 23-9 23-9 23-10 23-11 23-11
PART VI	II MISCELLANEOUS TOPICS	
CHAPTER	24 SYNCHRONIZATION TECHNIQUES	
	24.1 ELEVATED IPL 24.1.1 Use of IPL\$_SYNCH 24.1.2 Other IPL Levels Used for Synchronization 24.1.2.1 IPL 31 24.1.2.2 IPL 24 24.1.2.3 Device IPL	24-1 24-3 24-3 24-4 24-4 24-4

	24.1.2.4		24-4
			24-5 24-5
	24.1.4 24.2		24-5
	24.2.1		24-6
	24.2.1	I/O Postprocessing	24-7
	24.2.2	MUTUAL EXCLUSION SEMAPHORES (MUTEXES)	24-7
	24.3.1		24-7
	24.3.1	Locking a Mutex for Write Access	24-9
	24.3.3		24-10
	24.3.3	Unlocking a Mutex	24-10
	24.3.5	Unlocking a Mutex Resource Wait State	24-11
QU1 DMID	0.5	DUNANTA MENODU ALLOGATION	
CHAPTER	25	DYNAMIC MEMORY ALLOCATION	
	25.1	ALLOCATION STRATEGY AND IMPLEMENTATION	25-1
	25.1.1	Allocation of Dynamic Memory	25-1
	25.1.2	Deallocation of Dynamic Memory	25-2
	25.1.3	Synchronization	25-7
	25.1.4	Granularity of Allocation	25-9
	25.2		25-9
	25.2.1	Allocation from the Lookaside List	25-9
	25.2.2	Deallocation to the Lookaside List	25-10
	25.3	USE OF DYNAMIC MEMORY	25-11
	25.3.1	Process Allocation Region	25-11
	25.3.2 25.3.3	Paged Dynamic Memory	25-11
	25.3.3	Nonpaged Dynamic Memory	25-13
CHAPTER	26	LOGICAL NAMES	
	26.1	LOGICAL NAME TABLES	26-1
	26.1.1	Logical Name Block	26-1
	26.2	LOGICAL NAME SYSTEM SERVICES	26-3
	26.2.1	Privilege and Protection Checks	26-4
	26.2.2	Logical Name Table Mutexes	26-4
	26.2.3	Logical Name Creation	26-4
	26.2.4	Logical Name Deletion	26-4
	26.2.5	Logical Name Translation	26-5
CHAPTER	27	MISCELLANEOUS SYSTEM SERVICES	
CHAPTER	21	MISCELLANEOUS SISIEM SERVICES	
	27.1	COMMUNICATION WITH SYSTEM PROCESSES	27-1
	27.1.1.	Accounting Manager (Job Controller)	27-1
	27.1.2	Symbiont Manager (Job Controller)	27-2
	27.1.3	Operator Communications	27-3
	27.1.4	Error Logger	27-3
	27.2	SYSTEM MESSAGE FILE SERVICES	27-4
	27.2.1	Get Message System Service	27-4
	27.2.1.	l Finding the Message Files	27-5
	27.2.1.	Searching a Located Message Section	27-6
	27.2.2	Put Message System Service	27-6
	27.2.3	Procedure EXE\$EXCMSG	27-7
	27.3	PROCESS INFORMATION (\$GETJPI)	27-7
	27.3.1	Operation of the \$GETJPI System Service	27-8
	27.3.2	\$GETJPI Special Kernel ASTs	27-9
	27.3.3	Wild Card Support in \$GETJPI	27-10
	27.4	FORMATTING SUPPORT	27-10
	27.4.1	Time Conversion Services	27-11
	27.4.2	Formatted ASCII Output	27-11

APPENDICES		Page
APPENDIX A	USE OF LISTING AND MAP FILES	
A.1	HINTS IN READING THE EXECUTIVE LISTINGS	A-1
A.1.1	Structure of a MACRO Listing File	A-1
A.1.1.1	\$xyzDEF Macros	A-1
A.1.1.2	The Routine Body	A-2
A.1.2	The VAX-11 Instruction Set and Addressing Modes	A-4
A.1.2.1	Techniques for Increasing Instruction Speed	A-5
A.1.2.2	Unusual Instruction and Addressing Mode Usage	A-7
A.1.3	Use of the REI Instruction	A-8
A.1.4	Register Conventions	A-10
A.1.5 A.1.5.1	Elimination of Seldom-Used Code	A-11 A-11
A.1.5.2	Eliminating the Bootstrap Programs Seldom-Used System Routines	A-11
A.1.6	Dynamically Locking Code or Data into Memory	A-12
A.1.6.1	Locking Pages in External Images	A-12
A.1.6.2	Placing Code in the Nonpaged Executive	A-12
A.1.6.3	Dynamic Locking of Pages	A-13
A.2	USE OF MAP FILES	A-14
A.2.1	The Executive Map SYS.MAP	A-14
A.2.2	RMS.MAP and DCL.MAP	A-15
A.2.3	Device Driver Map Files	A-16
A.2.4	CPU-Dependent Routines	A-16
A.2.5	Other Map Files	A-16
A.3	THE SYSTEM DUMP ANALYZER (SDA)	A-16
A.3.1	Global Locations	A-17
A.3.2 A.3.3	Layout of System Virtual Address Space	A-17
A. 4	Layout of Pl Space INTERPRETING MDL FILES	A-17 A-17
A.4.1	Sample Structure Definitions	A-18
A.4.2	Commonly Used MDL Commands	A-18
A.4.2.1	\$STRUCT Directive	A-18
A.4.2.2	F Directive	A-22
A.4.2.3	L Directive	A-22
A.4.2.4		A-22
A.4.2.5	S Directive	A-22
A.4.2.6	C Directive	A-22
A.4.2.7	M and P Directives	A-23
A.4.3	Bit Field Definitions - The V Directive	A-23
APPENDIX B	EXECUTIVE DATA AREAS	
n 1	CMAMICALLY ALLOCAMED BURGUMIUS DATE	
B.1	STATICALLY ALLOCATED EXECUTIVE DATA	B-1
B.1.1 B.1.2	System Service Vector Area (\$\$\$000)	B-1
B.1.2 B.1.3	File System Performance Monitor Data (\$\$\$000PMS) Miscellaneous Bugcheck Information (\$\$\$025)	B-2 B-2
B.1.4	Data Structures for Drivers Linked with VMS	B-2
D.1.4	(\$\$\$100)	B-2
B.1.5	Driver Prologue Tables (\$\$\$105 PROLOGUE)	B-3
B.1.6	Linked Driver Code (\$\$\$115 DRIVER)	B-4
B.1.7	Memory Management Data (\$\$\$210)	B-4
B.1.8	Page Fault Monitor Data (\$\$\$215)	B-5
B.1.9	Scheduler Data (\$\$\$220)	B-5
B.1.10	Memory Management Data (\$\$\$222)	B-7
B.1.11	Process Data for System Processes (\$\$\$230)	B-7
B.1.12	Console Interrupt Dispatch Data (\$\$\$250)	B-8
B.1.13	SYSCOMMON - Miscellaneous Executive Data	рο
B.1.14	(\$\$\$260) Statistics Used by DISPLAY (\$\$\$270NP)	B-8 B-12
D a 1 a 1 4		

	B.1.15 B.1.16 B.1.17 B.2 B.2.1 B.2.2 B.2.3 B.2.4 B.2.5 B.2.6 B.2.7 B.2.8 B.2.9 B.2.10 B.3 B.3.1 B.3.2 B.3.2.1 B.3.2.2	Process Allocation Region Compatibility Mode Context Page	B-13 B-14 B-22 B-22 B-22 B-23 B-23 B-23 B-23 B-23
APPENDI	х С	NAMING CONVENTIONS	
	C.1	PUBLIC SYMBOL PATTERNS	C-1
	C.2	OBJECT DATA TYPES	C-8
	C.3	FACILITY PREFIX TABLE	C-9
APPENDI	X D	DATA STRUCTURE DEFINITIONS	
	D.1	EXECUTIVE DATA STRUCTURES	D-3
	D.1.1	ACB - AST Control Block	D-3
	D.1.2	ACC - Accounting and Termination Message Block	D-3
	D.1.3	ARB - Access Rights Block	D-4
	D.1.4	BRD - Broadcast Message Descriptor Block	D-4
	D.1.5 D.1.6	CEB - Common Event Block CHF - Condition Handler Argument List Arrays	D-4 D-4
	D.1.7	DMP - Header Block of System Dump File	D-4
	D.1.8	EMB - Error Log Message Block	D-5
	D.1.8.1		D-5
	D.1.8.2	EMB, HD - Longword Header for All Entries	D-5
	D.1.9 D.1.10	FKB - Fork Block GSD - Global Section Descriptor	D-5 D-6
	D.1.11	IAC - Image Activation Control Flags	D-6
	D.1.12	IFD - Image File Descriptor Block	D-6
	D.1.13	IHx - Image Header Fields	D-6
	D.1.13.		D-6
	D.1.13.2 D.1.13.2		D-7 D-7
	D.1.13.		D-7
	D.1.13.	5 IHS - Image Header Symbol Table and Debug	
	D 1 1 1	Section	D-7
	D.1.14 D.1.15	ISD - Image Section Descriptor JIB - Job Information Block	D-7 D-7
	D.1.15	KFH - Known File Header	D-7
	D.1.17	KFI - Known File Entry	D-8
	D.1.18	KFP - Known File Pointer Block	D-8
	D.1.19	LOG - Logical Name Block	D-9
	D.1.20	MBX - Shared Memory Mailbox Control Block	D-9

D.1.21	MCHK - Machine Check Error Mask Bit Definitions	D-9
D.1.22	MPM - Multiport Memory Adapter Registers	D-9
D.1.23	MTX - Mutex (Mutual Exclusion Semaphore)	D-9
D.1.24	PCB - Process Control Block	D-9
D.1.24,	Software Process Control Block	D-10
D.1.24.2	Hardware Process Control Block	D-10
D.1.25	PFL - Page File Control Block	D-10
D.1.26	PFN - PFN Data Base Definitions	D-10
D.1.27	PHD - Process Header	D-13
D.1.28	PLV - Privileged Library Vector	D-13
D.1.29	PQB - Process Quota Block	D-13
D.1.30	PRM - Parameter Descriptor Block	D-13
D.1.31	PSL - Processor Status Longword	D-16
D.1.32	PTE - Page Table Entry Formats	D-16
D.1.33	PTR - Pointer Control Block	D-16
D.1.34	RBM - Real-Time Bitmap	D-16
D.1.35	RPB - Restart Parameter Block	D-16
D.1.36	SEC - Section Table Entry	D-17
D.1.37	SFT - Swap File Table Entry	D-17
D.1.38	SHB - Shared Memory Control Block	D-17
D.1.39	SHD - Shared Memory Data Page	D-17
D.1.40	STS - Return Status Field Definitions	D-17
D.1.41	TQE - Timer Queue Element	D-17
D.1.42	VA - Virtual Address Field Definitions	D-18
D.1.43	WQH - Scheduler Wait Queue Header	D-18
D.1.44	WSL - Working Set List Entry Field Definitions	D-18
D.2	CONSTANTS	D-18
D.2.1	BTD - Bootstrap Device Codes	D-18
D.2.2	CA - Conditional Assembly Parameters	D-18
D.2.3	DYN - Data Structure Type Definitions	D-19
D.2.4	IO7xx - I/O Space Address Specifications	D-19
D.2.4.1	IO750 - VAX-11/750 Physical Address Space	
	Definitions	D-19
D.2.4.2	IO780 - VAX-11/780 Physical Address Space	
	Definitions	D-21
D.2.5	IPL - Processor Priority Level Definitions	D-21
D.2.6	JPI - \$GETJPI Data Identifier Definitions	D-21
D.2.7	MSG - System Wide Mailbox Message Types	D-21
D.2.8	NDT - Nexus (Adapter) Device Type	D - 22
D.2.9	PQL - Process Quota List Codes	D-22
D.2.10	PR - Processor Register Definitions	D-22
D.2.11	PRI - Priority Increment Class Definitions	D-22
D.2.12	PRT - Protection Field Definitions	D-23
D.2.13	PRV - Privilege Bit Definitions	D-23
D.2.14	RSN - Resource Name Definitions	D-23
D.2.15	SGN - SYSGEN Parameter Constant Definitions	D-24
D.2.16	SS - System Service Completion Codes	D-24
D.2.17	STATE - Scheduling States	D-24
D.3	DATA STRUCTURES USED BY THE I/O SYSTEM	D-25
D.4	DATA STRUCTURES USED BY FILES-11	D-26
D.5	MISCELLANEOUS DATA STRUCTURES AND CONSTANTS	D-27

APPENDIX E	SIZE OF SYSTEM VIRTUAL ADDRESS SPACE				
E.1 E.1.1 E.1.2 E.1.3 E.2	Process Page Tables Working Set List and Process Section Table Process Header Page Arrays	E-1 E-3 E-3 E-3 E-5			
E.2.1		Б			
	Parameters	E-10			
E.2.2	System Page Table and the PFN Data Base	E-13			
E.2.3	Approximation Used by SYSBOOT	E-14			
E.2.4	Renormalization of SPTREQ	E-15			
E.3	PHYSICAL MEMORY REQUIREMENTS OF THE EXECUTIVE				
E.3.1	Physical Memory Used by the Executive	E-15			
E.3.2	System Processes	E-17			
E.4	SIZES OF PIECES OF P1 SPACE	E-18			
APPENDIX F	VAX/VMS VERSION 2.2 ENHANCEMENTS				
F.1	SECOND LOOKASIDE LIST	F-1			
F.1.1		F-2			
F.1.2	Nonpaged Pool Allocation and Deallocation	F-2			
F.2		F-3			
F.2.1		F-3			
F.2.2		F-3			
INDEX		Index-l			

			Page
		FIGURES	
FIGURE	1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8	Data Structures That Describe Process Context Layered Design of VAX/VMS Interaction Between Components of VMS Kernel Methods for Altering Access Mode Paths into Components of VMS Kernel Layout of System Virtual Address Space Layout of Pl Space PO Space Allocation	1-2 1-5 1-9 1-12 1-13 1-22 1-23
	2-1 2-2	System Control Block Signal Array Built by Hardware and Exception	2-4
	2-3 2-4 2-5 2-6 2-7 2-8	Routines Removal of Call Frame by LIB\$SIGNAL Signal and Mechanism Arrays Order of Search for Condition Handler Modified Search with Multiply Active Signals Call Frame Modification by SYS\$UNWIND Modified Unwind with Multiply Active Signals	2-9 2-15 2-17 2-19 2-22 2-25 2-29
	3-1 3-2	Contents of the System Service Vectors Control Flow of System Services That Change	3-2
	3-3	Mode Control Flow of System Services That Do Not Change Mode	3-6 3-7
	3-4 3-5	Contents of the VMS Change Mode Dispatchers Error Routines and Common Exit Path for System Services and RMS Calls	3-8
	3-6 3-7	Control Flow of RMS Dispatching State of the Stack Within a User-Written	3-11
	3-8 3-9	Dispatcher Dispatching to User-Written System Services Structure of Privileged Shareable Image	3-14 3-15 3-16
	4-1 4-2	Content of Software Interrupt Request Register and Software Interrupt Summary Register Layout of Fork Block	4-2 4-5
	5-1	AST Control Block and AST Queue in Software PCB	5-3
	5-2	Argument List Passed to AST by Dispatcher	5-8
	6-1 6-2	System Control Block Vector Format System Control Block Vectors for Hardware Interrupts	6-2 6-3
	6-3 6-4 6-5 6-6 6-7	Control Flow in Servicing a UNIBUS Interrupt Control Flow in Servicing a MASSBUS Interrupt Control Flow in Servicing a DR780 Interrupt Control Flow in Servicing a MA780 Interrupt Extending Interrupt Dispatch Mechanism with the Connect-to-Interrupt Facility	6-8 6-12 6-14 6-15
	8-1	Process Control Block Fields Used in Scheduling	8-2
	8-2 8-3	Software Priorities and Priority Adjustments Computable (Executable) State Queues	8-6 8-10

CONTENTS (FIGURES, cont.)

8-4	Format of Wait State Queue Headers	8-10
8-5	State Transition Diagram	8-12
8-6	Hardware Process Control Block	8-21
8-7	Scheduler Routine That Selects Next Execution	
0 /	Candidate	8-24
9-1	Software PCB Fields That Support Event Flags	9-3
9-2	Layout of Common Event Block	9-4
9-3	Common Event Flag Wait Queues	9-5
9-4	Relationship Between Master and Slave CEB	9-16
9-5	Shared Memory Common Event Flag Data	
	Structures	9-17
10-1	Layout of a Timer Queue Element	10-7
11-1	Discrete Portions of the Process Header	11-2
11-2	Process Page Tables	11-3
11-3	Different Forms of Page Table Entry	11-5
11-4	Working Set List	11-8
11-5	Format of Working Set List Entry	11-10
11-6	Process Section Table	11-12
11-7	Layout of Process Section Table Entry	11-13
11-8	Process Header Page Arrays	11-14
11-9	PFN Data Base Arrays	11-15
11-10	Possible Contents of PFN BAK Array Element	11-16
11-11	Contents of PFN STATE Array Element	11-17
11-11	Contents of PFN TYPE Array Element	11-18
11-12	Example of Free Page List Showing Linkage	
11-13	Method	11-19
11-14	Layout of Global Section Descriptor	11-21
11-14	The System Header Containing the System	
11-15	Working Set List and the Global Section Table	11-22
11 16	Layout of Global or System Section Table Entry	11-23
11-16	Location of Global Page Table at Virtual End	11 23
11-17		11-24
11 10	of System Page Table Relationships Among Global Section Data	11 24
11-18		11-25
	Structures	11-23
11-19	Relationship Between Process PTEs and Global	11-26
	PTES	11-28
11-20	Balance Slots Contain Process Headers	11-28
11-21	Process Header Vector Arrays	11-29
11-22	Page File Data Base	11-31
11-23	Swap File Data Base	11-36
11-24	Swapper and Modified Page Writer PTE Arrays	
11-25	Physical Layout of Shared Memory	11-38
11-26	Contents of Shared Memory Control Block	11-40
11-27	Contents of Shared Memory Global Section	11 41
	Descriptor	11-41
12-1	Format of Virtual Address Showing Fields Used	
	to Locate Page Table Entry That Maps the Page	12-2
12-2	State of the Kernel Stack Following a	
	Translation-Not-Valid Fault	12-2
12-3	State Diagram Showing Page Transitions for	
	Private Section Page That Is Not Copy on	
	Reference	12-5
12-4	State Diagram Showing Page Transitions for	
_ · ·	Private and Global Copy-on-Reference Pages and	
	for Demand Zero Pages	12-9
12-5	Transitions for Pages Located in a Page File	
	_	

CONTENTS (FIGURES, cont.)

12.6	(Continuation of Figure 12-4)	12-11
12-6	Example of Page Transitions Made by a Global Page Mapped by Two Processes	12-13
12-7	Example of Page Transitions for Global Copy-on-Reference Pages	12-16
12-8	Example of Clustered Write to a Page File	12-10
14-1	Parallels Between Inswap Candidate Selection by the Swapper and Execution Candidate	
14.2	Selection by the Scheduler	14-5
14-2 14-3	Example Working Set List Before Outswap Scan	14-17
14-3	Example Working Set List After Outswap Scan	14-18
14-4	Process Page Table Changes After Swapper's	
14-5	Write Completes Working Set List and Swapper Map Before	14-19
14-2		14.00
14-6	Physical Page Allocation Working Set List and Swapper Map After	14-28
14-0	Working Set List and Swapper Map After Physical Page Allocation	14.00
14-7	Working Set List and Rebuilt Page Tables	14-29
14-7	working set List and Rebuilt Page Tables	14-30
15-1	Terminal I/O System	, , ,
15-2	Commands that Assemble and Link the Terminal	15-7
13 2	Driver	15.0
15-3	B 1	15-8
13 3	Role of NETDRIVER in Processing Network I/O Requests	15 10
15-4	Layout of Mailbox Message Block	15-12
13 4	Layout of Mailbox Message Block	15-14
16-1	Data Structures Associated with Mailbox	
101	Data Structures Associated with Mailbox Creation	16.10
16-2		16-13
10-2	Contents of a Shared Memory Mailbox Control Block	16 14
16-3		16-14
10 3	Data Structures Associated with Shared Memory Mailbox Creation	16 15
16-4	Layout of a Broadcast Descriptor Block	16-15 16-17
16-5	Layout of a Write Buffer Packet	16-18
_ 0	24 Jour of a wife buffer lacket	10-10
17-1	Sample Movement of Parameters in Process	
	Creation of rarameters in Frocess	17-3
17-2	Relationship Between JIB and PCBs of Several	17-3
	Processes in the Same Job	17-5
17-3	Sample PCB Vector	17-8
17-4	Fabrication of Process IDs	17-11
17-5	Location of Shell Process in the Executive	1, 11
	Image File	17-12
17-6	Removal of Process Parameters from Process	11 12
	Ouota Block	17-17
	•	1, 1,
18-1	Contents of Image Header	18-6
18-2	General Form of Image Section Descriptor	18-7
18-3	ISD and Page Table Entries for Process Private	
	Section	18-9
18-4	ISD and Page Table Entries for Demand Zero	
	Section	18-10
18-5	ISD and Page Table Entries for Global Section	18-13
18-6	Format of Known File Entry	18-14
18-7	Transfer Vector Array	18-16
18-8	Sample Termination Handler Lists	18-19
18-9	Low Address End of Pl Space That Is Deleted at	
	Image Exit	18-22

CONTENTS (FIGURES, cont.)

19-1	Sample Job to Illustrate Process Deletion with Subprocesses	19-6
20-1	Steps Involved in Initiating an Interactive Job	20-2
20-2	Steps Involved in Initiating a Batch Job Through a SUBMIT Command and Through a Card Reader	20-3
20-3	Simplified Control Flow Through a Command	
20-4	Language Interpreter Argument List Passed to an Image by PROCSTRT or a CLI	20-10 20-13
21-1	Physical Memory Layouts Used by VMB and SYSBOOT	21-13
21-2	Physical Memory Layout Used by the Executive	21-19
22-1	Double Use of System Page Table Entries by INIT	22-2
22-2	Address Space Changes as Memory Management Is Enabled by INIT	22-4
22-3	Linkage and Control Flow Example for	22-14
22-4	CPU-Dependent Routines Movement of Parameter Data by SYSBOOT and	
22-5	SYSINIT Movement of Parameter Data by SYSGEN	22-22 22-24
24-1 24-2	Macros Used by VMS to Change IPL Format of Mutual Exclusion Semaphore (MUTEX)	24-2 24-9
25-1 25-2 25-3 25-4	Layout of Unused Areas in Dynamic Memory Pools Examples of Allocation from Dynamic Memory Examples of Deallocation to Dynamic Memory Preallocated I/O Request Packets	25-2 25-3 25-5 25-10
26-1 26-2	Global Listheads for Logical Name Tables Logical Name Block	26-2 26-3
A-1	Stack Modification Due to POPL (SP) Pseudo Instruction	A -9
D-1	Detailed Layout of Job Information Block (JIB)	D-8
D-2	Detailed Layout of Software Process Control Block (PCB)	D-11
E-1	Layout of System Virtual Address Space	E-5

			Page
		TABLES	
TABLE	1-1	System Processes and Privileged Images	1-7
	2-1	Use of First 20 Locations in System Control Block	2-5
	2-2	Exceptions That Use the Dispatcher in Module EXCEPTION	
	2-3	Signal Names for Arithmetic Exceptions	2-10 2-12
	3-1	System Services and RMS Services That Use Each Form of System Service Vector	3-3
	4-1	Software Interrupt Levels Used by VAX/VMS	4-4
	6-1	Standard SBI Adapter Assignments on the VAX-11/780	6-5
	7-1	Contents of Dump File Header Block	7-8
	8-1	Process Scheduling States	8-2
9	8-2 8-3	Types of MWAIT State System Events and Associated Priority Boosts	8-13 8-19
	9-1 9-2	Summary of Process Control System Services Meaning of Flags in PCB Status Longword	9-2
	-	(PCB\$L_STS)	9-12
	10-1	VAX/VMS Hardware Clocks and Software Timers	10-2
	11-1	Memory Access Protection Codes in Page Table Entries	11-6
	11-2 11-3	PFN Data Base Arrays Contents of Shared Memory Common Data Page	11-9
			11-39
	12-1	Description of I/O Requests Issued by Memory Management	12-22
	13-1 13-2	Working Set List Limits and Quotas Process and System Parameters Used by	13-11
	20 0	Automatic Working Set Size Adjustment	13-13
	14-1 14-2	Comparison of Paging and Swapping Order of Search for Potential Outswap	14-3
	14-3	Candidate Events That Cause the Swapper or Modified Page	14-7
	14-4	Writer to Be Awakened	14-9
	14-4	Scan of Working Set List on Outswap Rebuilding the Working Set List and the	14-16
		Process Page Tables at Inswap	14-25
	15-1	Special Uses of the Console PR\$_TXDB Register	15-17
	17-1	Parts of Process Creation That Occur in Different Process Contexts	17 0
	17-2	Contents of the Process Quota Block	17-2 17-4

CONTENTS (TABLES, cont.)

17-3	Flags in the Status Longword in the PCB (PCB\$L_STS) That Can Be Set at Process Creation	17-7
17-4	Storage Areas for Process Quotas	17-10
17-5	Contents of the Initial Swap Image in the Shell Process	17-13
18-1	Process Privilege Masks	18-25
19-1	Contents of Termination Mailbox Message Sent to Accounting Manager and to Process Creator	19-4
20-1	General Actions Performed by a Command Language Interpreter	20-11
20-2	Commands Handled by CLI Internal Procedures	20-12
21-1	Programs and Files Used During Bootstrap Sequence	21-3
21-2	Register Input to VMB (Primary Bootstrap Program)	21-10
21-3	Contents of Restart Parameter Block	21-12
21-4	Register Input to INIT from SYSBOOT	21-16
22-1	Use of Nonpaged Pool by Module INIT	22-6
22-2	External Adapter Initialization	22-12
22-3	Comparison of SYSBOOT and SYSGEN	22-20
22-4	Information Stored for Each Adjustable Parameter by SYSBOOT and SYSGEN	22-21
23-1	Data Saved by Powerfail Routine and Restored During Power Recovery	23-2
24-1	Common IPL Levels Used by VAX/VMS for Synchronization	24-3
24-2	List of Data Structures Protected by Mutexes	24-8
25-1	Global Listheads for Each Pool Area	25-8
25-2	Comparison of Different Pool Areas	25-12
A-1	MDL Description and Resultant Symbol Definitions for Logical Name Block	A-19
A-2	Examples of the S Directive	A-20
A-3	Sample Variable Length Bit Field Definitions	A-21
D-1	Summary of Arbitrary Division of Data Structures in This Appendix	D-2
D-2	Offsets into Software Process Control Block	D-12
D-3	Offsets into Fixed Portion of the Process	
D-4	Header Dynamic Data Structure Type Codes	D-14 D-20
E-1	Discrete Portions of the Process Header	E-2
E-2	Detailed Layout of System Virtual Address	
E-3	Space Division of System Virtual Address Space into	E-6
E-4	Nonpaged and Paged Pieces Detailed Layout of Pl Space	E-16 E-19

PREFACE

MANUAL OBJECTIVES

This manual explains how the VAX/VMS executive works. In doing so, it describes the data structures maintained and manipulated by VMS, discusses the mechanisms that transfer control between user processes and VMS and within VMS itself, and describes some of the features of the VAX hardware as they are used by VMS.

This description includes all the major components of the executive including system initialization and the operation of all system services. It does not include a general discussion of the I/O subsystem because that subject is already described in the VAX/VMS Guide to Writing a Device Driver. However, the details of some VAX/VMS device drivers, as well as the operations of I/O related system services, are included in this manual.

INTENDED AUDIENCE

This manual is intended for system programmers and other users of VAX/VMS who wish to understand the internal workings of the executive. A thorough knowledge of VAX-11 MACRO programming is assumed. Readers with a systems level background on other operating systems who have a working knowledge of VAX and VMS concepts can gain some understanding of how the VAX/VMS operating system works. The writing level of this manual assumes that the reader is familiar with VMS programming, particularly with the use of system services. Knowledge of VMS concepts and the VAX architecture is also assumed.

In explaining the operation of a subsystem of the executive, the emphasis is on the data structures manipulated by that component, rather than on detailed flow diagrams of major routines. The detailed description of data structures should enable system managers to make more intelligent decisions when configuring systems for space or time critical applications. The application designer will also benefit by being able to realize the effects (in speed or in memory consumption) of different design and implementation decisions.

NOTE

This manual is different from the reference manuals that make up the rest of the VAX/VMS documentation set in that it describes internal operations and data structures. While it is unlikely that any component described in this manual will be drastically changed with any major release of VAX/VMS, there is no guarantee that any data structure or subroutine interface described here will remain the same from release to release. Privileged application programs that rely on details contained in this manual must be tested again with each new version of VAX/VMS.

STRUCTURE OF THIS DOCUMENT

This manual is broken up into eight parts, with each part describing a different function of the operating system.

- The first chapter (Part I) presents an overview of VAX/VMS and reviews those concepts that are crucial to later understanding of the workings of the system.
- Part II describes the different techniques that are used to pass control between user programs and VMS. Individual chapters describe exceptions, system service dispatching, the use of software interrupts, asynchronous system traps (ASTs), and hardware interrupt dispatching. The fault reporting mechanisms used by VMS are also discussed. These include error logging, machine checks, and BUGCHECKs, the system's way of reporting internal inconsistencies.
- The next section (Part III) describes the scheduler-related system support. Interprocess communication, including communication between processors using the MA780 multiport memory is discussed. A description of timer support and system timekeeping concludes this section.
- Memory management is discussed in the next section (Part IV). The data structures that are used by both the pager and the swapper are discussed first. The operation of the pager in response to typical page faults is then described. Many of the code paths through the pager are designed to deal with rare but troublesome cases. These routines are not in general discussed.

VMS also provides control over the paging and swapping environment in the form of system services related to memory management. These services are complicated enough to warrant their own chapter. The operation of the swapper concludes the description of memory management.

- The next section (Part V) describes another major component of VMS, the I/O subsystem. This section assumes that the reader is familiar with the first five chapters of VAX/VMS Guide to Writing a Device Driver. The operation of device drivers, including a complete discussion from start to finish of a QIO request is presented there. This manual builds on that discussion by describing the details of VMS device drivers and explaining how the I/O related system services work.
- The creation and deletion of a process involves a significant portion of VMS and forms the subject of Part VI. The activation and termination of an image in the context of a process are also described. Because the initiation and termination of images in an interactive or batch environment is such a common variation to the situation just described, a separate chapter is devoted to the behavior of interactive and batch jobs.
- Part VII deals with system initialization. Many of the data structures and even some of the code used by VMS cannot be created until the system has been configured with a set of SYSBOOT parameters. This section of the manual describes the operation of the bootstrap programs (VMB and SYSBOOT) that initialize VMS and also the first code in VMS (in module INIT) that executes. Because the power down and powerfail

recovery procedures are related to the bootstrap sequence, they are described in this section.

- The final section of the manual (Part VIII) discusses miscellaneous topics that are not conveniently pigeonholed in any conventional breakdown of operating systems. The techniques used by VMS for synchronization and dynamic storage allocation and deallocation are described first. The implementation of logical names, a powerful tool for both the system and for users is explained next. The remaining system services that do not fit into any of the previous section headings are discussed in the final chapter.
- The manual includes six appendices that will be especially useful for those readers who wish to pursue this material by reading the microfiche listings of VMS.
 - The first appendix includes helpful hints for reading the listings and indicates how the maps of the executive and other components can be used while doing this. The system dump analyzer (SDA) is also a valuable tool in examining those structures that are not built until the system is initialized. A description of the structure definition language (MDL) that is used to define the executive data structures in a language independent fashion is also included.
 - There are three important pointer areas used by VMS to locate dynamically constructed data blocks. These pointer areas are part of the static executive data that is a part of the executive image The detailed contents of the static data areas are listed in Appendix B.
 - The symbol naming conventions that were adhered to when VMS was originally written make it easy to read the source code. These symbol naming conventions are listed in Appendix C.
 - Most of the operations of VMS can be easily understood once the contents of the various data structures are known. Many of these structures are described throughout the manual. Most of the structures used by VMS, except those related to device drivers and the file system, are described in Appendix D. The data structures related to device drivers are described in VAX/VMS Guide to Writing a Device Driver. The data structures that are specific to the file system are not listed anywhere at this time.
 - Appendix E shows how the size of each piece of system virtual address space depends on the values of SYSBOOT parameters. (This calculation also relates the size of the process header to the values of several SYSBOOT parameters.) After all these sizes have been calculated, the amount of physical memory used by VMS as a function of SYSBOOT parameters is also presented.
 - Appendix F mentions two changes to the executive that are made by applying the Version 2.2 binary update to VMS. These two changes are applied by patching the executive image SYS.EXE. This appendix is the only place where this functionality is currently described.

ASSOCIATED DOCUMENTS

Several documents in the VAX/VMS document set should be read before attempting to read this manual. The following manuals are the most important prerequisite reading for this manual.

- VAX/VMS System Services Reference Manual
- VAX-11 Software Installation Guide
- Chapter 6 of the VAX-11 Run-Time Library Reference Manual
- VAX/VMS Real-Time User's Guide
- Chapters 12 and 13 of the VAX/VMS System Manager's Guide

The concepts of VAX and VMS are discussed in

VAX/VMS Summary Description and Glossary

and in

VAX Software Handbook

Each of these two documents also provides a glossary of the terms used to describe the VAX architecture and the VMS operating system.

The following documents will be helpful references while you are reading this manual.

- VAX/VMS Guide to Writing a Device Driver
- VAX-11 Architecture Handbook
- VAX Hardware Handbook

An excellent description of the VAX architecture, as well as a discussion of some of the design decisions made for the first implementation, the VAX-11/780, can be found in

Computer Programming and Architecture -- The VAX-11 Digital Press, 1980

This book also contains a bibliography of some of the literature dealing with operating system design.

CONVENTIONS USED IN THIS DOCUMENT

In all pictures of memory that appear in this manual, the lowest virtual address appears at the top of the page and addresses increase toward the bottom of the page. This means that the direction of stack growth is toward the top of the page.

In figures that display more detail such as bytes within longwords, addresses also increase from right to left. That is, the lowest addressed byte (or bit) in a longword is on the right hand side of a figure and the most significant byte (or bit) is on the left hand side.

The word "system" or "VMS" is used to describe the entire software package that is a part of a VAX-11 system. This includes privileged processes, utilities, and other support software as well as the executive itself.

The word "executive" refers to those parts of VMS that reside in system virtual address space. This includes the contents of the file SYS.EXE, device drivers, and other code and data structures loaded at initialization time, including RMS and the system message file.

When either "process control block" or "PCB" is used without a modifier, it refers to the software structure used by the scheduler. The data structure that contains copies of the general registers (that the hardware locates through the PR\$_PCBB register) is always called the "hardware PCB".

When referring to access modes, the term "inner access modes" means those access modes with more privilege. The term "outer access modes" means those access modes with less privilege. Thus, the innermost access mode is kernel and the outermost access mode is user.

The term "SYSBOOT parameter" is used to describe any of the adjustable parameters that are used by the secondary bootstrap program SYSBOOT to configure the system. The adjustable parameters include both the dynamic parameters that can be changed on the running system and the static parameters that require a reboot in order for their values to change. These parameters are referred to by their parameter names rather than by the global locations where their values are stored. Appendix B relates the SYSBOOT parameter names to their corresponding global locations.

The terms "byte index", "word index", "longword index", and so on, refer to a method of access that uses the VAX-11 context indexing addressing capability. That is, the index value will be multiplied by one, two, four, or eight (depending on whether a byte, word, longword, or quadword is being referenced) as part of operand evaluation in order to calculate the effective address of the operand.

In general, the component called INIT refers to a module of that name in the executive and not the volume initialization utility. When that utility program is being referenced, it will be clearly specified.

There are three conventions that are observed for lists that appear in this manual.

- In lists such as this one, where there is no order or hierarchy, list elements are indicated by leading bullets (*). Sublists without hierarchy are indicated by dashes (-).
- Lists that indicate an ordered set of operations are numbered (or lettered).
- Numbered lists with the numbers enclosed in parentheses indicate a correspondence between individual list elements and numbered items in a figure.

PART I

INTRODUCTION

For the fashion of Minas Tirith was such that it was built on seven levels, each delved into a hill, and about each was set a wall, and in each wall was a gate.

The Return of the King,

Being the Third Part of

The Lord of the Rings

J.R.R. Tolkien

CHAPTER 1

SYSTEM OVERVIEW

This chapter introduces the basic concepts that are used to describe the VAX/VMS operating system. Special attention is paid to the hardware features of the VAX architecture that are either exploited by VMS or exist solely to support an operating system. In addition, some of the design goals that guided the implementation of VMS are discussed.

1.1 PROCESS, JOB, AND IMAGE

The fundamental unit in VAX/VMS, the entity that is selected for execution by the scheduler, is the process. If a process creates subprocesses, the collection of the creator process, all the subprocesses created by it, and all subprocesses created by its descendants, is called a job. The programs that a process executes in order to accomplish meaningful work are called images.

1.1.1 Process

A process is fully described by hardware context, software context, and a virtual address space description. This information is stored in several data structures located in different places in the process address space. The data structures that contain the various pieces of process context are pictured in Figure 1-1.

1.1.1 Hardware Context - The hardware context consists of copies of the general purpose registers, the four per-process stack pointers, the program counter (PC), the processor status longword (PSL), and the process-specific processor registers including the memory management registers and the AST level register. The hardware context resides in a data structure called the hardware process control block that is used primarily when a process is removed from or selected for execution.

Another part of process context that is related to hardware is the existence of four per-process stacks, one for each of the four access modes. Any code that executes on behalf of a process uses one of that process's four stacks.




Figure 1-1 Data Structures That Describe Process Context

SYSTEM OVERVIEW

1.1.1.2 Software Context - Software context consists of all the data required by various parts of the operating system to make scheduling and other decisions about a process. This data includes the process software priority, its current scheduling state, process privileges, quotas and limits, and miscellaneous information such as process name and process ID.

The information about a process that must be in memory at all times is stored in a data structure called the software process control block (PCB). This data includes the software priority of the process, its unique process identification (PID), and the particular scheduling state that the process is in at a given point in time. Some process quotas and limits are stored in the software PCB. (The quotas and limits that are shared among all processes in the same job are stored in a shared data structure called the job information block.)

The information about a process that does not have to be permanently resident (swappable process context) is contained in a data structure called the process header. This information is only needed when the process is resident and consists mainly of information used by memory management when page faults occur. The data in the process header is also used by the swapper when the process is removed from memory (outswapped) or brought back into memory (inswapped). The hardware PCB, which contains the hardware context of a process, is a part of the process header. Information in the process header is available to suitably privileged code whenever the process is resident (is in the balance set). All other references to the process header must be made in the context of the process whose process header is being examined.

Other process-specific information is stored in the Pl portion of the process virtual address space (the control region). This data includes exception dispatching information, RMS data tables, and information about the image that is currently executing. Information that is stored in Pl space is only accessible when the process is executing (is the current process) because Pl space is process specific.

1.1.1.3 Virtual Address Space Description - The virtual address space of a process is described by the process PO and Pl page tables, stored in the high address end of the process header. The process virtual address space is altered when an image is initially activated, during image execution through selected system services, and when an image terminates. The process page tables reside in system virtual address space and are in turn described by entries in the system page table. Unlike the other portions of the process header, the process page tables are themselves pageable, and are faulted into the process working set only when they are needed.

1.1.2 Image

The programs that execute in the context of a process are called images. Images usually reside in files that are produced by one of the VAX/VMS linkers. When the user initiates image execution (as part of process creation or through a DCL or MCR command in an interactive or batch job), a component of the executive called the image activator sets up the process page tables to point to the appropriate sections of the image file. VMS uses the same paging mechanism that implements its virtual memory support to read image pages into memory as they are needed.

1.1.3 Job

The collection of subprocesses that has a common root process is called a job. The concept of a job exists solely for the purpose of sharing resources. Some quotas and limits, so-called pooled quotas, are shared among all processes in the same job. The current values of these quotas are contained in a data structure called a job information block (Figure 1-1) that is shared by all processes in the same job.

1.2 FUNCTIONALITY PROVIDED BY VAX/VMS

Any operating system provides services at many levels so that user applications may execute easily and effectively. The functionality provided by VAX/VMS is pictured in Figure 1-2. The figure is designed to show the layered design of the VAX/VMS operating system. In general, components in a given layer can make use of the facilities in all inner layers.

1.2.1 Operating System Kernel

The main topic of this manual is the operating system kernel; the I/O subsystem, memory management, the scheduler, and the VAX/VMS system services that support and complement these components. The approach that is used in discussing these three components and other miscellaneous parts of the operating system kernel focuses on the data structures that are manipulated by a given component. By discussing what each major data structure represents, and how that structure is altered by different sequences of events in the system, we will describe the detailed operations of each major piece of the executive.

1.2.1.1 I/O Subsystem - The I/O subsystem consists of device drivers and their associated data structures, device independent routines within the executive, and several system services, the most important of which is the \$QIO request, the eventual I/O request that is issued by all outer layers of the system. The I/O subsystem is described in great detail from the point of view of adding a device driver to VMS in the $\underline{VAX/VMS}$ Guide to Writing a Device Driver. Chapters 15 and 16 of this manual describe features of the I/O subsystem that are not described there.

1.2.1.2 Memory Management - The main components of the memory management subsystem are the page fault handler, which implements the virtual memory support of VAX/VMS, and the swapper, which allows the system to more fully utilize the amount of physical memory that is available. The data structures used and manipulated by the pager and swapper include the PFN data base and the page tables of each process. The PFN data base describes each page of physical memory that is available for paging and swapping. Virtual address space descriptions of each currently resident process are contained in their respective page tables.

System services are available to allow a user (or the system on behalf of the user) to create or delete specific portions of virtual address space or map a file into a specified virtual address range.




Figure 1-2 Layered Design of VAX/VMS

1.2.1.3 Scheduling and Process Control - The third major component of the kernel is the scheduler, which selects processes for execution and removes processes from execution that can no longer execute. The scheduler also handles clock servicing and includes timer related system services. System services are available to allow a process (or programmer) to create or delete other processes. Other services provide one process the ability to control the execution of another.

1.2.1.4 Miscellaneous Services - One area of the operating system kernel that is not pictured in Figure 1-2 involves the many miscellaneous services that are available in the operating system kernel. Some of these services, such as logical name creation or string formatting, are available to the user in the form of system services. Others, such as pool manipulation routines and synchronization techniques, are only used by the kernel and privileged utilities.

1.2.2 Data Management

VAX/VMS provides data management facilities at two levels. The record structure that exists within a file is interpreted by the VAX-11 Record Management Services (RMS), which exists in a layer just outside the kernel. RMS exists as a series of procedures located in system space, so it is in some ways just like the rest of the operating system kernel. Most of the procedures in RMS execute in executive access mode, providing a thin wall of protection between RMS and the kernel itself.

The placement of files on mass storage volumes is controlled by one of the disk or tape ACPs (Ancillary Control Process). ACPs are implemented as separate processes because many of their operations must be serialized to avoid synchronous access conflicts. These processes interact with the kernel both through the system service interface and also by using some of the utility routines that are not accessible to the general user.

1.2.3 User Interface

The interface that is presented to the user (as distinct from the application programmer who is using system services and Run-Time Library procedures) is one of the command language interpreters (CLI). Some of the services performed by a CLI call RMS or the system services directly. Others result in the execution of an external image. These images are generally no different from user-written applications in that their only interface to the executive is through the system services and RMS calls.

Some functions available to the user are performed by images that use undocumented interfaces into the kernel. These images usually require privileges in order to execute, and are also linked with the system symbol table SYS\$SYSTEM:SYS.STB.

1.2.3.1 Images Installed with Privilege - Some of the informational utilities and disk and tape volume manipulation utilities require that selected portions of protected data structures be read or written in a controlled fashion. Images that require privilege to perform their function can be installed (made known to VMS) by the system manager so that they can perform their function in an ordinarily nonprivileged process environment. Images that fit this description are DISPLAY, VMOUNT (the volume mount utility), SET, and SHOW. Table 1-1 lists all those images that are installed with privilege in a typical VMS system.

1.2.3.2 Other Privileged Images - Other images that perform privileged functions are not installed with privilege because their functions are less controlled and could destroy the system if executed by naive or malicious users. These images can only be executed by privileged users. Examples of these images include SYSGEN (for loading device drivers), INSTALL (which makes images privileged or shareable!), or the images invoked by a CLI to manipulate print or batch queues. Images that require privilege to execute but are not installed with privilege in a typical VAX/VMS system are also listed in Table 1-1.

Table 1-1
System Processes and Privileged Images

System Processes					
Image Name	Linked with SYS.STB	Description			
CCP.EXE F11AACP.EXE F11BACP.EXE MTAAACP.EXE REMACP.EXE ERRFMT.EXE INPSMB.EXE JOBCTL.EXE OPCOM.EXE PRTSMB.EXE	Yes	Image for NETACP Files-11 ACP for Structure Level Files-11 ACP for Structure Level Magnetic Tape ACP Remote Terminal ACP Error Log Buffer Format Process Card Reader Input Symbiont Job Controller/Symbiont Manager Operator Communication Facility Print Symbiont			
Images Installed with Privilege (in a typical VMS system)					
Linked with Image Name SYS.STB Description					
DISMOUNT.EXE DISPLAY.EXE INIT.EXE LOGINOUT.EXE MAIL.EXE REQUEST.EXE SET.EXE SETPO.EXE SHOW.EXE SUBMIT.EXE	Yes Yes Yes Yes Yes Yes	Volume Dismount Utility System Statistics Utility Volume Initialization Utility Login/Logout Image Mail Utility Operator Request Facility SET Command Processor SET Command Processor SHOW Command Processor Batch and Print Job Submission Facility			
VMOUNT.EXE	Yes	Volume Mount Utility			

Table 1-1 (cont.) System Processes and Privileged Images

Images What Dequire Driviler					
Images That Require Privilege That Are Typically Not Installed					
Image Name	Linked with SYS.STB	Description			
INFO.EXE (*) INSTALL.EXE NCP.EXE OPCCRASH.EXE QUEMAN.EXE REPLY.EXE RMSSHARE.EXE RTPAD.EXE RUNDET.EXE SDA.EXE	Yes Yes Yes Yes Yes	Process Information Utility Known Image Installation Utility Network Control Program System Shutdown Facility Queue Manipulation Command Processor Message Broadcasting Facility File Sharing Utility Remote Terminal Command Interface RUN Process Command Processor System Dump Analyzer			
SYSGEN.EXE TALK.EXE (*) USERS.EXE (*)	Yes Yes	System Generation and Configuration Utility Interterminal Communication Utility Interactive Users Display			
	(*) These images are not supported by DIGITAL. Images Whose Operations Are Protected by System UIC or Volume Ownership				
Image Name	Linked with SYS.STB	Description			
BAD.EXE DSC1.EXE DSC2.EXE DISKQUOTA.EXE Yes VFY1.EXE		Bad Block Locator Disk Save and Compress Utility for Structure Level 1 Disk Save and Compress Utility for Structure Level 2 Disk Quota Utility File Structure Verification Utility for Structure Level 1 File Structure Verification Utility for Structure Level 2			
Miscellaneous Images Linked with SYS\$SYSTEM:SYS.STB					
Image Name	Linked with SYS.STB	Description			
DCL.EXE MCR.EXE RMS.EXE	Yes Yes Yes	DCL Command Interpreter MCR Command Interpreter Record Management Services Image			

1.2.3.3 Images That Link with SYS\$SYSTEM:SYS.STB - Table 1-1 also lists those components that are linked with the system symbol table (SYS\$SYSTEM:SYS.STB). These images access known locations in the system image (SYS.EXE) through global symbols and must be relinked each time the system itself is relinked. User applications or special components such as device drivers that include SYS.STB when they are linked must be relinked whenever a new version of the symbol table is released, usually at each major release of VAX/VMS.

1.2.4 Interface between Kernel Subsystems

The coupling between the three major subsystems pictured in Figure 1-2 is somewhat misleading in that there is actually little interaction between the three components. In addition, each of the three components has its own section of executive data structures that it is responsible for. When one of the other pieces of the system wishes to access such data structures, it does so through some controlled interface. Figure 1-3 shows the small amount of interaction that occurs between the three major subsystems in the operating system kernel.




Figure 1-3 Interaction Between Components of VMS Kernel

1.2.4.1 I/O Subsystem Requests - The I/O subsystem makes a request to memory management to lock down specified pages for a direct I/O request. The pager or swapper is notified directly when the I/O request that just completed was initiated by either one of them.

I/O requests can result in the requesting process being placed in a wait state, until the request completes. This requires that the scheduler be notified. In addition, I/O completion can also cause a process to change its scheduling state. Again, the scheduler would be called.

1.2.4.2 Memory Management Requests - Both the pager and swapper require input and output operations in order to fulfill their functions. Neither calls \$QIO directly because many of the protection checks that \$QIO makes are unnecessary and would slow down page I/O and swap I/O. Instead, they use special entry points into the I/O system that allow prebuilt I/O requests to be queued directly to a driver.

If a process incurs a page fault that results in a read from disk, or if a process requires physical memory and none is available, the process is put into one of the memory management wait states by the scheduler. When the page read completes or physical memory becomes available, the process is made computable again.

1.2.4.3 Scheduler Requests - The scheduler actively interacts very little with the rest of the system. It serves a more passive role when cooperation with memory management or the I/O subsystem is required. One exception to this passive role is that the scheduler awakens the swapper when a process that is not currently memory resident becomes computable.

1.3 HARDWARE IMPLEMENTATION OF OPERATING SYSTEM KERNEL

The method of implementing the many services provided by VAX/VMS illustrates the close connection between the hardware design and the operating system. Many of the general features of the VAX architecture are used to advantage by VAX/VMS. Other features of the architecture exist entirely to support an operating system.

1.3.1 VAX Architecture Features Exploited by VMS

Several features of the VAX architecture that are available to all users are used for specific purposes by VMS.

- The general purpose calling mechanism is the primary path into VMS from all outer layers of the system. Because all system services are procedures, they are available to all native mode languages.
- As mentioned above, the memory management protection scheme is used to protect code and data used by more privileged access modes from modification by less privileged modes. Read-only portions of the executive are protected in the same manner.


- There is implicit protection built into special instructions that may only be executed from kernel mode. Because only the executive (and suitably privileged process-based code) executes in kernel mode, such instructions as MTPR, LDPCTX, and HALT are protected from execution by nonprivileged users.
- The operating system uses interrupt priority level (IPL) for several purposes. At its most elementary level, IPL is elevated so that certain interrupts are blocked. For example, clock interrupts must be blocked while the system time (stored in a quadword) is checked because this checking takes more than one instruction. Clock interrupts are blocked to prevent the system time from being updated while it is being checked.
- IPL is also used as a synchronization tool. For example, any routine that accesses a system-wide data structure must raise IPL to 7 (called IPL\$_SYNCH). The assignment of various hardware and software interrupts to specific IPL values establishes an order of importance to the hardware and software interrupt services that VMS performs.
- Several other features of the VAX architecture are used by specific components of VMS and are described in later chapters. They include
 - the change mode instructions (CHME and CHMK) that are the only means available for decreasing access mode (to greater privilege) (Figure 1-4),
 - the inclusion of many protection checks and pending interrupt checks in the single instruction that is the common interrupt exit path, REI,
 - software interrupts, and
 - hardware context and the single instructions (SVPCTX and LDPCTX) that save and restore it.

1.3.2 VAX-11 Instruction Set

While the VAX-11 instruction set, data types, and addressing modes were designed to be somewhat compatible with the PDP-11, several features that were missing in the PDP-11 were added to the VAX architecture. True context indexing allows array elements to be addressed by element number, with the hardware accounting for the size (byte, word, longword, or quadword) of each element. Short literal addressing was added in recognition of the fact that the majority of literals that appear in a program are small numbers. Variable length bit fields and character data types were added to serve the needs of several classes of users, including operating system designers.

The instruction set includes many instructions that are useful to any designer and occur often in the VMS executive. The queue instructions allow the construction of doubly linked lists as a common dynamic data structure. Character string instructions are useful when dealing with any data structure that can be treated as an array of bytes. Bit field instructions allow efficient operations on flags and masks.

Access mode fields in the PSL are not directly accessible to the programmer or to the operating system.



The boundaries between the access modes are nearly identical to the layer boundaries pictured in Figure 1-2.

- Nearly all of the system services execute in kernel mode.
- RMS and some system services execute in executive mode.
- Command Language Interpreters normally execute in supervisor mode.
- Utilities, application programs, Run-Time Library procedures, and so on normally execute in user mode. Privileged utilities sometimes execute in kernel or executive mode.

Figure 1-4 Methods for Altering Access Mode

One of the most important features of the VAX architecture is the calling standard. Any procedure that adheres to this standard can be called from any native language, an advantage for any application that wishes to make use of the features of a wide range of languages. VMS adheres to this standard in its interfaces to the outside world through the system service interface, RMS entry points, All system services and RMS and the Run-Time Library procedures. routines are written as procedures that can be accessed by issuing a CALLx to absolute location SYS\$service in system virtual address space. Run-Time Library procedures are included in a user's image instead of being located in system space.

1.3.3 Implementation of VMS Kernel Routines

the CHMx instructions.

In the previous section, we divided the VMS kernel into three functional pieces and the system service interface to the rest of the world. An alternative method of partitioning the operating system kernel is according to the method used to gain access to each part. Three classes of routines within the kernel are procedure-based code, exception service routines, and interrupt service routines. Other system-wide functions, the swapping and modified page writing

performed by the swapper, are implemented as a separate process that resides in system space. Figure 1-5 shows the various entry paths into the operating system kernel.




Figure 1-5 Paths into Components of VMS Kernel

1.3.3.1 Process Context and System State - The first section of this chapter described the pieces of the system that are used to describe a process. Process context includes a complete address space description, quotas, privileges, scheduling data, and so on. Any portion of the system that executes in the context of a process can count on all of these process attributes being available.

There is a portion of the kernel, however, that operates outside the context of a specific process. The largest class of routines that fall into this category are interrupt service routines, invoked in response to external events with no regard for the currently executing process. Portions of the initialization sequence also fall into this category. In any case, there are no process features such as a kernel stack or a page fault handler available when these routines are executing.

Because of the lack of a process, this system state or interrupt state can be characterized by the following limited context.

- All stack operations take place on the system-wide interrupt stack.
- The primary description of system or interrupt state is contained in the processor status longword (PSL). This will indicate that the interrupt stack is being used, that the current access mode is kernel mode, and that the IPL is higher than IPL 2.
- The system control block, the data structure that controls the dispatching of interrupts and exceptions, can be thought of as the secondary structure that describes system state.
- Code that executes in this so-called system context can only refer to system virtual addresses. In particular, there is no Pl space available. This requires that the system-wide interrupt stack be located in system space.
- No page faults are allowed. The page fault handler generates a fatal bugcheck if a page fault occurs and the IPL is above IPL 2.
- No exceptions are allowed. Exceptions, like page faults, are associated with a process. The exception dispatcher generates a fatal bugcheck if an exception occurs above IPL 2 or while the processor is executing on the interrupt stack.
- ASTs, asynchronous events that allow a process to receive notification when external events have occurred, are not allowed. (The AST delivery interrupt is delivered when IPL drops below IPL 2, an indication that the processor is leaving interrupt state.)
- No system services are allowed in system state. (In fact, system services cannot even be called from process context at IPL 2. System services can only be called at IPL 0.)
- 1.3.3.2 Process-Based Routines Procedure-based code (the system services) and exception service routines usually execute in the context of the current process (on the kernel stack when in kernel mode).
- 1.3.3.2.1 System Services The system services are implemented as procedures. This makes them available to all native mode languages. In addition, the fact that they are procedures means that there is a call frame on the stack. Thus, errors detected by a utility subroutine used by a system service can return an error simply by putting the error status into RO and issuing a RET instruction. All superfluous information is cleaned off the stack by the RET instruction. The system service dispatchers, actually the dispatchers for the CHMK and CHME exceptions, are exception service routines.

System services must be called from process context. They are not available from interrupt service routines or other code (such as

portions of the initialization sequence) that executes outside the context of a process. One reason for this is that the various services assume that there is a process whose privileges can be checked and whose quotas can be charged as part of the normal operation of the service. Some system services reference locations in Pl space, a portion of address space only available while executing in process context. System services also make assumptions about IPL and synchronization that would be violated if they were called from other than process-based code executing at IPL 0.

- 1.3.3.2.2 Page Fault Handler The pager is an exception service routine that is invoked in response to a translation-not-valid fault. The pager thus satisfies page faults in the context of the process that incurred the fault. Because page faults are associated with a process, the system cannot tolerate page faults that occur in interrupt service routines or other routines that execute outside the context of a process. The actual restriction imposed by the pager is even more stringent. Page faults are not allowed above IPL 2. This restriction applies to process-based code executing at elevated IPL as well as to interrupt service code.
- 1.3.3.3 Interrupt Service Routines By their asynchronous nature, interrupts execute without the support of process context (on the system-wide interrupt stack).
 - I/O requests are initiated through the \$QIO system service, which can be issued directly by the user or by some intermediary such as RMS on the user's behalf. Once an I/O request has been placed in a device queue, it remains there until the driver is triggered, usually by an interrupt generated in the external device.

Two classes of software interrupt service routines exist solely to support the I/O subsystem. The fork level interrupts allow device drivers to lower IPL in a controlled fashion. Final processing of I/O requests is also done in a software interrupt service routine.

- The timer functions in VMS include support in both the hardware clock interrupt service routine and a software interrupt service routine that actually services individual timer requests.
- Another software interrupt performs the rescheduling function, where one process is removed from execution and another selected and placed into execution.
- 1.3.3.4 Special Processes Swapper and Null The swapper and the null process are different from any other processes that exist in a VAX/VMS system. The differences lie not in their operations, which are completely normal, but in their limited context.

The limited context of either of these processes is due, in part, to the fact that these two processes exist as part of the system image SYS.EXE. They do not have to be created with the Create Process system service. Specifically, their PCBs and process headers are assembled (in module PDAT) and linked into the system image. Other characteristics of these two processes are listed here.

- Their process headers are static. There is no working set list and no process section table. This implies that neither process supports page faults. All code executed by either process must be locked into memory in some way. In fact, the code of both of these processes is part of the nonpaged executive.
- Both processes execute entirely in kernel mode. This eliminates the need for stacks for the other three access modes.
- Neither process has a Pl space. The kernel stack for either process is located in system space.
- The null process does not have a PO space either. The swapper uses an array allocated from nonpaged pool as its PO page table for a special portion of process creation, the part that takes place in the context of the swapper process.

Despite their limited contexts, both of these processes behave in a normal fashion in every other way. The swapper and the null process are selected for execution by the scheduler just like any other process in the system. The swapper spends its idle time in the hibernate state until some component in the system recognizes a need for one of the swapper functions, at which time it is awakened. The null process is always computable, but set to the lowest priority in the system (priority 0). All CPU time not used by any other process in the system will be used by the null process.

1.3.3.5 Special Subroutines - There are several utility subroutines within VMS related to scheduling and resource allocation that are called from both process-based code such as system services and from software interrupt service routines. These subroutines are constrained to execute with the limited context of interrupt or system state.

1.3.4 Memory Management and Access Modes

The address translation mechanism is described in the <u>VAX Hardware Handbook</u>. Two side effects of this operation are of special interest to <u>VMS</u>. When a page is not valid, a translation-not-valid exception is generated that transfers control to an exception service routine that can take whatever steps are required to make the page valid. This exception transfers control from a hardware mechanism, address translation, to a software exception service routine, the page fault handler, and allows <u>VMS</u> to gain control on address translation failures in order to implement its dynamic mapping of pages while a program is executing.

Before the address translation mechanism checks the valid bit, a protection check is made to determine whether the requested access will be granted. The check uses the current access mode in the PSL (PSL<25:24>), a protection code that is defined for each virtual page, and the type of access (read, modify, or write) to make its decision. This protection check allows VMS to make read-only portions of the executive inaccessible to anyone (all access modes) for writing, preventing corruption of operating system code. In addition, privileged data structures can be protected from even read access by nonprivileged users, preserving operating system security.

1.3.5 Exceptions, Interrupts, and REI

Before mentioning other features of the exception and interrupt mechanisms used by VMS, it would be helpful to compare and contrast these two mechanisms.

- 1.3.5.1 Comparison of Exceptions and Interrupts The following list summarizes some of the characteristics of exceptions and interrupts.
 - Interrupts occur asynchronously to the currently executing instruction stream. They are actually serviced between individual instructions or at well defined points within the execution of a given instruction. Exceptions occur synchronously as a direct effect of the execution of the current instruction.
 - Both mechanisms pass control to service routines whose addresses are stored in the system control block. These routines perform exception-specific or interrupt-specific processing.
 - Exceptions are generally a part of the currently executing process. Their servicing is an extension of the instruction stream that is currently executing on behalf of that process. Interrupts are system-wide events that cannot rely on support of a process in their service routines.
 - A consequence of this last item is that the system-wide interrupt stack is usually used to store the PC and PSL that represent the machine state that was interrupted. Exceptions are usually serviced on the per-process kernel stack. Which stack to use is actually determined by control bits in the system control block entries for each exception or interrupt.
 - Interrupts cause a PC/PSL pair to be pushed onto the stack.
 Exceptions often cause exception-specific parameters to be stored along with a PC/PSL pair.
 - Interrupts cause the IPL to change. Exceptions usually do not have an IPL change associated with them. (Machine checks and kernel-stack-not-valid exceptions elevate IPL to 31.)
 - A corollary of this previous step is that interrupts can be blocked by elevating IPL to a value at or above the IPL associated with the interrupt that is to be blocked. Exceptions, on the other hand, cannot be blocked. However, some exceptions can be disabled (by clearing associated bits in the PSW).

• When an interrupt or exception occurs, a new PSL is formed that summarizes the new IPL, the current access mode (almost always kernel), whether the interrupt stack is in use, and so on. One difference between exceptions and interrupts, a difference that reflects the fact that interrupts are not related to the interrupted instruction stream, is that the previous access mode field in the new PSL is set to kernel for interrupts while the previous mode field for exceptions reflects the access mode in which the exception occurred.

1.3.5.2 Other Uses of Exceptions and Interrupts - In addition to the translation-not-valid fault used by memory management software, VMS also uses the change-mode-to-kernel and change-mode-to-executive exceptions as entry paths to the executive. System services that must execute in a more privileged access mode use either the CHMK or CHME instruction to gain access rights (Figure 1-4). VMS handles most other exceptions by passing them through a common exception dispatcher described in Chapter 2.

Hardware interrupts temporarily suspend code that is executing in order that an interrupt-specific routine can service the interrupt. Interrupts have an IPL associated with them. The internal processor priority level (IPL) is raised when the interrupt is recognized. High level interrupt service routines thus prevent the recognition of lower level interrupts. Lower level interrupt service routines can be interrupted by subsequent higher level interrupts. Kernel mode routines can also block interrupts at certain levels by manually raising the IPL.

The VAX architecture also defines a series of software interrupt levels that can be used for a variety of purposes. VMS uses them for scheduling, I/O completion routines, and for synchronizing access to certain classes of data structures.

1.3.5.3 The REI Instruction - The REI instruction is the common exit path for interrupts and exceptions. Many protection and privilege checks are incorporated into this instruction. Because most fields in the processor status longword are not accessible to the programmer, the REI instruction provides the only means for changing access mode to a less privileged mode (Figure 1-4). It is also the only way to reach compatibility mode.

Although the IPL field of the PSL is accessible through the PR \S _IPL processor register, execution of an REI is a common way that IPL is lowered during normal execution. Because a change in IPL can alter the deliverability of pending interrupts, many hardware and especially software interrupts are delivered after an REI instruction is executed.

1.3.6 Process Structure

The VAX architecture also defines a data structure called a hardware process control block that contains copies of all a process's general registers when the process is not active. When a process is selected for execution, the contents of this block are copied into the actual

registers inside the processor with a single instruction, LDPCTX. The corresponding instruction that saves the contents of the general registers when the process is removed from execution is SVPCTX.

1.4 OTHER SYSTEM CONCEPTS

We began this chapter by discussing the most important concepts in VMS, process and image. There are several other fundamental ideas that should be at least mentioned before we begin a detailed description of VMS internals. Some of these ideas are briefly described here.

1.4.1 Resource Control

VAX/VMS protects itself and other processes in the system from careless or malicious users with hardware and software protection mechanisms, software privileges, and software quotas and limits.

1.4.1.1 Hardware Protection - The memory management protection mechanism that is related to access mode is used to prevent unauthorized users from modifying (or even reading) privileged data structures. Access mode protection is also used to keep program code and read-only data structures, within either the executive or a user program, from being modified by programming errors.

A more subtle but perhaps more important aspect of protection provided by the memory management architecture is that the process address space of one process (PO space and Pl space) is not accessible to code running in the context of another process. When such accessibility is desired to share common routines or data, VMS provides a controlled access through global sections. Another dimension to accessibility is that system virtual address space is available to all processes (although page-by-page protection may deny read or write access to specific system virtual pages for certain access modes).

1.4.1.2 Process Privileges - Many operations that are performed by system services could destroy operating system code or data or corrupt existing files if performed carelessly. Other services allow a process to adversely affect features in other processes in the system. VMS requires that processes wishing to execute these potentially damaging operations be suitably privileged. Process privileges are assigned when a process is created, either by the creator, or through the user's record in the authorization file.

These privileges are described in the <u>VAX/VMS</u> System Manager's <u>Guide</u> and in the <u>VAX/VMS</u> System Services <u>Reference Manual</u>. The privileges themselves are specific bits in a quadword that is stored in the beginning of the process header. (The locations and manipulations of the several process privilege masks that VMS maintains are discussed in Chapter 18.) When a VMS service that requires privilege is called, the service checks to see whether the associated bit in the process privilege mask is set.

1.4.1.3 Quotas and Limits - VMS also controls allocation of its system wide resources such as nonpaged dynamic memory and page file space through the use of quotas and limits. These process attributes are also assigned when the process is created. By restricting such items as the number of concurrent I/O requests or pending ASTs, VMS exercises control over the resource drain that a single process can exert on system resources such as nonpaged dynamic memory. In general, a process cannot perform certain operations (such as queue an AST) unless it has sufficient quota (nonzero PCB\$W_ASTCNT in this case). The locations and values of the various quotas and limits used by VMS are described in Chapter 17.

1.4.1.4 User Identification Code (UIC) - VMS uses user identification code (UIC) for two different protection purposes. If a process wishes to perform some control operation (Suspend, Wake, Delete, and so on) on another process, it requires WORLD privilege in order to affect any process in the system. A process with GROUP privilege can only affect other processes with the same group number. A process with neither WORLD nor GROUP privilege can only affect subprocesses that it has created. (This means that a process with neither GROUP nor WORLD privilege cannot affect any other process in the system, even if it has the same UIC, unless the target process was created by the process in question.)

The UIC is also the parameter that determines whether a user can read from or write to a given file. The owner of a file can determine how much access to his files he grants to himself, to other processes in the same group, and to arbitrary processes in the system.

The same UIC protection that exists for files is also used for other data structures in the system. Both logical names and global sections exist in two varieties, group names and sections or system names and sections. The group variety is only available to other processes in the same group. Common event flags, flags that can be shared among several processes, are restricted to processes in the same group.

1.4.2 Other System Primitives

Several other simple tools used by VMS are mentioned freely throughout this manual but are not described until the final section, in Chapters 24 through 26.

1.4.2.1 Synchronization - Any multiprogramming system must take measures to prevent simultaneous access to system data structures. VMS uses two simple synchronization techniques. By elevating IPL, a subset of interrupts can be blocked, allowing unrestricted access to system wide data structures. The most common synchronization IPL used by VMS is IPL 7, called IPL\$ SYNCH.

For some data structures, elevated IPL is either an unnecessary tool or a potential system degradation. For example, processes executing above IPL 3 cannot be rescheduled (removed from execution). Once a process gains control of a data structure protected by elevated IPL, it will not allow another process to execute until it gives up its ownership. In addition, page faults are not allowed above IPL 2 and

so any data structure that exists in pageable address space cannot be synchronized with elevated IPL.

VMS requires a second synchronization tool to allow synchronized access to pageable data structures. This tool must also allow a process to be removed from execution while it maintains ownership of the structure in question. The synchronization tool that fulfills these requirements is called a mutual exclusion semaphore (MUTEX). Synchronization, including the use of mutexes, is discussed in Chapter 24.

1.4.2.2 Dynamic Memory Allocation - The system maintains three dynamic memory areas from which blocks of memory can be allocated and deallocated. Nonpaged pool contains those system-wide structures that might be manipulated by (hardware or software) interrupt service routines or process-based code executing above IPL 2. Paged pool contains system-wide structures that do not have to be kept memory resident. The process allocation region, a portion of the process Pl space, is used for pageable data structures that will not be shared among several processes. Dynamic memory allocation and deallocation are discussed in detail in Chapter 25.

1.4.2.3 Logical Names - The system uses logical names for many purposes, including a transparent way of implementing a device-independent I/O system. The use of logical names as a programming tool is discussed in the VAX/VMS System Services Reference Manual. The internal operations of the logical name system services, as well as the internal organization of the logical name tables, are described in Chapter 26.

1.5 LAYOUT OF VIRTUAL ADDRESS SPACE

This section shows the approximate contents of the three different parts of virtual address space.

1.5.1 System Virtual Address Space

The layout of system virtual address space system virtual address space layout is pictured in Figure 1-6. Details such as No-Access guard pages at either end of the interrupt stack are omitted to avoid cluttering the diagram. Table E-2 in Appendix E lists a more complete layout of system space, including these guard pages, system pages allocated by disk drivers, and other details.

This figure was produced from two lists provided by the system dump analyzer (the system page table and the contents of all global data areas in system space) and from the system map SYS\$SYSTEM:SYS.MAP. The relations between the variable size pieces of system space and their associated SYSBOOT parameters are given in Appendix E.

		,
80000000	System Service Vectors	
	Linked Driver Code and Data Structures	
	Nonpaged Executive Data	
	Nonpaged Executive Code	
	Pageable Executive Routines	
	XDELTA (usually unmapped), INIT	Static Portion (SYS.EXE)
	System Virtual Pages Mapped to I/O Addresses	Dynamically mapped at initialization time
	RMS Image (RMS.EXE)	
	System Message File (SYSMSG.EXE)	
;	Pool of Unmapped System Pages	
	Restart Parameter Block	
	PFN Database	
	Paged Dynamic Memory	
	Nonpaged Dynamic Memory	
	Interrupt Stack	
	System Control Block	
;	Balance Slots	
	System Header	
	System Page Table	
High address end of system virtual address space	Global Page Table	

Figure 1-6 Layout of System Virtual Address Space

1.5.2 The Control Region (P1 Space)

Figure 1-7 shows the layout of Pl space. This figure was produced mainly from information contained in module SHELL, which contains a prototype of a Pl page table that is used whenever a process is created. An SDA listing of process page tables was used to determine the order and size of the portions of Pl space not defined in SHELL.




Figure 1-7 Layout of Pl Space

Some of the pieces of Pl space are created dynamically when the process is created. These include a Pl map of process header pages, a command language interpreter if one is being used, and a symbol table for that CLI.

The two pieces of Pl space at the lowest virtual addresses (the user stack and the image I/O segment) are created dynamically each time an image executes and are deleted as part of image rundown. Appendix E contains a description of the sizes of the different pieces of Pl space. Table E-4 in Appendix E shows a complete layout of Pl space, including details such as memory management page protection and the name of the system component that maps a given portion.

1.5.3 The Program Region (PO Space)


Figure 1-8 shows a typical layout of PO space for both a native mode image (produced by the VAX-11 Linker) and a compatibility mode image (produced by the RSX-11M task builder). This figure is much more conceptual than the previous two illustrations because PO space does not contain pieces of the executive like Pl space and system space do.

The figure does show the default order of PO space in the absence of explicit instructions to the linker. The order in which virtual space is allocated is also shown.

By default, the first page of PO space (0 to 1FF) is not mapped (protection set to No Access). This enables easy detection of two common programming errors, using zero or a small number as the address of a data location or using such a small number as the destination of a control transfer.

(A link time request or a system service call can alter the protection of virtual page zero. Note also that page zero is accessible to compatibility mode images.)

- Any previously linked shared image that is not position independent (PIC) is placed at its previously specified base address.
- (2) Parts of the user image that are not PIC are added next, beginning at address 200 (hex).
- (3) If there is any room between the two pieces already placed in PO space, this room is filled first with previously linked PIC code and data
- (4) ... and then with PIC code and data that are part of the user image.
- (5) If the Run-Time Library (PIC and shared) is required and not overridden (with a /NOSYSSHR qualifier to the LINK command), this becomes the last piece of the image.
- (6) If the debugger or the traceback facility is required, these images are added at execution time (even if /DEBUG was selected at link time) by procedure SYS\$IMGSTA. This mapping is described in detail in Chapter 18.



1-25

Figure 1-8 PO Space Allocation

PART II

CONTROL MECHANISMS

"Would you tell me, please, which way I ought to go from here?"

Alice's Adventures in Wonderland Lewis Carroll

CHAPTER 2

CONDITION HANDLING

One of the design goals of the VAX architecture was a generalized uniform condition handling facility for both hardware detected exceptions and software generated conditions. In addition to making this facility available to users, VAX/VMS uses many of the features of the condition handling facility for its own purposes.

2.1 OVERVIEW OF THE CONDITION HANDLING FACILITY

The generalized condition handling facility that is included as part of the VAX architecture provides users and the system with a powerful tool in handling exceptional conditions that arise during normal program execution. In addition, software detected conditions (not necessarily indicating an error) can be passed to VMS to allow them to be handled in exactly the same manner as hardware detected exceptions.

The options that are available to user programs to allow them to use the features of the VAX-11 condition handling facility are described in the $\frac{VAX/VMS}{VAX-VMS}$ System Services Reference Manual and the $\frac{VAX-11}{VAX-VMS}$ Reference Manual. This chapter discusses how the tools described in those two manuals actually implement their features.

2.1.1 Goals of VAX-11 Condition Handling Facility

Some of the goals of the VAX-11 condition handling facility reflect goals of the VAX-11 procedure calling standard. Other goals reflect the desire to place an easy-to-use general purpose mechanism into the operating system so that application programs and other layered products such as compilers can use this mechanism rather than inventing their own application-specific tools. Some of the explicit and implicit goals of the VAX-11 condition handling facility are the following.

1. The condition handling facility should be included in the base machine architecture so that it is available as a part of the base machine and not as part of some software component. The space reserved for condition handler addresses in the first longword of the call frame accomplishes this.

- 2. By including the handler specification as a part of the call frame, signal handling is an integral part of a procedure, rather than a global facility within a process. This contributes to the general goal of modular procedures. This also allows condition handlers to be nested, where inner handlers can either service a detected exception or pass it along to some outer handler in the calling hierarchy.
- 3. Some languages such as BASIC and PL/I have signalling and error handling as part of the language specification. These languages can use the general mechanism rather than inventing their own procedures.
- 4. There should be little or no cost to procedures that do not establish handlers. Further, procedures that do establish handlers should incur little overhead for establishing them, with the expense in time being incurred when an error actually occurs.
- 5. As far as the user or application programmer is concerned, there should be no difference in the appearance of exceptions initially detected by the hardware and signals generated by software.

2.1.2 Features of VAX-11 Condition Handling Facility

Some of the features of the VAX-11 condition handling facility show how these goals were attained. Others reflect the general desire to produce an easy-to-use but general condition handling mechanism. Features of the VAX-11 condition handling facility include the following.

- A condition handler has three options available to it. The handler can fix the condition (continuing). The handler may not be capable of fixing the condition so it passes the condition on to the next handler in the calling hierarchy (resignalling). The handler can alter the flow of control (unwinding the call stack).
- Because condition handlers are themselves procedures, they
 have their own call frame with its own slot for a condition
 handler address. This gives handlers the ability to
 establish their own handlers to field errors that they might
 cause.
- 3. The goals related to cost in space and time were realized by using only a single longword per procedure activation for handler address storage. There is no cost in time for procedures that do not establish handlers. Procedures that do establish handlers can do so with a single MOVAx instruction. No time is spent looking for condition handlers until a signal is actually generated.
- 4. The mechanism is designed to work even if a condition handler is written in a language that does not produce reentrant code. Thus, if a condition handler written in FORTRAN generated an error, that error would not be reported to the same handler.

In fact, the special actions that are taken in response to multiply active signals has a second benefit, namely that no condition handler has to worry about errors that it generates, because a handler would never be called in response to its own signals.

- 5. Uniform exception dispatching for hardware and software exceptions is accomplished by providing parallel mechanisms for the two forms of exceptions. Software detected exceptions are generated by calling a procedure in the Run-Time Library. Hardware exceptions transfer control to an exception dispatcher in the executive. While the initial execution of these two mechanisms differs slightly to reflect their differing initial conditions, they eventually execute nearly identical instruction sequences so that the information reported to condition handlers is independent of the initial detection mechanism.
- 6. By making condition handling a part of a procedure, high level languages have the capability to establish handlers that can examine a given signal and determine whether the signal was generated as a part of that language's support library. If so, the handler can attempt to fix the error in the manner defined by the language. If not, the handler passes the signal along to procedures further up the call stack.

2.2 GENERATION OF EXCEPTIONS

One way of classifying the conditions that occur in a running VAX/VMS system is to separate those conditions that originate in the VAX-ll hardware from those that are initiated by software. The primary differences between the two sets of initial conditions are the initial state of the stack that contains the exception parameters and the location of the routine that performs the dispatching. The initial execution of the two dispatchers reflects these differing initial conditions.

2.2.1 Exceptions That Originate in the Hardware

When an exception is detected by the hardware, the exception PC and PSL (and possible exception-specific parameters) are pushed onto the appropriate stack. The appropriate stack is determined by the access mode in which the exception occurred and whether the CPU was previously executing on the interrupt stack.

- If the exception occurred in any mode other than kernel and the exception was not a CHMU, CHMS, or CHME exception, the kernel stack is used. (The interrupt stack is not a consideration in this case because it is impossible to be on the interrupt stack in other than kernel mode.)
- If the exception occurred in kernel mode and the kernel stack was in use, the kernel stack is also used as the exception stack.

• If the exception occurred in kernel mode and the interrupt stack was in use, the interrupt stack is used as the exception stack. VMS does not expect exceptions to occur when it is operating on the interrupt stack. If an exception should occur on the interrupt stack, the exception dispatcher generates a VMS-requested system crash called a bugcheck (Chapter 7) with a BUG\$_INVEXCEPTN code.

The actual stack (interrupt or kernel) that is used to service an exception or interrupt is determined by the low-order two bits in the SCB entry and whether the interrupt stack is already in use. The rules just formulated reflect the behavior of VMS, where exceptions are associated with a process and serviced on that process's kernel stack (because the low-order two bits in the SCB entry are zero). The interrupt stack is only used if it was already in use when the exception occurred. Note that two serious aborts (machine check and kernel stack not valid), exceptions that also change IPL to 31, are serviced on the interrupt stack by VMS.

After all of the exception information has been pushed onto the stack, control is then passed to an exception-specific service routine whose address is stored in the System Control Block (Figure 2-1). The use of the first twenty locations of this table are listed in Table 2-1. Most of the exceptions that are listed in this table are handled in a uniform way by VMS. The actions that VMS takes in response to these exceptions will be the subject of most of this chapter. Some of the exceptions, however, result in special action on the part of VMS. These exceptions are discussed in the paragraphs that follow and are indicated in Table 2-1 by an asterisk.




Figure 2-1 System Control Block

Table 2-1
Use of First 20 Locations in System Control Block

Byte Offset from SCB Base	Exception Name	Extra Parameters	Type(Abort, Fault, Trap)	Notes on VMS Dispatching	Comments
0	Unused				
4	Machine Check	Note 1	Note 1	Note 1	(Chapter 7)
8	Kernel Stack not Valid	0	Abort	Note 2	IPL=31, Interrupt Stack
12	Powerfail	0	Interrupt	Note 3	IPL=30
					(Chapter 23)
16	Reserved/Privileged Instruction	0	Fault		
20	Customer Reserved Instruction	0	Fault		XFC Instruction
24	Reserved Operand	0	Abort/Fault		
28	Reserved Addressing Mode	0	Fault		
32	Access Violation	2	Fault		
36	Translation not Valid	2	Fault	Note 4	(Chapter 12)

- (1) The machine check exception indicates a processor detected internal error. Machine checks in executive and kernel mode cause bugchecks. Machine checks in supervisor and user mode are reported through the normal exception dispatch method.
- (2) The exception service routine for the kernel stack not valid abort issues a bugcheck.
- (3) Powerfail causes an interrupt that passes control to the powerfail handler.
- (4) The translation-not-valid fault is the entry path into the paging facility in VMS.
- (5) If executive debugging (XDELTA) is selected at SYSBOOT time, the exception vectors for BPT and trace pending are altered to point into XDELTA fault handlers (Chapter 22).
- (6) The change-mode-to-kernel and change-mode-to-executive traps are the entry paths into system service and RMS procedures.

(continued on next page)

Table 2-1 (cont.)
Use of First 20 Locations in System Control Block

Byte Offset from SCB Base	Exception Name	Extra Parameters	Type(Abort, Fault,Trap)	Notes on VMS Dispatching	Comments
40	Trace Pending	0	Fault	Note 5	
44	BPT Instruction	0	Fault	Note 5	
48	Compatibility Mode	1	Abort/Fault		
52	Arithmetic	1	Fault/Trap		VMS modifies code
					(Table 2-3)
56	Unused				
60	Unused				
64	СНМК	1	Trap	Note 6	Uses Kernel Stack
					(Chapter 3)
68	СНМЕ	1	Trap	Note 6	Uses Executive Stack
					(Chapter 3)
72	CHMS	1	Trap		Uses Supervisor Stack
76	СНМИ	1	Trap		Uses User Stack

- 2.2.1.1 Exceptions That VMS Treats in a Special Way Although VMS provides uniform handling of most exceptions generated by users, several possible exceptions are used as entry points into privileged system procedures. Other exceptions can only be acted upon by the executive. It makes no sense to pass information about these exceptions along to users.
 - The machine check exception is a processor-specific condition that may or may not be recoverable. The machine check exception service routine is discussed in Chapter 7.
 - 2. A kernel-stack-not-valid exception indicates that the kernel stack was not valid while the processor was pushing information onto the stack during the initiation of an exception or interrupt. The exception service routine for this exception generates a fatal bugcheck with a BUG\$ KRNLSTAKNV code.
 - 3. The powerfail entry point that appears as one of the first 20 entries in the SCB is not an exception. Because a power fluctuation occurs asynchronously with respect to the currently executing instruction stream, it is actually an interrupt. The fact that powerfail is an interrupt, with an associated IPL, implies that the powerfail interrupt can be blocked simply by raising IPL to 30 or 31. The steps that VMS takes in response to power failure as well as on power recovery are described in Chapter 23.
 - 4. The translation-not-valid exception is a signal that a reference was made to a virtual address that is not currently mapped to physical memory. The page fault handler that is invoked in response to this exception is discussed in detail in Chapter 12.
 - 5. The change-mode-to-kernel and change-mode-to-executive exceptions are the mechanisms used by the VMS system services and by RMS to reach a more privileged access mode. The dispatching scheme for system services and RMS calls is described in Chapter 3.

The last two exceptions in the list (the two change mode exceptions) are paths into the operating system that allow nonprivileged users to reach a privileged access mode in a controlled fashion.

2.2.1.2 Other Hardware Exceptions - The rest of the exceptions detected by hardware are handled uniformly by their exception service routines. These exceptions are all reported to condition handlers established by the user or by the system, rather than resulting in special system action such as occurs following a change-mode-to-kernel exception or a translation-not-valid fault (page fault).

When a hardware-detected exception occurs, the PSL and PC at the time of the exception are pushed onto the stack. The usual stack that is used is the kernel stack but the CHMx exceptions use the stack of the destination mode. For example, a CHMS exception pushes the PC and PSL of the exception onto the supervisor stack. Note that a CHMx instruction issued from an inner access mode in an attempt to reach a less privileged (outer) access mode will not have the desired effect. The mode indicated by the instruction is minimized with the current access mode to determine the actual access mode that will be used. For example, a CHMS instruction issued from kernel mode will generate

an exception through the correct SCB vector (the one for CHMS) but the final access mode will still be kernel. In other words, as illustrated in Figure 1-4, the CHMx instructions can only reach equal or more privileged access modes.

The PC that is pushed depends on the nature of the exception, that is, whether the exception is a fault, a trap, or an abort.

- Exceptions that are faults (Table 2-1) cause the PC of the faulting instruction to be pushed. When faults are dismissed with an REI instruction, the faulting instruction will execute again.
- Exceptions that are traps (Table 2-1) push the PC of the next instruction onto the destination stack. Instructions that cause traps do not reexecute when the exception is dismissed with an REI instruction.
- A third class of exception, an abort, causes a PC in the middle of the instruction to be pushed onto the stack. This implies that aborts are not restartable. Some aborts also raise IPL to 31, blocking all other activity on the system. IPL is usually not affected when exceptions occur, one of the features that distinguishes them from interrupts. Exceptions that are aborts include kernel stack not valid, some machine check codes, and some reserved operand exceptions.

For all exceptions that will eventually be reported to condition handlers, the hardware has pushed a PC/PSL pair onto the destination stack. In addition, from zero to two exception-specific parameters are pushed onto the destination stack (Table 2-1). Finally, the hardware passes control to the exception service routine whose address VMS placed into the SCB when the system was initialized.

2.2.1.3 Initial Action of Exception Service Routines - These exception service routines all perform approximately the same action. The exception name (of the form SS\$ exception-name) and the total number of exception parameters (from the exception name to the saved PSL inclusive) are pushed onto the stack so that the destination stack now contains a list, called the signal array, that resembles a VAX-11 argument list used by the CALLx instructions (Figure 2-2). The exceptions that VMS handles in this uniform way, including their names and total number of signal array elements, are listed in Table 2-2.

After VMS has built this array, control is passed to a general exception dispatcher that must locate any condition handlers that have been established in the access mode of the exception. The search method and the list of information passed to condition handlers is described in Section 2.3 below.

All hardware exceptions (except for CHME, CHMS, and CHMU) are initially reported on the kernel stack (assuming the processor is not already on the interrupt stack). In addition, the hardware exception reporting mechanism assumes that the kernel stack is valid. The decision to use the kernel stack was made to avoid the case of attempting to report an exception on, let us say, the user stack, only to find that the user stack is corrupted in some way (invalid or otherwise inaccessible), resulting in another exception. If a kernel-stack-not-valid exception is generated while reporting an exception, VMS causes a fatal bugcheck to occur.




Figure 2-2 Signal Array Built by Hardware and Exception Routines

However, the exception must eventually be reported back to the access mode in which the exception occurred. Before the dispatcher begins its search, it creates space on the stack of the mode in which the exception occurred. The exception parameter lists are then copied to that stack where they will become the argument list that is passed to condition handlers.

2.2.1.4 More Special Cases in Exception Dispatching - Although the procedure described above is a reasonable approximation to the operation of the exception service routines in VMS, there are detailed differences that occur in the dispatching of several exceptions that deserve special mention. These special cases are listed here.

- 1. User Stack Overflow is detected by the hardware as an access violation at the low address end of Pl space. The access violation fault handler tests whether the inaccessible virtual address is at the low end of Pl space. If it is, the stack is expanded and the exception dismissed. User and system condition handlers would only be notified about such an exception if the stack expansion were unsuccessful.
- There are ten possible arithmetic exceptions that can occur. They are distinguished in the hardware by different exception parameters. However, the exception service routine does not simply push a generic exception name onto the stack, resulting in a four parameter signal array. Rather, the exception parameter is used by the exception service routine to fashion a unique exception name for each of the possible arithmetic exceptions. The exception parameters and their associated signal names are listed in Table 2-3.

Table 2-2

Exceptions That Use the Dispatcher in Module EXCEPTION

Exception Name	Name in Signal Array	Notes on VMS Dispatching (Section 2.2.1.4)	Size of Signal Array	Extra Parameters in Signal Array (Note 1)
Access Violation	SS\$_ACCVIO	Item 1	5	Signal (2) = Reason Mask Signal (3) = Inaccessible Virtual Address
Arithmetic Exception	(Table 2-3)	Item 2	3	Note 2
AST Delivery Stack Fault (Software exception)	SS\$_ASTFLT	Item 3a.	7	Signal (2) = SP Value at Fault Signal (3) = AST Parameter of failed AST (Note 3) Signal (4) = PC at AST delivery interrupt Signal (5) = PSL at AST delivery interrupt Signal (6) = PC to which AST would have been delivered Signal (7) = PSL at which AST would have been delivered

(1) Additional Parameters in the signal array are represented in the following way.

Signal (0) = N Number of additional longwords in signal array

Signal (1) Exception name

Signal (2) First additional parameter

Signal (3) Second additional parameter

Signal (N-1) Exception PC

Signal (N) Exception PSL

(2) The arithmetic exception has no extra parameters, despite the fact that the hardware pushes an exception code onto the kernel stack. VMS modifies this hardware code into an exception-specific exception name (Table 2-3).

Signal (1) = 8 * code + SS\$ ARTRES

(3) The AST delivery code exchanges the interrupt PC/PSL pair and the PC/PSL to which the AST would have been delivered.

(continued on next page)

Exception Name	Name in Signal Array	Notes on VMS Dispatching (Section 2.2.1.4)	Size of Signal Array	Extra Parameters in Signal Array (Note 1)
BPT Instruction	SS\$_BREAK		3	
Change Mode to Supervisor	SS\$_CMODSUPR	Item 4	4	Signal (2) = Change mode code
Change Mode to User	SS\$_CMODUSER	Item 4	4	Signal (2) = Change mode code
Compatibility Mode	SS\$_COMPAT	Item 4	4	Signal (2) = Compatibility exception code
Debug Signal (Software exception)	SS\$_DEBUG	Item 3	3	
Machine Check	SS\$_MCHECK		3	Note 4
Customer Reserved Instruction	ss\$_opccus		3	
Reserved/Privileged Instruction	SS\$_OPCDEC	Item 5	3	
Page Fault Read Error (Software exception)	SS\$_PAGRDERR	Item 3b.	5	Signal (2) = Reason Mask Signal (3) = Inaccessible Virtual Address
Reserved Addressing Mode	SS\$_RADRMOD		3	
Reserved Operand	SS\$_ROPRAND		3	
System Service Failure (Software exception)	SS\$_SSFAIL	Item 3c.	4	Signal (2) = System service final status
Trace Pending	SS\$_TBIT		3	

⁽⁴⁾ Machine check exceptions that are reported to a process do not have any extra parameters in the signal array. The machine check parameters have been examined, written to the error log, and discarded by the machine check handler (Chapter 7).

There are three exceptions that are listed in Table 2-2 that are detected by software rather than by hardware. However, these conditions are not generated by LIB\$SIGNAL. Rather, they are detected by the executive and control is passed to same routines that are used dispatching for hardware-detected exceptions. The reason why they dispatch through the executive is that they are typically detected in kernel mode but must be reported back to some other access mode. The code to accomplish this access mode switch is contained in EXCEPTION. LIB\$SIGNAL has no corresponding functionality. The three exceptions that fall into this category are system service failure exceptions, page fault read errors, and insufficient stack space while attempting to deliver an AST.

Table 2-3
Signal Names for Arithmetic Exceptions

Exception Type	Code Pushed By Hardware	Resulting Exception Reported by VMS	Notes
Traps			
Integer Overflow	1	SS\$_INTOVF	Note 1
Integer Divide by Zero	2	SS\$_INTDIV	
Floating Overflow	3	SS\$_FLTOVF	Note 3
Floating/Decimal	4	SS\$_FLTDIV	Note 3
Divide by Zero			
Floating Underflow	5	SS\$_FLTUND	Notes 2,3
Decimal Overflow	6	SS\$_DECOVF	Note 1
Subscript Range	7	SS\$_SUBRNG	
Faults			
Floating Overflow	8	SS\$_FLTOVF_F	Note 3
Floating Divide by Zero	9	SS\$_FLTDIV_F	Note 3
Floating Underflow	10	SS\$_FLTUND_F	Note 3

- (1) Integer overflow enable and decimal overflow enable bits in the PSW can be altered either directly or through the procedure entry mask.
- (2) The floating underflow enable bit in the PSW can only be altered directly. There is no corresponding bit in the procedure entry mask.
- (3) On the VAX-11/750, these three floating point exceptions are faults. On the VAX-11/780, they are traps.

- The SS\$_SSFAIL exception is reported when a process has enabled system service failure exceptions and a system service returns unsuccessfully with a status of either STS\$K ERROR or STS\$K SEVERE.
- The SS\$_PAGRDERR exception is reported when a process incurs a page fault for a page on which a read error occurred in response to a previous page fault.
- The SS\$_ASTFLT exception is reported when an inaccessible stack is detected while attempting to deliver an AST to a process.

A fourth software detected exception is listed in Table 2-2 although it does not have a global entry point in module EXCEPTION. The signal SS\$_DEBUG is generated by either the DCL or MCR command language interpreter in response to a DEBUG command while an image exists in an interrupted state. The DEBUG command processor pushes the PC and PSL of the interrupted image, the exception name (SS\$_DEBUG), and the size of the signal array (3) onto the supervisor stack and jumps to EXE\$REFLECT, a global entry address in module EXCEPTION.

The reason that a CLI uses this mechanism for the DEBUG signal rather than simply calling LIB\$SIGNAL is that the DEBUG command is issued while in supervisor mode but the exception has to be reported back to user mode. This involves moving the exception parameters from one stack to another, functionality that does not exist in LIB\$SIGNAL but does exist in EXCEPTION because most hardware-detected exceptions are reported on the kernel stack.

4. The exception dispatching for the CHMS and CHMU exceptions and for compatibility mode exceptions can be short circuited by use of the Declare Change Mode or Compatibility Mode Handler system service.

When this system service is executed, one of three longword locations in the Pl pointer page (Appendix B) is loaded with the address of the handler passed as a parameter to the system service.

When the dispatcher for the change-mode-to-supervisor or change-mode-to-user exception finds nonzero contents in the associated longword in Pl space, it transfers control to the routine whose address is stored in that location with the exception stack (supervisor or user) in exactly the same state it was in following the exception. That is, the change mode code is on the top of the stack, and the exception PC and exception PSL occupy the next two longwords.

The dispatcher for compatibility mode exceptions transfers control to the user-declared compatibility mode handler (if one was declared) with the user stack in the same state it was before the compatibility mode exception occurred. That is, no parameters are passed to the compatibility mode handler on the user stack. The compatibility mode code, the exception PC and PSL, and the contents of RO through R6 are saved in the first ten longwords of the compatibility mode context page in Pl space at global location CTL\$AL CMCNTX (Appendix B).

5. The Reserved Instruction fault is generated whenever an unrecognized opcode is detected by the instruction decoder. The same exception is generated when a privileged instruction is executed from other than kernel mode.

VMS uses this fault as a path into the operating system crash code called the bugcheck mechanism. Opcode FF, followed by FE or FD, tells the reserved instruction exception service routine that the exception is actually a bugcheck. Control is passed to the bugcheck routine that is described in Chapter 7.

2.2.2 Exceptions Detected by Software

One of the goals of the design of the VAX architecture was to have a common condition handling facility for both hardware— and software—detected conditions. The dispatching for conditions that are initially detected by the hardware (and for four special software—detected exceptions) is performed by the routines in the executive module EXCEPTION. The Run-Time Library procedure called LIB\$SIGNAL provides a similar capability to any user of a VAX/VMS system.

2.2.2.1 Passing Status from a Procedure - There are usually two methods available for a procedure to indicate to its caller whether it completed successfully. One method is to indicate a return status in RO. The other is the signalling mechanism. The signalling mechanism involves a call to the VAX-11 Run-Time Library procedure LIB\$SIGNAL to initiate a sequence of events exactly like those that occur in response to a hardware-detected exception. One of the choices that must be made when designing a modular procedure is the method for reporting exceptional conditions back to the caller.

There are two reasons why signalling may be chosen over completion status. In some procedures such as the mathematics procedures in the Run-Time Library, R0 is already used for another purpose, namely the return of a function value, and is therefore unavailable for error return status. In this case, the procedure must use the signalling mechanism to indicate exceptional conditions, such as an attempt to take the square root of a negative number.

The second common use of signalling occurs in an application that is using an indeterminate number of procedure calls to perform some action, such as a recursive procedure that parses a command line, where the use of a return status is often cumbersome and difficult to code. In this case, the VAX-ll signalling mechanism provides a graceful way to not only indicate that an error has occurred but also return control (through SYS\$UNWIND) to a known alternate return point in the calling hierarchy.

2.2.2.2 Initial Operation of LIB\$SIGNAL - When the procedure that detects an error wishes to signal it, the procedure calls LIB\$SIGNAL with the name of the exception and whatever additional parameters it wishes to pass to the condition handlers that have been established by the user and by the system. The state of the stack following a call to LIB\$SIGNAL is pictured in Figure 2-3.




Figure 2-3 Removal of Call Frame by LIB\$SIGNAL

Before LIB\$SIGNAL begins its search for condition handlers, it removes the call frame (and possibly the argument list) from the stack. This causes the stack to appear almost exactly the same to LIB\$SIGNAL as it does to EXCEPTION following a hardware exception (Figure 2-3).

This procedure uses an identical search mechanism to the one used by EXCEPTION to locate condition handlers. The only difference between this procedure and the code contained in the executive is that no stack switch is required here. The search for condition handlers takes place on the stack of the caller of LIB\$SIGNAL.

2.3 UNIFORM EXCEPTION DISPATCHING

At this point, the differences between hardware and software exceptions are no longer important. The operation of exception dispatching will be discussed in general terms and explicit mention of EXCEPTION or LIB\$SIGNAL will only be made where they depart from each other in their operation.

Before the search for a condition handler begins, the exception dispatcher must build a second data structure on the stack that will be used to report the exception. The address of this structure, called the mechanism array, along with the address of the table containing the exception arguments will be the two arguments that are passed to any condition handlers that are called by the dispatcher (Figure 2-4).

2.3.1 Establishing a Condition Handler

VMS provides two different methods for establishing condition handlers.

- One method uses the call stack associated with each access mode. Each call frame includes a longword to contain the address of a condition handler associated with that frame.
- The second method uses software exception vectors, set aside in the control region (Pl space) for each of the four access modes. Vectored handlers do not possess the modular properties associated with call frame handlers and are intended primarily for debuggers and performance monitors.

Call frame handlers are established by placing the address of the handler in the first longword of the currently active call frame. This is accomplished in assembly language with a single instruction

MOVAB new-handler, (FP)

Because the frame pointer is generally not available to high level language programmers, the Run-Time Library procedure LIB\$ESTABLISH can be called in the following way

old-handler = LIB\$ESTABLISH (new-handler)

to accomplish the same result.




Figure 2-4 Signal and Mechanism Arrays

Condition handlers are removed by clearing the first longword of the current call frame. The instruction

CLRL (FP)

accomplishes this in assembly language. The Run-Time Library counterpart to LIB\$ESTABLISH is LIB\$REVERT.

Exception vector handlers are established and removed with the Set Exception Vector system service, which simply loads the address of the specified handler into the specified exception vector, located in the pointer page in Pl space.

2.3.2 The Search for a Condition Handler

At this point in the dispatch sequence, the signal and mechanism arrays have been set up on the stack of the access mode that the exception will be reported to. The establisher frame argument in the mechanism array (Figure 2-4) will be used by the search procedure to indicate how far along the search has gone. The depth argument in the mechanism array not only serves as useful information to condition handlers that wish to unwind but also allows the search procedure to distinguish call frame handlers (nonnegative depth) from exception vector handlers (negative depth).

- 2.3.2.1 Primary and Secondary Exception Vectors The search for a condition handler begins with the primary exception vector of the access mode in which the exception occurred. If the vector contains the address of a condition handler (any nonzero contents), the handler is called with a depth argument of -2 (third longword in mechanism array, Figure 2-4). If that handler resignals or if none exists, the same step is performed for the secondary exception vector, where the depth argument is now -1.
- 2.3.2.2 Call Frame Condition Handlers If the search is to continue (no handler yet passed back a status of SS\$ CONTINUE), the contents of the current call frame are examined next. If the first longword in the current call frame is nonzero, that handler is called next. If no handler is found there or if that handler resignals, the previous call frame is examined by using the saved frame pointer in the current call frame (Figure 2-5).

The search continues until some handler passes back a status code of SS\$_CONTINUE or until a saved frame pointer of zero is found (indicating the end of the call frame chain). When the exception dispatcher receives a return status of SS\$_CONTINUE (any code with the low bit of RO set will do), the stack is cleaned off, RO and R1 are restored from the mechanism array, and the exception is dismissed by issuing an REI, using the saved PC and PSL that form the last two elements of the signal array.

Note that LIB\$SIGNAL passes control back to its caller with an REI because it discarded the call frame that was set up when it was called. That is, LIB\$SIGNAL modifies its stack to look just like the stack used by EXCEPTION (Figure 2-3).

2.3.2.3 Last Chance Condition Handler - In the event that all handlers resignal, the search terminates when a saved frame pointer of zero is located. The exception dispatcher then calls the handler whose address is stored in the last chance exception vector with a depth argument of -3. (This handler is also called in the event that any errors occur while searching the stack for the existence of condition handlers.) The usual handler found in the last chance vector is the so-called catch all condition handler established as part of image initiation. The action of this system-supplied handler is described at the end of this chapter.




Figure 2-5 Order of Search for Condition Handler

If the last chance handler returns to the dispatcher (its status is ignored) or if the last chance vector is empty, the exception dispatcher indicates that no handler was found. This notification is performed by a procedure called EXE\$EXCMSG (Chapter 27) in the executive. Its two input parameters are an ASCIZ string containing message text, and the argument list that was passed to any condition handlers. Following the call to EXE\$EXCMSG (Chapter 27), the image is terminated with a status indicating either that no handler was found or that a bad stack was detected while searching for a condition handler.

2.3.3 Multiply Active Signals

If an exception occurs in a condition handler or in some procedure called by a condition handler, a situation called multiply active signals is reached. In order to avoid an infinite loop of exceptions, the procedure that searches for condition handlers modifies its search algorithm so that those frames searched while servicing the first condition are skipped while servicing the second condition.

In order for this skipping to work correctly, the hardware exception dispatcher (module EXCEPTION) and the software exception dispatcher must each know when the other is currently servicing an exception. This is accomplished by requiring both dispatchers to call condition handlers through a common call site located in the system service vector area.

2.3.3.1 Common Call Site for Condition Handlers - Before the dispatch to the handler occurs, the stack is set up to contain the signal and mechanism arrays and the handler argument list (Figure 2-4). The handler address is loaded into R1 by the handler search procedure and control is passed to the common dispatch site with the instruction

JSB @#SYS\$CALL HANDL

The code located at SYS\$CALL_HANDL simply calls the procedure whose address is stored in Rl and returns to its caller with an RSB.

SYS\$CALL HANDL::

CALLG 4(SP),(R1)

The call instruction leaves the return address SYS\$CALL_HANDL + 4, the address of the RSB instruction, in its call frame. Thus, the unique identifying characteristic of a condition handler is the address SYS\$CALL_HANDL + 4 in the saved PC of its call frame. This signature is not only used by the search procedure but also by the Unwind system service, as described below.

- 2.3.3.2 Example of Multiply Active Signals The modified search procedure can best be illustrated through an example. Figure 2-5 shows the stack after procedure C, called from B called from A, has generated signal S. We are assuming that the primary and secondary condition handlers (if they exist) resignalled. Condition handler CH also resignalled.
 - (1) Procedure A calls procedure B who calls procedure C.
 - (2) Procedure C generates signal S.
 - (3) The search procedure modifies the depth argument and establisher frame argument.
 - If we assume that handler CH resignals, then the depth argument is 1 when BH is called.
 - (4) The call frame for handler BH is located (at lower virtual addresses) on top of the signal and mechanism arrays for signal S (Figure 2-6). (The only intervening items are the saved registers and stack alignment bytes indicated by the register save mask in the upper byte of the second longword of the call frame for handler BH.) The saved frame pointer in the call frame for BH points to the frame for procedure C.
 - (5) Handler BH now calls procedure X who calls procedure Y (Figure 2-6).
 - (6) Procedure Y generates signal T. The desired sequence of frames to be examined is: frame Y, frame X, frame BH, and then frame A. Frames B and C should be skipped because they were examined while servicing condition S.
 - (7) The search procedure proceeds in its normal fashion. The primary and secondary vectors are examined first (no skipping here). Then frames Y, X, and BH are examined, resulting in handlers YH, XH, and BHH being called in turn. Let us assume that all these handlers resignal. After handler BHH returns to the dispatcher with a code of SS\$_RESIGNAL, the search procedure notes that this is the frame of a condition handler, because its saved PC is SYS\$CALL_HANDL + 4 (Figure 2-6).
 - (8) The skipping is accomplished by locating the frame that established this handler. The address of that frame is located in the mechanism array for signal S.
 - To locate the mechanism array for signal S, the value of SP before the call to BH must be calculated, using the register save mask and stack alignment bits in the call frame.
 - (9) One extra longword, the return PC from the JSB to SYS\$CALL_HANDL, must be skipped to locate the argument list (and thus the mechanism array) for signal S.




Figure 2-6 Modified Search with Multiply Active Signals

- (10) Because the frame pointed to by the mechanism array element has already been searched, the next frame examined by the search procedure is the frame pointed to by the saved frame pointer in the call frame of procedure B, which in this case is the frame for procedure A. The depths that are passed to handlers as a result of the modified search are 0 for YH, 1 for XH, 2 for BHH, and 3 for AH.
- (11) The frame for the search procedure or for any of the handlers YH, XH, BHH, and AH when they are called will be located on top of the signal and mechanism arrays for signal T (at lower virtual addresses). (One example is shown in Figure 2-8, which illustrates the operation of the \$UNWIND system service.)

2.4 CONDITION HANDLER ACTION

Condition handlers have several options available to them.

- They can fix the exception and allow execution to continue at the interrupted point in the program.
- They can pass the exception along to another handler by resignalling.
- They can also allow execution to resume at any arbitrary place in the calling hierarchy by unwinding a number of frames from the call stack.

2.4.1 Continue or Resignal

A handler first determines the nature of the exception by examining the signal name in the signal array (Figure 2-4). If the handler determines that it is not capable of resolving the current exception for whatever reason, it informs the exception dispatcher that the search for a handler must go on. This is called resignalling and is performed by passing a return status code of SS\$_RESIGNAL back to the dispatcher. (Recall that condition handlers are function procedures that return a status to their caller in RO.)

On the other hand, if the condition handler is able to resolve the exception (in some unspecified way), it indicates to the dispatcher that the program that was interrupted when the exception occurred can continue. This is done by passing the return status code of SS\$_CONTINUE back to the caller.

When the dispatcher detects this return status code, it removes the argument list and mechanism array from the stack (Figure 2-4), restoring RO and Rl in the process. It then removes all of the signal array except the exception PC and PSL from the stack. Finally, these are removed with the REI instruction that dismisses the exception and passes control back to the program that was interrupted when the exception occurred.

If the exception that occurred was a hardware fault (such as an access violation), the instruction that caused the exception will be repeated because the PC of that instruction was pushed onto the stack when the exception occurred. If the exception was a hardware trap (such as integer overflow), the next instruction in the instruction stream will

be the first to execute. In the event that a condition handler continues from an exception that was initiated through a call to LIB\$SIGNAL, the first instruction to execute will be the instruction following the CALLx instruction.

2.4.2 Unwinding the Call Stack

Another powerful tool available to condition handlers allows them to alter the flow of control when an exception occurs. This tool is called unwinding and allows the condition handler to pass control back to a previous level in the calling hierarchy by throwing away a specified (or default) number of call frames.

The Unwind Call Stack system service is called with two optional arguments, the first of which indicates the number of frames to remove from the call stack and the second of which gives an alternate return PC to which control will be returned.

The Unwind system service does not actually remove frames from the stack. Rather, it changes the return PC in the specified number of frames to point to a special routine in the executive that will be entered as each procedure exits with a RET instruction. The effect of calling Unwind is pictured in Figure 2-7. If the alternate PC argument has also been passed to Unwind, the return PC in the next call frame is altered to the specified argument (Figure 2-7).

As each procedure issues a RET instruction, control is passed to the executive routine that examines the current frame for the existence of a condition handler. If such a handler exists, it is called with the exception name SS\$ UNWIND. When the condition handler returns to the unwind routine, a RET is issued by the unwind routine on behalf of the procedure to discard the current call frame. This sequence goes on until the specified number of call frames have been discarded. This technique of calling handlers as a part of the unwind sequence allows handlers that previously resignalled an exception to regain control and perform procedure-specific cleanup.

2.4.3 Example of Unwinding the Call Stack

An example of an unwind sequence is illustrated here with the help of Figure 2-7. The situation begins with a sequence exactly like the one pictured in Figure 2-5. Procedure A calls procedure B who calls procedure C. Procedure C generates signal S. The primary and secondary handlers (if they exist) simply resignal. Handlers CH and BH, located next by the search procedure, also resignal.




Figure 2-7 Call Frame Modification by SYS\$UNWIND

Finally, handler AH is called. AH decides to unwind the call stack back to its establisher frame. (This is not the default case.) To accomplish this, AH must call SYS\$UNWIND with a depth argument equal to the value contained in the mechanism array. In this example, the depth argument is 2. After the call to SYS\$UNWIND, which executes in the access mode of its caller, but before the frame modification occurs, the stack has the form pictured on the left hand side of Figure 2-7. The operation of frame modification by the \$UNWIND system service now proceeds as follows.

- (1) Unwind looks back down the call stack until it locates a condition handler. Recall that a condition handler is identified by a saved PC of SYS\$CALL_HANDL + 4. If handler AH had called another procedure in this example, nothing would have happened to that procedure's call frame. The first call frame modified by Unwind is the frame of the first handler that it encounters, which in this example is the frame for AH.
- (2) Unwind does not modify its own frame. When it issues a RET, control is passed back to handler AH.
- (3) The first frame that Unwind modifies is the frame of the first condition handler that it encounters by tracing back the call stack. It replaces the return address found there with the address of a routine (STARTUNWIND) internal to itself.

When handler AH issues its RET, control will not go back to the exception dispatcher. Instead, the instructions beginning at STARTUNWIND execute. Note that not returning to the exception dispatcher means that control will never get back to procedure C, because its return PC is stored in the mechanism array and would be restored by the REI instruction issued by the exception dispatcher.

(4) Unwind continues to modify the saved PC longwords in successive frames on the call stack until the number of frames specified (or implied) in the SYS\$UNWIND argument list have been modified. All frames except the first have their saved PC replaced with address LOOPUNWIND, another label in the internal unwind routine (Figure 2-7). It is this routine that checks whether the current frame has a handler established and, if so, calls that handler with the signal name SS\$_UNWIND to allow the handler to perform procedure-specific cleanup.

If a handler called in this way calls SYS\$UNWIND (with the signal array containing SS\$_UNWIND as the signal name), an error status of SS\$_UNWINDING is returned, indicating that an unwind is already in progress.

(5) If the alternate PC argument was also supplied to SYS\$UNWIND, the call frame into which this argument would be inserted is the next frame beyond the last frame specified (or implied) in the first SYS\$UNWIND argument. In this case, if an alternate PC argument were present, it would be placed into the call frame for procedure A.

Now that all the frames have been modified, the actual unwinding occurs. The sequence of steps is approximately the following.

- 1. Unwind returns control to handler AH.
- 2. Handler AH does whatever else it needs to do to service the condition. When it has completed its work, it returns to the code beginning at label STARTUNWIND in module SYSUNWIND. (Because none of the unwind routines check return status, it does not matter what status is passed back by AH as it returns.)
- 3. The routine beginning at STARTUNWIND first restores R0 and R1 from the mechanism array. It then performs the following three steps.
 - a. If a handler is established for this frame, the handler is called with the signal name SS\$ UNWIND.
 - b. If either RO or Rl is specified in the register save mask, the unwind routine replaces the value of that register in the register save area of the call frame with the current contents of the register.
 - c. Control is returned to whatever address is specified in the saved PC longword of the current call frame by issuing a RET.
- 4. The RET issued in step 3c discards the call frame for procedure C, passing control to LOOPUNWIND where the three steps 3a through 3c are again executed.
- 5. The RET that discards the call frame for procedure B passes control back to the point in procedure A following the call to procedure B (if we assume no alternate PC argument) where execution will resume.

In effect, STARTUNWIND and LOOPUNWIND simulate returns from each nested procedure that is being unwound. These procedures never receive control again. However, the outermost procedure receives control as if all of the nested procedures had returned normally.

2.4.4 Potential Infinite Loop

There is one possible pitfall that can happen with this implementation. In the previous section, we pointed out that the exception dispatcher takes care (when multiple signals are active) not to search frames for the second condition that were examined on the first pass. If a condition handler generates an exception, it is not called in response to its own signal (unless it establishes itself to handle its own signals!).

However, Unwind cannot perform such a check. It must call each condition handler that it encounters as it removes frames from the stack. Thus, a poorly written condition handler (one that generates an exception) could result in an infinite loop of exceptions if a handler higher up in the calling hierarchy unwinds the frame in which this poorly written handler is declared. This has no effect on the system but effectively destroys the process in which this handler exists.

2.4.5 Unwinding Multiply Active Signals

There is a slight change to the Unwind system service when multiple signals are active. While modifying saved PCs in call frames, Unwind counts the number of frames that have been modified until the requested number has been reached. The only change that occurs with multiply active signals is that the loop stops counting while the skipped frames are being modified.

The example of multiply active signals pictured in Figures 2-5 and 2-6 can be used to illustrate this. Recall that procedure A called procedure B who called procedure C who signalled S. Handler CH resignalled. Handler BH called procedure X who called procedure Y who signalled T. Handlers YH, XH, and BHH all resignalled. Finally, handler AH was called for signal T with a depth of 3.

If AH calls SYS\$UNWIND, the top of the stack is as pictured in Figure 2-8, with the continuations of this figure in Figure 2-6. Let us further assume that the depth argument passed to SYS\$UNWIND is 3, taken from the mechanism array (meaning unwind to the establisher of AH) and the alternate PC argument is not present.

The end result of the operation of Unwind in this case is as follows.

- Unwind looks back down the call stack until it locates a condition handler, which in this case is AH. The saved PC is modified to STARTUNWIND.
- 2. The saved PC longwords in frames Y and X are altered to contain address LOOPUNWIND. Note that we have now altered three frames.
- 3. Because the next frame on the stack, BH, indicates a condition handler (saved PC of SYS\$CALL_HANDL + 4), its associated mechanism array is located (by climbing over saved registers, stack alignment bytes, and a saved PC from the JSB instruction). The saved PCs in all frames up to the frame pointed to by the mechanism array are modified (but not counted toward the number specified in the argument passed to SYS\$UNWIND) to contain address LOOPUNWIND. This causes frames BH and C to get their saved PCs altered in the example.
- 4. The saved PC in the frame for procedure B is not altered so that when the unwind takes place, control will return to the call site of procedure B in procedure A.

2.5 DEFAULT (VMS-SUPPLIED) CONDITION HANDLERS

Although the use of condition handlers is totally general and completely in the hands of the user, some actions will always occur as the result of default condition handlers that are established by VMS as a part of process creation or image activation.

The discussions of process creation in Chapter 17 and image initiation in Chapter 18 point out exactly when and how each of the handlers described in this section is established. The action of each of these handlers, once they are invoked, is briefly described here.




Figure 2-8 Modified Unwind with Multiply Active Signals

2.5.1 Traceback Handler Established by Image Startup

When an image includes either the debugger or the traceback handler, another frame is put on the user stack before the image itself is called (Chapter 18). The code that executes before calling the image places the address of a condition handler into this frame so that subsequent conditions that are not handled by an intervening condition handler will be picked up by this traceback handler.

This handler first checks whether the exception that occurred was SS\$_DEBUG. If so, it maps the debugger into PO space (if not already mapped) and passes control to it. This condition is signalled by a CLI in response to a DEBUG command. This feature allows an image that was not linked or run with debugger support to be interrupted and have that support added.

For all other exceptions, if the severity level is warning, error, or severe error, the handler maps the traceback facility into the top of PO space and passes control to it. The traceback facility passes information about the exception to SYS\$OUTPUT and terminates the image.

If the severity level is other than the three listed in the previous paragraph, the traceback condition handler resignals the condition, which usually means that the condition is being passed on to the catch all condition handler.

2.5.2 Catch All Condition Handler

The address of this handler is placed in an initial call frame on the user stack and in the last chance exception vector for user mode by either PROCSTRT when the process is created or by a command language interpreter before an image is called. This handler is always called if no other handlers exist or if all other handlers resignal. Because the address of the handler is duplicated in the last chance vector, it will also be called in the event of some error while looking through the user stack.

The first step that this handler takes is to call SYS\$PUTMSG (Chapter 27). If the handler was called through the last chance exception vector (depth argument in mechanism array is -3), or if the severity level of the exception name in the signal array indicates severe (exception-name<2:0> GEQU 4), then SYS\$EXCMSG (Chapter 27) is called to print a summary message and the image is terminated. Otherwise, the image is continued.

2.5.3 Handlers Used by Other Access Modes

In addition to the handlers that VMS supplies to handle exceptions that occur in user mode, it also sets up handlers that will determine system behavior if an exception occurs in one of the other three access modes.

2.5.3.1 Exceptions in Kernel or Executive Mode - In response to an exception in kernel mode, the exception dispatcher makes special checks to determine whether the processor was operating on the interrupt stack when the exception occurred or whether IPL was above IPL\$_ASTDEL (IPL 2). Either of these items could indicate that the exception is not associated with a process. In any case, if either of these conditions holds, an Invalid Exception fatal bugcheck (BUG\$_INVEXCEPTN) is generated. Routines which fall into the category that forbids exceptions include interrupt service routines, device drivers (except for their FDT routines), and process-based code that happens to be executing above IPL\$_ASTDEL (such as portions of certain system services).

If a kernel mode exception is associated with process-based code for which exceptions are allowed (IPL is less than or equal to 2 and the exception occurred on the kernel stack), then exception dispatching proceeds in its usual manner. The primary exception vectors for both kernel and executive modes are initialized in module SHELL (Chapter 17) to contain the addresses of routines that generate a bugcheck code of Unexpected System Service Exception. The difference between the bugchecks for the two access modes is that the bugcheck generated by the kernel mode primary exception handler is fatal while the corresponding bugcheck generated by the executive mode primary exception vector is not. Fatal bugchecks cause the system to crash. Nonfatal bugchecks result in error log entries. The bugcheck operation is described in Chapter 7.

This means that if an exception ever occurs while the system is in either kernel or executive mode, the system will bugcheck because the primary exception vector's handler is found first. Routines that execute in executive mode include RMS, parts of the executive, and any user-written procedure that is entered through either a user-written system service dispatcher or through the Change Mode to Executive system service. Routines that execute in kernel mode (that can cause this bugcheck and not the Invalid Exception bugcheck because they execute at IPL 0 or IPL 2) include portions of all system services, many exception service routines, device driver FDT routines, including those that are written by users, and procedures that are called by the either a user-written system service dispatcher or by the Change Mode to Kernel system service.

2.5.3.2 Condition Handler Used by DCL or MCR - The DCL and MCR command language interpreters establish nearly identical condition handlers at the beginning of their command loops to field exceptions that occur in supervisor mode.

The first step that the condition handler takes is to alter the entry point contained in the supervisor mode termination handler control block from its normal contents to a procedure that simply returns successfully. This step causes supervisor mode exceptions (exceptions encountered while the CLI is executing), to result in process deletion. (As we will see in Chapter 20, the means by which a CLI prevents process deletion following image exit is through the supervisor mode termination handler that has just been eliminated.)

The only other step taken by the supervisor mode condition handler is to call the catch all handler directly, with a depth argument of -3. As we saw in the description of the catch all handler, when it is called through the last chance vector (determined by a depth argument of -3), it forces image exit. Thus, an exception incurred while executing in supervisor mode results in process deletion, after some messages have been sent to SYS\$OUTPUT (and possibly SYS\$ERROR).

CHAPTER 3

SYSTEM SERVICE DISPATCHING

Many of the operations that VMS performs on behalf of the user are implemented as procedures called system services. These procedures are linked as part of the executive, reside in system space, have global entry point names of the form EXE\$service, and typically execute in kernel or executive access mode so that they can read or write data structures protected from access by less privileged access modes. Some services are invoked directly by application programs. Others are called on behalf of the user by components such as RMS. This chapter describes how control is passed from a user program to the procedures in the executive that execute service-specific code.

3.1 SYSTEM SERVICE VECTORS

The lowest three pages of system virtual address space (addresses 80000000 to 800005FF) are reserved for entry points to the system services and to RMS service routines. The global entry point name of each system service vector is SYS\$service, as distinguished from EXE\$service, the global name of the procedure in the executive image that performs the actual work of the system service.

As new services are added to future releases of VAX/VMS, the vector area will grow to make room for new entry points. In addition, the absolute locations of the SYS\$service entry points of existing services will remain fixed forever, so that existing user programs will not have to be relinked at each new release of VMS.

Each service entry point contains eight bytes of code and data called a system service vector. Each vector consists of a global entry point named SYS\$service, a register save mask, a single instruction that transfers control eventually to a service-specific procedure in the executive, and an instruction (usually a RET) that passes control back to the caller. Most of the system services execute in kernel mode and the vectors for these services contain a CHMK instruction. A few services and all of the RMS service vectors contain a CHME instruction. Some services such as the text formatting services execute in the access mode of the caller and dispatch directly to the service-specific code in VMS with a JMP instruction. Figure 3-1 illustrates the three sets of instructions found in the system service vector area. Table 3-1 lists the VMS system services that use each of the three illustrated methods of initial dispatch.

```
Vector contents for services that change mode to kernel
SYS$service::
                                ;Entry point for services that
                                ; execute in kernel mode
        .WORD
                entry-mask
                                ;This mask is identical to the
                                   mask found at location
                                   EXE$service
        CHMK
                #service-specific-code
        RET
                                ;Return to caller
        .BLKB
                1
                                ;Spare byte to make vector
                                ; eight bytes long
Vector contents for services that change mode to executive
SYS$service::
                                ;Entry point for services that
                                ; execute in executive mode
        .WORD
                entry-mask
                                ;This mask is identical to the
                                   mask found at location
                                   EXE$service
        CHME
                #service-specific-code
        RET
                                ;Return to caller
        .BLKB
                                ;Spare byte to make vector
                                ; eight bytes long
; Most vectors for RMS service calls replace these last two
; bytes with a branch to an RMS synchronization routine.
Vector contents for services that do not change mode
SYS$service::
                                ;Entry point for services that
                                   execute in the access mode
                                ; of the caller
        .WORD
                entry-mask
                                ;This mask is identical to the
                                ; mask found at location
                                   EXE$service
        JMP
                @#EXE$service + 2
                                        ;Transfer control to
                                  first instruction after the
                                ;
                                  entry mask at EXE$service
                                ;
```

Figure 3-1 Contents of the System Service Vectors

Table 3-1

System Services and RMS Services That Use
Each Form of System Service Vector

				· · · · · · · · · · · · · · · · · · ·			
These syste	em service	s initia	lly execute	in kernel	mode.		
	777705	DELMON	C D M D M T	C E M A C M	CEMCEM		
	CRELOG	DELMBX	GETPTI	SETAST	SETSFM		
	CREMBX	DELPRC	HIBER	SETEF	SETSWM		
	CREPRC	DELTVA	LCKPAG	SETEXV SETIME	SNDERR SUSPND		
	CRETVA	DERLMB	LKWSET MGBLSC	SETIME	TRNLOG		
	CRMPSC	DGBLSC	PURGWS	SETPFM	ULKPAG		
	DACEFC	DLC EFC EXIT	QIO	SETPRA	ULWSET		
	DALLOC DASSGN	EXPREG	OIOM	SETPRI	UPDSEC		
	DCLAST	FORCEX	READEF	SETPRN	WAITFR		
_	OC LCMH	GETCHN	RESUME	SETPRT	WAKE		
		GETDEV		SETPRV	WFLAND		
	DELLOG	GETJPI	SCHDWK	SETRWM	WFLOR		
	DELLUG	GEIJPI	эсприк	SEIRWH	WILOK		
CNTREG							
These system	m services	initial	ly execute	in executi	ve mode.		
CMEXEC	GETTIM	NUMTIM	SNDSMB	SNDACC	SNDOPR		
	IMGACT						
02100	2						
These system s	ervices ex	ecute in	the access	mode of t	he caller.		
					-		
ASCTIM	EXCMSG	FAOL	IMGSTA	PUTMSG	UNWIND		
BINTIM	FAO						
These RMS	These RMS services branch to a synchronization routine						
	before 1	returning	to the cal	ler.			
CLOSE	EXTE	ND	PARSE	SPAC			
CONNECT	CONNECT FIND				NCATE		
CREATE	FLUSI	Ŧ	READ	UPDA			
DELETE	ELETE FREE		RELEASE	TIAW			
DISCONNECT			REMOVE	WRIT	ľE		
DISPLAY	MODIFY		RENAME				
ENTER	NXTV	DL	REWIND				
ERASE	OPEN		SEARCH				
					. •		
The vectors							
rather tha	n a brancl	n to an F	MS synchron	ization ro	outine.		
RMSRUNDWN	SETDI	DIR	SETDFPROT	SSVI	EXC		

3.2 CHANGE MODE INSTRUCTIONS

When a change mode instruction is executed, an exception is generated that pushes the PSL, the PC of the next instruction, and the code that is the single operand of the change mode instruction onto the stack indicated in the instruction. (As already pointed out in the previous chapter, the actual access mode is the minimum of the access mode indicated by the instruction and the current access mode contained in the PSL.) For example, the execution of a CHME #5 instruction will push a PSL, the PC of the instruction following the CHME instruction, and a 5 onto the executive stack. Control is then passed to the exception service routine whose address is located in the appropriate entry in the system control block (SCB).

3.2.1 CHMK, CHME

At initialization time, VMS fills in the SCB entries for CHMK and CHME with the addresses of change mode dispatchers that pass control to the procedures that perform service-specific code. The action of these two dispatchers is discussed in the next section.

3.2.2 CHMS, CHMU

The SCB entries for CHMS and CHMU are filled in with the addresses of exception service routines that usually pass control to the general exception dispatcher described in the previous chapter. In this case, a CHMS or CHMU exception would be reported to a process through the normal signal and mechanism arrays. The particular exception names are SS\$ CMODSUPR and SS\$ CMODUSER respectively.

However, a user can short circuit the normal exception dispatching in the case of either of these exceptions by using the \$DCLCMH system service to establish a per-process change-mode-to-supervisor or change-mode-to-user exception handler. This service fills location CTL\$GL_CMSUPR or CTL\$GL_CMUSER in the Pl pointer page with the address of the user-written change mode dispatcher. The exception service routines for the CHMS and CHMU exceptions check these locations for nonzero contents and dispatch accordingly.

The DCL and MCR command language interpreters use this service to create a special change-mode-to-supervisor handler. This handler is used when it is necessary to get to supervisor mode from user mode when an image is interrupted with a CTRL/Y. The use of the change-mode-to-supervisor handler is discussed in Chapter 20. The job controller uses a change-mode-to-user dispatcher for its processing of error messages.

3.3 CHANGE MODE DISPATCHING IN VMS

The change mode dispatcher that receives control from the CHMK or CHME instruction in the system service vector must dispatch to the procedure indicated by the code that is found on the top of the stack. In addition, because the service routines are written as procedures, the dispatcher must construct a call frame on the stack. This could be accomplished by using a CALLx instruction and a dispatch table of service entry points.

However, the call frame that must be built is identical for each service. In addition, the registers that the service-specific procedure will modify have already been saved because the register save mask in the vector area (at global location SYS\$service) is the same as the register save mask at location EXE\$service. So the dispatcher avoids the overhead of the general purpose CALLx instruction and builds its call frame by hand.

Further speed improvement is achieved in this commonly executed code path by overlapping memory write operations (building the call frame) with register-to-register operations and instruction stream references. The actual dispatch to the service-specific procedure is then accomplished with a CASEW instruction that uses the CHMx code as its index into the case table. Figure 3-2 pictures the control flow from the user program all the way to the service-specific procedure. This flow is illustrated for both kernel and executive access modes. Figure 3-3 shows the corresponding flow for those services that do not change mode.

3.3.1 Operation of the Change Mode Dispatcher

The operation of the change mode dispatchers is almost identical for kernel and executive modes. This section discusses the common points of the dispatchers for kernel and executive modes. The next sections point out the only differences between the dispatchers for the two access modes. Figure 3-4 contains the code for these two dispatchers, copied from the module CMODSSDSP. The instructions are not listed in exactly the same order that they appear in the source module. Rather, the instructions are shown in the order that they are found when all the PSECTs have been sorted out at link time. Figure 3-5 contains the error routines that are branched to from the checks made in Figure 3-4.

The first instruction of the dispatcher pops the exception code, unique for each service, from the stack into RO. The call frame is built on the stack by the following four instructions.

Kernel Mode Dispatcher		Executive Mode Dispatcher		
PUSHAB	B^KSRVEXIT	PUSHAB	B^SRVEXIT	
PUSHL	FP	PUSHL	FP	
PUSHL	AP	PUSHL	AP	
CLRQ	-(SP)	CLRQ	-(SP)	

While the call frame is being built, two checks are performed on the argument list. The number of arguments actually passed (found in the first byte of the argument list) is compared to a service-specific entry in a prebuilt table to determine whether the required number of arguments for this service have been passed. Read accessibility of the argument list is checked (with the PROBER instruction generated by the IFNORD macro). If either of these checks fails, control is passed back to the caller with an error indication in RO.

Finally, a CASEW instruction is executed, using the unique code in RO as an index into the case table. The case table has been set up at assembly time to contain the addresses of the first instruction of each service-specific routine. Because each service is written as a procedure with a global entry point named EXE\$service pointing to a register save mask, the case table contains addresses of the form EXE\$service + 2. This is illustrated in Figure 3-4. If control is passed to the end of the case table, then a CHMx instruction was executed with an improper code and error processing described in the next section is performed.





Figure 3-2 Control Flow of System Services That Change Mode



These routines are the change mode dispatchers used by VMS to transfer control to system services or RMS services. The two dispatchers are nearly identical. Those entries containing ***** indicate places where the two change mode dispatchers differ. Comments have been removed and instructions appear in the order that they appear in the executive image, not necessarily in the order that they appear in module CMODSSDSP.

Change Mode	to Kernel Dispatcher	Chang	je Mode t	o Executive Dispatcher
PUSHAE MOVZBI PUSHL MOVZBI PUSHL	R0 ASTEXIT B^KSRVEXIT R0,R1 FP W^B_KRNLARG[R1],R1 AP @#4[R1],FP -(SP)	EXE\$	CCMODEXECT POPR ****** PUSHAB MOVZBL PUSHL MOVZBL PUSHL CLRQ IFNORD MOVL CMPB BLSSU	#^M <ro> B^SRVEXIT RO,R1 FP W^B_EXECNARG[R1],R1 AP @#4[R1],FP -(SP) FP,(AP),EXACCVIO prober #0,fp,(ap) beq1 exaccvio SP,FP (AP),R1</ro>
MOVL CASEW	SCH\$GL_CURPCB,R4 R0,#1,#KCASMAX to EXE\$service + 2	EAGL	****** CASEW	R0,#0,S^ECASMAX to EXE\$service + 2
*****	•		JSB	@CTL\$GL_RMSBASE
ILLCHMK: BSBW MOVL BEQL JSB 10\$: MOVL BEQL JSB 20\$: NOP NOP	CHECKARGLIST @#CTL\$GL_USRCHMK,R1 10\$ (R1) L^EXE\$GL_USRCHMK,R1 20\$ (R1)	10\$:	BEQL JSB	CHECKARGLIST @#CTL\$GL_USRCHME,R1 10\$ (R1) L^EXE\$GL_USRCHME,R1 20\$ (R1) ILLSER
ILLSER: MOVZWI RET	. #SS\$_ILLSER,RO			

Figure 3-4 Contents of the VMS Change Mode Dispatchers

These routines are invoked if the argument list is inaccessible or if an insufficient number of arguments was passed to the service. EXACCVIO: From EXE\$CMODEXEC ACCVIO BRW EXINSARG: RO, #RCASCTR Only report INSARG for RMS and CMPW ; and built in functions ;Otherwise, get back in line EXEDSP **BGEOU** :Report error to caller TNSARG RRW ;Check argument list for CHECKARGLIST: ; read accessibility ;First check count IFNORD #4, (AP), ACCVIO_RET ;Then get count MOVZBL (AP),R1 ASHL #4,R1,R1 ;Convert to byte count ; Now check rest of list IFNORD R1,4(AP),ACCVIO RET RSB ACCVIO: ;Set FP so that RET works MOVL SP.FP ACCVIO RET: MOVZWL #SS\$_ACCVIO,R0 RET KINSARG: RO, #KCASCTR ;Is this a recognized code? CMPW ; No. Get back in line BGEOU KERDSP INSARG: MOVZWL #SS\$ INSFARG,RO RET This routine is the common exit path for all system service and RMS service calls. The usual exit path is the REI instruction. The alternate exit path is to report a SS\$SSFAIL exception. SRVEXIT: BLBC RO, SSFAIL SRVREI: REI SSFAIL: ;Check for mere warning BITL #7,R0 ; If so, do not generate SRVREI BEOL ; exception SSFAILMAIN ;Go to SSFAIL logic BRW KSRVEXIT:

```
;Kernel mode exit path
                                   ;Branch if abnormal completion
        BLBC
                 R0,10$
        RET
10$:
        SETIPL
                 #0
                                   ;Do not use elevated IPL on
                                   ; error path.
                 SSFAIL
                                   ; check for SSFAIL exception
        BRB
SSFAILMAIN:
                 SCH$GL CURPCB,R1
        MOVL
        TSTW
                 PCB$W MTXCNT
                                  ;Check for ownership of a mutex
                                   ; If so, BUGCHECK
        BNEQ
                 20$
        EXTZV
                 #PSL$V CURMOD, #PSL$S CURMOD, 4(SP), -(SP)
                 #PCB$V_SSFEXC, (SP)
                                          ; Are system service
        ADDL
                                      failure exceptions enabled
                                      for caller's access mode
                  (SP+), PCB$L_STS(R1),10$; If not, dismiss the
        BBC
                                     exception
                                   ; If so, pass control to the ; general exception dispatcher
                 EXE$SSFAIL
        BRW
                                   ;Return from service with
10$:
        RET
                                   ; error status
        BUG CHECK
                          MTXCNTNONZ, FATAL
205:
```

Figure 3-5 Error Routines and Common Exit Path for System Services and RMS Calls

3.3.2 Change-Mode-to-Kernel Dispatcher

There are two steps performed by the change-mode-to-kernel dispatcher that are not performed by the change-mode-to-executive dispatcher. Before control is passed to those services that execute in kernel mode, the address of the PCB for the current process (found at global location SCH\$GL_CURPCB) is placed into R4. The second difference is that CHMK #0 is a special entry path into kernel mode that is used by the AST delivery routine following the call to the AST procedure. If the CHMK code removed from the stack is a zero, control is passed to a routine called ASTEXIT. The action of this routine is described in Chapter 5.

3.3.3 Change-Mode-to-Executive Dispatcher

The change-mode-to-executive dispatcher performs one step unique to executive mode. If the CHME code is not a recognized system service, the CASEW instruction passes control to the end of the case table. At that point, the change-mode-to-executive dispatcher transfers control to the RMS dispatcher to determine whether this was a valid RMS call before dropping into the error processing described below.


3.3.4 RMS Dispatching

The RMS dispatcher, illustrated in Figure 3-6, consists of two instructions. The CASEW instruction will dispatch to RMS service-specific procedures for legitimate RMS service codes. These procedures will exit with a RET back to SRVEXIT. If an illegal code (that is, a code not recognized as an RMS service call) was issued, the RSB instruction following the CASEW instruction will pass control back to EXE\$CMODEXEC for normal error processing.

3.3.5 Return Path for System Services

When the service-specific procedure has completed its operation, it places a status code in RO and issues a RET instruction. This instruction returns control to the code at label (K)SRVEXIT in Figure 3-5 because this address was put into the saved PC area of the call frame built by the change mode dispatcher. The routine (K)SRVEXIT first checks whether an error occurred. If no error occurred or if the error was merely a warning (RO<2:0>=0), the CHMx exception is dismissed with an REI instruction that passes control to the instruction following the CHMx in the vector area. This instruction is a RET which finally returns control to the user program following the call to SYS\$service (Figure 3-1).

One additional step is taken by routine KSRVEXIT, the exit routine for services that execute in kernel mode. IPL is explicitly lowered to zero. This step is unnecessary unless the process has enabled system service failure exceptions because the REI instruction that dismisses the CHMK exception will lower IPL. However, if a system service failure exception is to be generated, the exception code must be entered with IPL set to zero. (A similar check is not needed for executive mode services because only kernel mode code can execute at elevated IPL.)



If an error or severe error occurred, a check is made to see whether the process owns any mutex. If so, a fatal bugcheck is generated. (Chapter 7 describes bugcheck processing. Mutexes are described in Chapter 24.) If the mutex check succeeds, a check is made to determine whether this process has enabled system service exceptions for the calling access mode. If it has, control is passed to the exception dispatcher at global label EXE\$SSFAIL. The exception that will be reported to the caller in the signal array is SS\$_SSFAIL. Otherwise, control is passed back to the caller with RO containing the error status code.

3.3.6 Return Path for RMS Services

The return path for RMS services is slightly more complicated than the return path for system services. The last two bytes of the vector contain a branch (BRB) to an RMS synchronization routine (contained in module CMODSSDSP). This routine first checks whether the caller of the RMS service wishes to wait. This is the usual case but RMS does allow asynchronous I/O operations. (The return status code is set to RMS\$ STALL by RMS in the usual state, where the process must wait until the RMS operation has completed.)

3.3.6.1 Wait State Associated with RMS Requests - If a stall is indicated, the caller is put into an event flag wait state, waiting for the event flag associated with the I/O request that RMS has just issued. The crucial point in this implementation is that the caller is waiting at the access mode associated with the original call to RMS and not in executive access mode, thus allowing AST delivery for all access modes at least as privileged as the caller of RMS. (In the usual case where RMS is called from user mode, this allows both user and supervisor ASTs as well as executive and kernel ASTs to be delivered while waiting for the RMS operation to complete.)

When the original I/O completes, RMS gains control first in an executive mode AST that it associated with its \$QIO request. If it determines that the original request is complete, it sets final status in the data structure (FAB or RAB) associated with the operation and returns from its AST. The caller now drops through the event flag wait in the synchronization routine (because the I/O completion routine set the event flag). The synchronization routine determines that the RMS operation is complete (because the FAB or RAB status field contains nonzero), and executes a RET, passing control back to the point where the initial call to RMS was issued.

If the RMS executive mode AST determines that more I/O is required to complete the original request (such as occurs when reading a large record from a sequential file with small internal buffers or when operating on an ISAM file), RMS issues the next \$QIO and returns from its AST. Because the previous I/O completion set the associated event flag, the process is now computable. However, the RMS operation is not yet complete. For this reason, the RMS synchronization routine (executing in the caller's access mode) checks the status field in the RAB or FAB for zero, indicating that RMS has more to do. In this case, the caller is again placed into the LEF state by the RMS synchronization routine. In other words, at a primitive level, the process is placed into a LEF state by RMS one or more times. However, the actual indication that the RMS operation has completed is nonzero contents in the status field of the FAB or RAB.

3.3.6.2 RMS Error Detection - When the RMS synchronization routine finally decides that RMS has completed its work, it checks the final status. If this status indicates either success or warning, a RET is executed. If either an error or a severe error occurred, a special RMS call (\$SSVEXC) is issued. This service simply reports the error status through the normal VMS service exit path (\$RVEXIT) that determines whether the process has enabled system service failure exceptions. Because RMS errors are reported through the system service dispatcher, they are treated in exactly the same manner as system service errors.

3.4 USER-WRITTEN SYSTEM SERVICE DISPATCHING

The VAX architecture reserves CHMx instructions with negative codes for customer use. VMS system service dispatching acknowledges this in its dispatch scheme and contains hooks that allow a privileged user to write his own system services. The method for doing this is described in the $\underline{\text{VAX/VMS Real-Time User's Guide}}$. This section merely describes how control is passed to user-written system services.

Figure 3-4 illustrates the error processing code that follows the case table for the change-mode-to-kernel or change-mode-to-executive dispatcher. The only differences between these two routines are the names of the global pointers that are referenced.

3.4.1 Per-Process User-Written Dispatcher

If control is passed to the end of the case table, this indicates that a CHMK or CHME instruction was executed with an invalid code. VMS attempts to pass control to a user-written change mode dispatcher. First, a location in Pl space (CTL\$GL_USRCHMK or CTL\$GL_USRCHME) is checked to see whether a per-process dispatcher exists. Nonzero contents of this location are interpreted as the address of a user-written dispatcher and control is passed to it with the stack as shown in Figure 3-7. The assumption being made by VMS at this point is that a valid change mode code will result in the eventual transfer of control to (K)SRVEXIT with a RET instruction. If the per-process dispatcher rejects the code, it returns control to the code listed in Figure 3-4 with an RSB instruction.

3.4.2 Privileged Shareable Images

The usual contents of CTL\$GL_USRCHMK and CTL\$GL_USRCHME are addresses within the two pages in Pl space set aside by VMS for user-written system services and image-specific message processing. Kernel mode and executive mode each have one half page (256 bytes) devoted to system service dispatching. The initial content of the first byte of each dispatch area (set up by PROCSTRT) is an RSB instruction. With the dispatch scheme described in the previous section, there is effectively no per-process change mode dispatching.





Figure 3-7 State of the Stack Within a User-Written Dispatcher

However, if an image executes that was previously linked with a privileged shareable image (linked with the /PROTECT and /SHAREABLE options and installed with the /PROTECTED and /SHARED options), the image activator replaces the RSB instruction with a JSB to the user-written change mode dispatcher specified as a part of the privileged shareable image (Figure 3-8). VMS allows multiple privileged shareable images to be linked into the same executable image. (There is a limit of 42 user-written dispatchers of each type. How these dispatchers are collected into privileged shareable images determines the number of privileged shareable images that can be included in a single executable image.) An RSB instruction follows the last JSB instruction in the dispatch area. The example pictured in Figure 3-8 shows three privileged shareable images.

When the image activator (Chapter 18) encounters a privileged shareable image as a part of the executable image it is activating, it maps the section(s) containing the user-written system services in the usual manner. However, it also uses information stored in the first eight longwords of the image (a privileged library vector pictured in Figure 3-9) to modify the Pl space dispatch area. For example, if a privileged shareable image contained a change-mode-to-kernel dispatcher, the image activator would insert a JSB instruction in Pl space that transferred control to the dispatcher specified by the PLV\$L KERNEL longword in the privileged library vector.






Figure 3-9 Structure of Privileged Shareable Image

Once the image containing user-written system services is activated, execution proceeds normally until one of the services is invoked. Dispatching proceeds as follows (Figure 3-8).

- (1) A CALLx instruction transfers control to a service-specific entry mask in PO space. The CHMx (CHMK or CHME) instruction located there transfers control to the VMS change mode dispatcher.
- (2) Execution proceeds as if a VMS service was invoked except that the change mode code is not recognized by the VMS dispatcher and control passes to the end of the case table (Figure 3-4).
- (3) The JSB instruction in CMODSSDSP passes control to the P1 space dispatch area where another JSB instruction passes control to the first dispatcher.
- (4) The change mode code is rejected by the first dispatcher by simply executing an RSB back to the Pl space vector where a second JSB is executed.

- (5) The second dispatcher recognizes the change mode code as valid and dispatches (probably with a CASEx instruction) to a service-specific procedure that is also a part of the privileged shareable image.
- (6) When the service completes (successfully or unsuccessfully), it loads a final status into RO and exits with a RET which passes control to (K)SRVEXIT. At this point, user-written system service dispatching merges with VMS system service dispatching.

If each dispatcher rejected the change mode code (by executing an RSB), control would eventually reach the RSB instruction in the Pl space vector. This RSB instruction passes control back to the VMS change mode dispatcher in CMODSSDSP where a system wide dispatcher is checked for next.

3.4.3 System-Wide User-Written Dispatcher

If the Pl space location contains a zero, or if no per-process dispatchers are invoked, or if the last per-process user-written dispatcher returns to the routine in CMODSSDSP with an RSB, a location in system space (EXE\$GL_USRCHMK or EXE\$GL_USRCHME) is checked for the existence of a system-wide user-written dispatcher. If none exists (contents are zero, its usual contents in a VMS system), or if this dispatcher passes control back with an RSB, an illegal system service call (SS\$_ILLSER) is reported back to the user in R0. This scheme assumes that user-written system services that complete successfully will exit with a RET back to (K)SRVEXIT, where an REI instruction will dismiss the CHMK or CHME exception.

3.5 RELATED SYSTEM SERVICES

There are four system services in VMS that are closely related to system service dispatching and the change mode instructions. The \$DCLCMH system service was described in Section 3.2.2. This section describes the \$SETSFM service and the change mode system services.

3.5.1 Set System Service Failure Exceptions System Service

The \$SETSFM system service either enables or disables the generation of exceptions when an error is detected by the system service common exit path. The service itself simply sets (to enable) or clears (to disable) the bit in the process status longword (at offset PCB\$L_STS in the software PCB) for the access mode from which the system service was called.

SYSTEM SERVICE DISPATCHING

3.5.2 Change Mode System Services

The \$CMKRNL and \$CMEXEC system services provide a simple path for privileged processes to execute code in kernel or executive mode. These services check for the appropriate privilege (CMKRNL or CMEXEC) and then dispatch (with a CALLG instruction) to the procedure whose address is supplied as an argument to the service. (Note that if \$CMKRNL is called from executive mode, no privilege check is made.)

The procedure that executes in kernel or executive mode must load a return status code into RO. If not, the previous contents of RO will be used to determine whether an error occurred.

CHAPTER 4

SOFTWARE INTERRUPTS

The software interrupt mechanism that is provided as an integral part of the VAX architecture is relied on heavily by VAX/VMS for several purposes. The scheduler is invoked as a software interrupt service routine. Software interrupts provide device drivers a clean method for lowering IPL. Several I/O completion routines run as software interrupt service routines. This chapter first describes the general software interrupt mechanism and then lists several uses of software interrupts in VAX/VMS.

4.1 THE SOFTWARE INTERRUPT

A software interrupt is actually a hardware mechanism, similar to an interrupt generated by an external device. It causes a PC/PSL pair to be pushed onto an appropriate stack (usually the interrupt stack) and passes control to an interrupt service routine whose address is stored in the system control block. Like hardware interrupts, VMS interprets software interrupts as system—wide events that are serviced independently of the context of a specific process. The AST interrupt, discussed briefly at the end of this chapter and in great detail in Chapter 5, is the only variation from this assumption.

The big difference between software interrupts and hardware interrupts, and the reason for the name, is that software interrupts are generated by an explicit request from software. The typical software interrupt request occurs as the result of a hardware interrupt or within another software interrupt service routine. However, there are examples within VMS of software interrupts being issued from code executing in process context.

4.1.1 Hardware Mechanism of Software Interrupts


The VAX architecture provides 15 software interrupt levels, from IPL 15 down to IPL 1. There are 15 entries in the system control block (SCB) for addresses of software interrupt service routines, one for each IPL level. A software routine (usually a hardware or software interrupt service routine) requests a software interrupt at a given IPL level by writing the desired IPL value into the privileged register Software Interrupt Request Register (PR\$_SIRR). Writing to this register causes a bit in the Software Interrupt Summary Register (PR\$_SISR) to be set. The bit in the SISR is cleared when the interrupt is finally taken. The layout of these two processor registers is pictured in Figure 4-1. All software interrupt requests

in VMS use the SOFTINT macro to write the SIRR. The expansion of this macro is

.MACRO SOFTINT IPL

MTPR IPL, S^#PR\$ SIRR

.ENDM SOFTINT



PR\$_SIRR Software Interrupt Request Register (Write Only)

31 16	15 1	0
MBZ	PENDING SOFTWARE INTERRUPTS	M
WOZ	F,E,D,C,B,A,9,8,7,6,5,4,3,2,1	Ž

PR\$_SISR Software Interrupt Summary Register (Read/Write)

Figure 4-1 Content of Software Interrupt Request Register and Software Interrupt Summary Register

The usual situation in VMS is that the requested IPL level is less than or equal to the current IPL (as determined by PSL<20:16>). In this case, the interrupt is deferred until the IPL drops below the requested level. The deferral of pending software interrupts based on current IPL is exactly the way that pending hardware interrupts are treated. This lowering of IPL usually occurs as the result of an REI instruction but could also occur if privileged code directly altered the current IPL by writing to the PR\$_IPL register (with the SETIPL or the ENBINT macros, described in Chapter 24).

If the requested IPL value is higher than the level at which the processor is currently running, then the interrupt service routine whose address is in the selected slot in the SCB is entered immediately. (This is the same way that pending hardware interrupts are treated.)

There are a few occurrences in VMS of a software interrupt request at an IPL level greater than the processor is currently running at. For example, device driver FDT routines may signal completion by calling the routines EXE\$FINISHIO or EXE\$FINISHIOC. These routines execute at

IPL 2 and terminate by requesting the I/O postprocessing software interrupt at IPL 4. In this case, the interrupt is taken immediately. The file system ACP uses the same technique to signal I/O completion for requests in which it was involved.

4.1.2 Software Interrupt Service Routines

There are several features about the use of software interrupts in VMS that are independent of the purposes of individual interrupt service routines. Some of these are dictated by the particular way that software interrupts are treated in the hardware.

Because the VAX architecture supplies no mechanism for determining how many times a software interrupt has been requested before it is taken, software must supply some protocol for determining this. VMS uses queues (doubly linked lists manipulated by the INSQUE and REMQUE instructions) for this purpose. In general, each queue element represents a specific operation that must be performed. The use of queues, particularly the use of the INSQUE and REMQUE instructions, allows other optimizations to be made.

- In general, software interrupt requests are made by code that is executing at elevated IPL, often by hardware interrupt service routines. These software interrupt requests are usually accompanied by the insertion of some type of queue element into a work list with an INSQUE instruction. Condition codes (in particular, the setting of the Z-bit) indicate whether the queue was previously not empty (and by implication whether the software interrupt request has already been made). By using this information, VMS makes the software interrupt request only once, avoiding the overhead of the MTPR instruction for additional unnecessary software interrupt requests.
- The software interrupt service routine can also use the information provided by condition code settings, this time as the result of executing a REMQUE instruction. That instruction returns the V-bit set if the queue was empty before the instruction began execution, an indication that the work of this particular interrupt service routine is complete.
- By coding software interrupt service routines so that they keep removing work list elements from a queue until there is no more work to do, it is possible to simply ignore erroneous software interrupt requests. In fact, all of the software interrupt service routines in VMS, including those that do not use queues, work even in the event of spurious interrupts requests.

4.2 SOFTWARE INTERRUPT LEVELS IN VAX/VMS

VMS uses the software interrupt mechanism for several purposes.

 Device drivers use fork processes so that they can execute at an IPL below device IPL.

- The software timer service routine performs timer operations that would bog the system down (because I/O device interrupts are blocked) if they were performed at IPL 24, the level at which the hardware clock interrupts.
- The need for I/O postprocessing can be flagged by device driver interrupt service routines but the actual processing deferred while another pending I/O request is started.
- Rescheduling, the removal of the current process from execution and the selection of a new process for execution, is implemented as a software interrupt service routine.
- The AST delivery interrupt is the only software interrupt that is treated as a process-specific interrupt rather than a system-wide event.

Table 4-1 lists all the software interrupt levels used by VAX/VMS.

Table 4-1
Software Interrupt Levels Used by VAX/VMS

IPL	Use	Stack
15-12	Unused	Interrupt
11	IPL=11 Fork Dispatching	Interrupt
10	IPL=10 Fork Dispatching	Interrupt
9	IPL=9 Fork Dispatching	Interrupt
8	IPL=8 Fork Dispatching	Interrupt
7	Software Timer Service Routine	Interrupt
6	IPL=6 Fork Dispatching	Interrupt
5	Used to Enter XDELTA	Interrupt
4	I/O Postprocessing	Interrupt
3	Rescheduling Interrupt	Kernel
2	AST Delivery Interrupt	Kernel
1	Unused	

4.2.1 Fork Processing

One use of software interrupts is found in the mechanism called fork processing employed by device drivers. The interrupt nesting scheme defined by the VAX architecture is not going to work correctly if an interrupt service routine lowers IPL below the level at which the interrupt occurred. However, device driver interrupt service routines, initially entered or invoked at device IPL (typically 20 to 23 decimal), often must perform lengthy processing that do not require device interrupts to be blocked, the usual reason for maintaining high

IPL. Some mechanism is required to allow device drivers to lower IPL without destroying the interrupt nesting scheme.

Several IPL values (6, and 8 to 11) and their associated SCB slots are used by device drivers to allow them to continue their execution at lower IPL, as so-called fork processes. There are also six quadword listheads associated with the fork IPLs. (Because IPL 7 software interrupts are used by the software timer, this listhead is not used by the fork processor but merely serves as a place saver so that context indexed addressing can be used by the fork processor and the fork dispatcher with the IPL value as an index.) The queue elements that describe each individual operation that must be performed at lower IPL are called fork blocks and are used to pass context between driver interrupt service routines and the fork level software interrupt service routines. A fork block (pictured in Figure 4-2) is often part of a larger structure such as a unit control block.




Figure 4-2 Layout of Fork Block

When a driver wishes to lower its IPL (by creating a fork process), it calls routine EXE\$FORK with R5 containing the address of the fork block. That routine saves the driver context (R3, R4, and saved PC) in the fork block, inserts the fork block into the appropriate fork queue, and requests a software interrupt at the requested IPL level (if the queue was previously empty). The actual instructions in routine EXE\$FORK that perform these functions are listed here to illustrate how work queues and software interrupt requests are managed.

EXE\$FORK::

10\$:

MOVQ R3,FKB\$L_FR3(R5)
POPL FKB\$L_FPC(R5)
MOVZBL FKB\$B_F1PL(R5),R4
MOVAQ W^SWI\$GL_FQFL-<6*8>[R4],R3
INSQUE (R5),@4(R3)
BNEQ 10\$
SOFTINT R4
RSB

The fork dispatcher, which is the software interrupt service routine that executes in response to the requested interrupt, executes approximately the following sequence of instructions that removes each queue element in turn from the associated queue and processes it. This processing continues until the queue is empty, at which time the software interrupt is dismissed with an REI.

```
.ALIGN LONG
EXESFORKDSPTH::
                 #^M<R0,R1,R2,R3,R4,R5>
        PUSHR
10$:
                 #PR$ IPL,R0
        MFPR
                 W^SWI$GL FOFL-<6*8>[R0],R1
        MOVAO
        REMQUE
                 0(R1) + R\overline{5}
        BVS
                 20$
                 FKB$L_FR3(R5),R3
         OVOM
        MOVL
                 FKB$L FPC(R5),R1
         JSB
                 (R1)
         BRB
                 10$
20$:
                 #^M<R0,R1,R2,R3,R4,R5>
         POPR
         REI
```

4.2.2 Software Timer

Most of the timer operations in VMS execute in response to a software interrupt at IPL 7. These operations are described in detail in Chapter 10. The use of software interrupts by the timer support routines is described here.

When the hardware clock interrupt service routine (executing at IPL 24) determines that further service is required (due to quantum expiration or because the first element in the clock queue has come due), it requests a software interrupt at IPL 7 (IPL\$\frac{1}{2}\text{TIMER}\$). Unlike the fork queue described in the previous section, queue elements are not placed into the timer queue by an interrupt service routine. Rather, they are usually placed there by one of the timer related system services (such as \$SETIMR or \$SCHDWK). The key to the timer queue is that the queue elements are ordered by expiration time so that only the first TQE has to be examined by the hardware clock service routine.

The software interrupt service routine rechecks for quantum expiration and takes action if necessary. After any required quantum end processing has occurred, the software timer service routine examines the timer queue for any timer requests that have expired. Any timer queue element that has an expiration time earlier than the current system time is then removed from the timer queue and serviced. Because of the time ordering of the timer queue, this removal takes place from the beginning of the list. When no more expired timer queue elements remain (the expiration time of the first TQE in the queue is later than the current system time), the software interrupt is dismissed. Note that a second difference between this software interrupt service routine and fork processing is that the software timer service routine may leave timer queue elements (the ones that have not yet expired) in the queue when it dismisses the interrupt.

4.2.3 I/O Postprocessing

When a device driver or FDT routine detects that a particular I/O request is complete, it calls a routine that places the I/O request packet (pointed to by R3) at the tail of the I/O postprocessing queue (located through global pointer IOC\$GL_PSBL) and requests a software interrupt at IPL 4 (IPL\$_IOPOST) if the queue was previously empty. The following set of instructions (from routine IOC\$REQCOM in module IOSUBNPAG) shows the similarities between the software interrupt requests for fork processing and I/O postprocessing. (Other routines that request an IPL\$_IOPOST software interrupt, \$QIO completion code and ACP routines, execute similar instructions.)

INSQUE (R3),@W^IOC\$GL_PSBL BNEQ 10\$ SOFTINT #IPL\$_IOPOST 10\$:

The I/O postprocessing software interrupt service routine removes each IRP in turn from the beginning of the queue (located through global pointer IOC\$GL_PSFL) and processes it. When the queue is empty, the IPL 4 software interrupt is dismissed. The similarities between fork processing and I/O postprocessing are also found in their respective software interrupt service routines. The following instructions from module IOCIOPOST illustrate these similarities.

```
IOC$IOPOST::
         OVOM
                  R4,-(SP)
         MOVO
                  R2, -(SP)
                  RO,-(SP)
@W^IOC$GL_PSFL,R5
         MOVO
IOPOST: REMOUE
         BVC
                  10$
                  (SP) + R0
         QVOM
                  (SP) + R2
         OVOM
         OVOM
                  (SP) + R4
         REI
10$:
                                    ; Complete processing of this request
         BRx
                  IOPOST
```

4.2.4 Rescheduling Interrupt

The routine that removes a process from execution and selects the highest priority process for execution is invoked as a software interrupt service routine at IPL 3 (IPL\$_SCHED) by the routine that makes a process computable. Whenever the state of a process becomes computable and its priority is greater than or equal to the priority of the current process, this software interrupt is requested. Because several processes could all become computable at effectively the same time, there could be multiple requests for this software interrupt service routine.

The rescheduling interrupt is not totally independent of process context like the fork processing and I/O postprocessing interrupts. The SCB entry for this interrupt (Table 4-1) indicates that it should be serviced on the kernel stack. In fact, its first operation is to remove the current process from execution with a SVPCTX instruction. However, that instruction performs a stack switch from the kernel stack to the interrupt stack so the rest of the rescheduling interrupt service routine is performed in system context. The operation of the scheduler, including a detailed description of the rescheduling interrupt, is discussed in Chapter 8.

Unlike fork processing or I/O postprocessing requests, there is no need to count requests for the rescheduling interrupt because only one process can be current at a given time. The software priorities of the computable processes determine which of them is chosen for execution. The scheduler will select the process with the highest software priority. The rest of the processes will remain in the computable state until some system event occurs that alters the scheduling balance of the system and causes one of these processes to be selected for execution. For example, if a higher priority process were to become computable, an IPL 3 software interrupt would be requested. (If the current process were to enter a wait state, a different path is taken through the scheduler, one that bypasses the software interrupt request and executes the code contained in the second half of the rescheduling interrupt service routine.)

4.2.5 AST Delivery Interrupt

The software interrupt that indicates that there is an AST to deliver differs in several respects from the other software interrupts.

- The AST delivery interrupt is associated with a specific process and is serviced on the kernel stack of that process.
- The interrupt request is made in two steps. Routines that recognize that there is an AST that can be delivered to a process indicate that by writing the access mode associated with the AST into a per-process privileged register called the AST level register (PR\$ ASTLVL). The REI instruction compares the contents of this register with the access mode that it is restoring to determine whether to request an IPL 2 software interrupt.
- As this mechanism suggests, IPL 2 software interrupts have a second dimension associated with them, namely access mode.

The use of ASTs in VMS is so important that they are described in a separate chapter (Chapter 5).

CHAPTER 5

AST DELIVERY

Asynchronous system traps (ASTs) are a mechanism for signalling asynchronous events to a process. Specifically, a procedure (or routine) designated by either the process or the system executes in the context of the process. ASTs are created in response to system services such as \$QIO, \$SETIMR, and \$DCLAST. Additionally, unrequested ASTs occur as implicit results of other operations such as I/O completion, process suspension, and obtaining information about another process with the \$GETJPI system service. The reason that ASTs are used for these operations is that it is necessary for a piece of code to execute in the context of a specific process. ASTs fulfill this need.

AST enqueuing is a system event that may result in a rescheduling interrupt. AST delivery occurs in the context of the process that is to actually receive the AST. This chapter discusses how ASTs are enqueued and delivered to a process. Several examples of how ASTs are used by VMS are also included.

5.1 HARDWARE ASSISTANCE TO AST DELIVERY

The delivery of ASTs is one example of the VAX hardware providing assistance to VMS. Three hardware components or mechanisms contribute to AST delivery:

- the REI instruction,
- the PR\$ ASTLVL processor register, and
- the IPL 2 software interrupt.

The first two features are discussed in this section. The IPL 2 interrupt service routine, ASTDEL, is discussed in Section 5.3.

5.1.1 REI Instruction

The return from exception or interrupt routine instruction, REI, provides the initial step in the delivery of an AST to a process. Among the operations performed by the REI microcode are the following.

 A check is made to determine which stack will be active after the return. No ASTs are delivered if the interrupt stack is active.

- 2. The value in the AST level processor register, PR\$_ASTLVL, is compared with the access mode to which control is being passed. If the "destination" access mode number is less than the value in PR\$ ASTLVL, no ASTs can be delivered.
- 3. If the interrupt stack is not going to be used and the access mode number is greater than or equal to the PR\$_ASTLVL value, then an AST can be delivered. The REI instruction microcode requests a software interrupt at IPL 2. (Note that the requested IPL 2 interrupt will not actually be delivered until the IPL drops below 2.) The IPL 2 software interrupt service routine is found at global location SCH\$ASTDEL (Section 5.3).

5.1.2 ASTLVL Processor Register (PR\$ ASTLVL)

The processor register, PR\$_ASTLVL, is a per-process hardware register indicating the deliverability of ASTs to the current process. PR\$_ASTLVL is part of the hardware context of the process (loaded by LDPCTX) and is recorded in the hardware process control block (Chapter 8). PR\$_ASTLVL can contain the following values:

- 0 A kernel mode AST is deliverable.
- 1 An executive mode AST is deliverable.
- 2 A supervisor mode AST is deliverable.
- 3 A user mode AST is deliverable.
- 4 No AST is deliverable.

Thus, if an AST is deliverable, PR\$_ASTLVL contains the access mode value for the mode in which the AST is to execute. The "null" value of four is chosen so that the REI test, described above, will fail, regardless of the "destination" access mode of the REI instruction. If the access mode of the deliverable AST is at least as privileged as the destination access mode of the REI instruction, the AST delivery interrupt will be requested.

5.2 QUEUING AN AST TO A PROCESS

ASTs are queued to a process as the corresponding events (I/O completion, timer expiration, and so on) occur. The AST queue is maintained as a list structure of AST control blocks (ACBs) with the listhead contained in the software process control block (PCB) (Figure 5-1).

5.2.1 AST Control Block

The AST control block (ACB) defines the necessary information to deliver an AST $\,$

- to the correct process and AST routine,
- in the correct access mode, and
- with the appropriate parameter passed to the routine.

The ACB is allocated from nonpaged dynamic memory (specifically, the I/O request packet lookaside list, described in Chapter 25) before the queuing of an AST to a process is requested.

Figure 5-1 shows the format of an AST control block and the relevant software PCB fields. ACB\$L_ASTQFL and ACB\$L_ASTQBL link the ACB into the AST queue for the process. The listhead of this queue is the longword pair of fields, PCB\$L_ASTQFL and PCB\$L_ASTQBL. The field ACB\$B RMOD provides three types of information.

- 1. Bits 0 and 1 (ACB\$V_RMOD) contain the value corresponding to the access mode in which the AST routine is to execute.
- Bit 6 (ACB\$V_QUOTA) indicates whether the allocation of the data structure is accounted for in the process AST quota, PCB\$W_ASTCNT.
- 3. Bit 7 (ACB\$V_KAST) indicates the presence of a special kernel mode AST (Sections 5.2.3 and 5.4).




Figure 5-1 AST Control Block and AST Queue in Software PCB

ACB\$L PID identifies which process is to receive the AST. ACB\$L AST and ACB\$L ASTPRM are the entry point of the designated AST routine and the AST parameter, respectively. ACB\$L KAST contains the entry point of a system-requested special kernel mode AST routine if the ACB\$V KAST bit of ACB\$B RMOD is set (item 3 above).

ACBs are created by three types of action.

- The process explicitly declares an AST. The \$DCLAST system service simply allocates an ACB, fills in the ACB information from its argument list, and requests the queuing of the ACB. Two checks are made to ensure that
 - the AST quota for the process is not exceeded by the request, and
 - the access mode in which the AST routine is to execute is no more privileged than the access mode from which the system service was called.

The ACB\$V_QUOTA bit is set to indicate that this AST is counted against the process AST quota.

- 2. The process requests an AST to be associated with an event such as the completion of an I/O request (\$QIO or Update Section system service) or a timer request (\$SETIMR system service). System services such as these have arguments that include an AST routine entry point and an AST parameter. The delivery of an AST is accounted for in the PCB\$W_ASTCNT field. The control block (ACB) is actually a reuse of the I/O request packet (IRP) or timer queue element (TQE) used in the initial operation. (Compare the ACB format pictured in Figure 5-1 with the TQE format shown in Chapter 10 and the IRP layout shown in Appendix A of the VAX/VMS Guide to Writing a Device Driver.
- 3. The system, or another process, can request an AST to execute code in the context of the selected process. Examples of this type of action include I/O completion, \$GETJPI from another process, Forced Exit system service, and working set adjustment as part of the quantum end event (Chapter 8). AST control blocks used in these situations are not deducted from the AST quota of the target process because of their involuntary nature.

5.2.2 Access Mode and AST Queuing

The ACB\$V RMOD bits of the ACB\$B RMOD field determine the insertion position of an AST control block when it is queued to a process. The AST queue is maintained as a first-in first-out (FIFO) list for each access mode. ASTs of different access modes are placed into the queue in ascending access mode order, that is, kernel mode ASTs first and user mode ASTs last.

When the subroutine SCH\$QAST (in module ASTDEL) is invoked, the preallocated and preinitialized AST control block is inserted into the AST queue of the appropriate process at IPL\$_SYNCH. The following steps are performed.

- If the process is nonexistent, the ACB is deallocated and the AST event is ignored. An error status code is returned.
- If the AST queue is empty (the contents of PCB\$L_ASTQFL are equal to its address), the ACB is inserted as the first element in the AST queue.

3. Otherwise, the queue elements (ACBs) are scanned until either the end of the queue is reached or an ACB is found with an access mode less privileged than the one being inserted (that is, the ACB\$V_RMOD value is higher). The new AST control block is inserted at this point. Thus, ASTs are first-in first-out within an access mode and grouped by access mode in decreasing amount of privilege. User mode ASTs are always placed at the tail of the queue.

5.2.3 Special Kernel Mode ASTs

Special kernel mode ASTs represent a fifth type of AST. They are maintained as a separate group in the AST queue. Special kernel mode ASTs are indicated by the ACB\$V_KAST bit of the ACB\$B_RMOD field. Insertion of a special kernel mode AST will occur after any previous special kernel mode ASTs, but before any "normal" ASTs of any access mode (including kernel). Thus, the organization of the AST queue is:

listhead → special → "normal" → exec → super → user (PCB) kernel wive visor

Section 5.4 discusses special kernel ASTs more fully and provides several examples.

5.2.4 Computation of a New Value for ASTLVL

An AST can be enqueued to a process at any time, because the software PCB and the AST control blocks are neither paged nor swapped. Each time an AST control block is inserted into the queue, the assignment of a value to ASTLVL (processor register and hardware PCB field) is attempted. However, the process can be in any one of three possible situations that determine to what degree the state of the AST queue can be updated.

- If a process is outswapped, the ASTLVL cannot be updated because the process header (including the hardware process control block) is not available. When the process becomes resident and computable at a later time, ASTLVL will be calculated by the swapper (by invoking SCH\$NEWLVL in module ASTDEL).
- If the process is memory resident but not currently executing, the new value for ASTLVL will be recorded in the hardware PCB field but not in the processor register.
- If the process is currently executing, the new ASTLVL value will be stored in both the hardware PCB field and the processor register, PR\$ ASTLVL.

The ASTLVL value indicates the deliverability and access mode of the first pending AST in the queue. There is no indication of the deliverability of any other pending ASTs. ASTLVL is calculated in the following steps.

 If the first pending AST is a special kernel mode AST (see also Sections 5.2.3 and 5.4), ASTLVL becomes 0.

- 2. If the process already has an active AST at the same access mode as the first pending AST, ASTLVL is set to 4. The existence of an active AST in any access mode is indicated by setting the corresponding bit in the PCB\$B_ASTACT field (Figure 5-1). Delivery of an AST sets this bit, and completion of an AST clears it (Section 5.3).
- 3. If the process has disabled the delivery of any AST in the access mode of the first pending AST, ASTLVL is also set to 4. Disabling AST delivery for a particular access mode requires clearing the corresponding bit of the PCB\$B_ASTEN field (Figure 5-1). By default, all access modes are enabled for AST delivery. The \$SETAST system service sets or clears the PCB\$B_ASTEN bit corresponding to the access mode of its caller.
- 4. If, for the access mode of the first pending AST, there is no active AST and the delivery of ASTs is enabled, then the ASTLVL register is loaded with the value of that access mode (a value from zero through three).

The value of ASTLVL produced by this algorithm will be examined each time an REI instruction returns control to the process from interrupt or exception service routines (such as the scheduler and the pager). The role of the REI instruction was described in Section 5.1.

5.3 DELIVERING AN AST TO A PROCESS

An AST is delivered to a process when an REI instruction determines (from the destination access mode and the PR\$_ASTLVL register) that a pending AST is deliverable (Sections 5.1 and 5.2). A software interrupt is requested at IPL 2. The amount of time before the AST is actually delivered is dependent upon the interrupt activity of the system. When IPL finally drops below two, the AST delivery interrupt service routine will be executed.

5.3.1 AST Delivery Interrupt

Routine SCH\$ASTDEL (in module ASTDEL) is the IPL 2 interrupt service routine. Its function is to remove the first pending AST from the queue and dispatch to the appropriate AST routine in the correct access mode.

SCH\$ASTDEL performs the following operations.

- After raising the IPL to SYNCH, the first AST control block is removed from the AST queue of the process. If the queue was empty, the routine immediately exits with an REI instruction.
- 2. The removed ACB is tested for a special kernel mode AST (using ACB\$V_KAST in ACB\$B_RMOD). If the AST is a special kernel AST, a shortened sequence of steps occurs:
 - a. IPL is dropped from SYNCH to IPL\$ ASTDEL (IPL 2).

- b. The special kernel mode routine is dispatched through a JSB instruction with the ACB address in R5 and the PCB address in R4.
- c. On return from the special kernel mode routine, ASTLVL is recomputed (Section 5.2.4), and the return to the process occurs through an REI instruction from IPL 2.
- 3. If the AST removed from the queue is not a special kernel mode AST, then a check is made to confirm that the mode of the AST is at least as privileged as the destination of the REI instruction that initiated AST delivery. This is accomplished by checking the saved PSL on the kernel stack. If the mode of the AST is not correct, the ACB is reinserted at the head of the queue and the routine exits through the REI instruction. Similar checks are made for already active ASTs and for disabled access modes. The corresponding ACB\$B ASTACT bit is unconditionally set.
- If the AST is deliverable, then the following operations are performed before dispatching to the AST routine.
 - a. If the ACB is accounted for in the PCB\$W_ASTCNT quota, then the count is incremented to show delivery of the AST and deallocation of the ACB to nonpaged pool.
 - b. ASTLVL is recomputed because the removal of the first ACB alters the state of the AST queue.
 - c. A kernel mode AST does not require changing access mode, and the appropriate stack is already active. For executive, supervisor, and user mode ASTs, however, the inactive stack pointer is obtained.
 - d. An argument list (described in the next section) is built on the stack of the AST's access mode.
 - e. For ASTs for the outer three access modes, a PC/PSL pair of longwords is pushed onto the kernel stack. The stored PC is the location EXE\$ASTDEL, the AST dispatcher. The stored PSL contains the access mode in which the AST is to be delivered in both its current mode and previous mode fields.
 - f. The ACB is deallocated and returned to nonpaged dynamic memory.
 - g. EXE\$ASTDEL executes in the access mode of the AST. For kernel mode, this merely requires dropping the IPL to zero. For the other access modes, transfer of control and change of access mode is accomplished through an REI instruction, the only way to reach a less privileged access mode (Figure 1-4). (The PC and PSL used by the REI instruction are described above in item 4e.) A CALLG instruction is executed, transferring control to the AST procedure, with the argument pointer (AP) pointing to the argument list.

5.3.2 Argument List

User-written ASTs are procedures, which means that they can be written in any language. If they are written in assembly language, they must begin with an entry mask and return control to their caller (the AST dispatcher) with a RET instruction.

Figure 5-2 shows the argument list passed to an AST procedure by the interrupt service routine, ASTDEL. The AST parameter is obtained from the ACB where it was initially stored by a system service such as \$QIO, \$SETIMR, or \$DCLAST. The parameter was originally an argument to that system service. The interpretation of the AST parameter is the responsibility of the original calling routine and the AST procedure.

	5	─ AP
ASTPRM		
SAVED RO		
SAVED R1		
SAVED PC		
SAVED PSL		

Figure 5-2 Argument List Passed to AST by Dispatcher

The general purpose registers, RO and Rl, are saved in the argument list because the procedure calling convention does not preserve the values of these registers. The asynchronous nature of ASTs implies that the RO and Rl contents are unpredictable and cannot be destroyed. The registers are saved and restored by the AST delivery mechanism.

The saved PC and PSL values are the register contents originally saved when the IPL 2 interrupt was initiated by the hardware. The values are normally the pair that was about to be used by the original REI instruction requesting the AST delivery.

5.3.3 AST Exit Path

When the AST routine issues the RET instruction, control is returned to the location EXE\$ASTRET in the access mode of the AST. The call frame, but not the argument list, was removed from the current stack by the RET instruction. The argument list remains because a CALLG rather than a CALLS instruction was used to execute the AST routine. The following steps then occur.

- 1. The argument count and the AST parameter are removed from the stack, leaving the RO, RI, PC, and PSL values.
- 2. A

CHMK #ASTEXIT

instruction is executed, invoking the change-mode-to-kernel system service dispatcher (described in Chapter 3). The service code of zero (ASTEXIT = 0) causes the normal kernel mode dispatching mechanism to be bypassed.

- 3. Instead, while in kernel mode,
 - the IPL is raised to SYNCH,
 - the appropriate PCB\$B_ASTACT bit is cleared to signal AST completion, and
 - the ASTLVL value is recomputed.

These fields can only be written from kernel mode. This is why it is necessary for the AST dispatcher to reenter kernel mode after the AST returns control to the dispatcher and before the AST delivery interrupt is dismissed.

- An REI instruction, still in module CMODSSDSP, drops the IPL to zero, and returns the access mode to that of the AST.
- Code, in the module ASTDEL, resumes at the previous access mode and IPL 0 by
 - restoring the saved RO and R1 values, and
 - issuing another REI instruction.

This REI instruction returns control to the access mode and location originally interrupted by AST delivery.

Note that the REI instructions in CMODSSDSP and ASTDEL may cause another IPL 2 interrupt to occur, depending upon the ASTLVL value and the access mode transitions.

5.4 SPECIAL KERNEL ASTS

Special kernel mode ASTs are different from "normal" ASTs in several major ways:

- 1. The ASTs represent unsolicited or involuntary system actions that must occur in the context of the process. These actions are frequently requested when the process is not currently executing.
- 2. The special kernel mode AST routines are dispatched at IPL 2 and execute at that level or higher. Synchronization is provided by the interrupt mechanism itself, rather than requiring additional PCB\$B_ASTACT and PCB\$B_ASTEN bits. Only one special kernel mode AST can be active at any moment because the AST delivery interrupt is blocked.
- 3. The special kernel mode AST routines are invoked by a JSB instruction rather than a CALLG instruction. There is no argument list (the PCB address is in R4 and the ACB address is in R5).
- 4. The AST routine is responsible for the deallocation of the ACB (to nonpaged pool) (For normal ASTs, this deallocation is done by the AST delivery routine.)
- 5. The return from the AST routine (with an RSB instruction) passes control to an REI instruction in module ASTDEL. This instruction attempts to pass control to the originally interrupted PC/PSL pair. IPL will drop from two to zero at the same time.

The next four sections briefly describe four examples of the special kernel mode AST mechanism.

5.4.1 I/O Postprocessing in Process Context

Part of the sequence of completing an I/O request involves the delivery of a special kernel mode AST to the requesting process. I/O postprocessing is described in the VAX/VMS Guide to Writing a Device Driver. This request is made by the IPL 4 (I/O post processing) interrupt service routine by queuing the former I/O request packet as an ACB. The operations performed by the I/O completion AST routine are those that must execute in process context, particularly those that reference process virtual addresses. The primary operations (executed at IPL 2) are the following.

- For buffered read I/O operations only, the data is moved from the system buffer to the user buffer, and the system buffer is deallocated to nonpaged dynamic memory.
- 2. The buffered or direct I/O count field of the process header is incremented for accounting information.
- If a user diagnostic buffer was specified, the diagnostic information is moved from the system diagnostic buffer before it is deallocated.
- 4. The channel control block (in the control region) is updated to show I/O completion. This may make the channel idle.
- 5. If an I/O status block (IOSB) was specified, the IOSB is written from information in the I/O request packet.
- 6. If an AST was specified with the \$QIO request, then the ACB\$V_QUOTA bit was set in the IRP. The AST procedure address and the optional AST parameter were originally stored in the IRP (now an ACB). The former IRP is queued to the process again in the access mode of the requestor.
- Otherwise, the IRP/ACB is deallocated to nonpaged dynamic memory.

5.4.2 Process Suspension

When a \$SUSPND system service request specifies a process other than the requestor, the suspend mechanism requires a special kernel mode AST to enter the context of the target process.

When the special kernel mode AST is delivered, the following actions are performed.

- The ACB is deallocated to nonpaged dynamic memory.
- 2. After raising IPL from ASTDEL (IPL 2) to SYNCH, the PCB\$V_RESPEN bit is cleared. If a resume was pending, then the resume has precedence. That is, the AST routine exits without suspending the process (after dropping IPL back to ASTDEL).

3. If no resume was pending, then the process is placed into the SUSP wait state. The process hardware context is saved with a SVPCTX instruction (described in detail in Chapter 8). The process quantum field in the process header is charged with a voluntary wait interval (determined by the special system parameter IOTA, described in Chapter 8). Control is passed to the scheduler at SCH\$SCHED to select the next process for execution.

When the process finally executes again (after a \$RESUME system service call), the PCB\$V_SUSPEN bit is unconditionally cleared and the process is made computable.

5.4.3 Process Deletion

The major portion of the steps involved in process deletion occur in a special kernel mode AST routine queued in response to a \$DELPRC system service call. A detailed explanation of process deletion is provided in Chapter 19. The use of the special kernel mode AST mechanism provides the following benefits.

 Execution as the current process is accomplished by AST delivery. Nearly all waiting processes are made computable by AST delivery (Chapter 8). \$DELPRC ensures the deletion of a suspended process by issuing a \$RESUME first.

Execution as the current process is required for process virtual address translation and other operations that require process context (particularly in obtaining the information contained in the control region).

• The delivery of deletion ASTs cannot be prevented by the \$SETAST system service. A process can only avoid deletion by raising IPL to ASTDEL (IPL 2) or above to prevent all AST deliveries. Because IPL can only be elevated while in kernel mode, only privileged processes, or the system acting on behalf of some process, can explicitly prevent process deletion.

5.4.4 \$GETJPI System Service

The \$GETJPI system service is described in Chapter 27. When information is requested for a process other than the requestor, the target process must execute to establish process context. In addition, if the target process is outswapped, the enqueuing of the special kernel mode AST will make the process an inswap candidate. This action brings in both the working set and the process header (where much of the accounting information is maintained).

In general terms, the \$GETJPI AST activity is as follows.

 An ACB is constructed for a special kernel AST. A system buffer is also allocated and a pointer to it is placed in the ACB.

- 2. When the special kernel mode AST routine executes in the context of the target process, the requested information is moved into the system buffer. (The requests had been encoded in the ACB.) The ACB is then reset to deliver a special kernel mode AST to the requesting process.
- The second special kernel mode AST moves data from the system buffer into a user buffer in the requesting process. Other actions include
 - deallocating the system buffer,
 - setting an event flag, and
 - delivering an AST in the access mode of the caller, if requested.

If an AST is delivered, the ACB is used for the third time. If no AST is delivered, then the ACB is deallocated.

5.4.5 Power Recovery ASTs

A final example of the use of special kernel ASTs occurs in the implementation of power recovery ASTs, a tool that enables processes to receive notification that a power failure and successful restart have occurred. (Power failure and power recovery are described in Chapter 23.)

When a successful power recovery occurs, all processes that have established a power recovery AST are notified first with a special kernel AST. This AST retrieves information from the Pl pointer page that allows the user-requested AST to be delivered. The AST is required because Pl space information is only available from process context.

5.4.6 Other System Use of ASTs

Three other features within the executive are implemented through ASTs, but these ASTs are not special kernel ASTs. The automatic working set adjustment that takes place at quantum end (Chapters 8 and 13) and the CPU time limit expiration are both implemented with normal kernel ASTs. The Force Exit system service (Chapters 9 and 18) causes a user mode AST to be delivered to the target process

5.5 ATTENTION ASTS

Another category of AST use is the attention AST mechanism. Attention ASTs are used in association with I/O operation to notify one or more processes or routines of a specific (and usually unsolicited) event in a device.

5.5.1 Set Attention Mechanism

In order to establish an attention AST for a particular device, the user must issue a \$QIO system service request with the I/O function IO\$_SETMODE (or IO\$_SETCHAR for some devices). The kind of attention AST requested is indicated by a function modifier.

The following steps are provided by the routine COM\$SETATTNAST in module COMDRVSUB. (This routine requires process context and so is called only from device driver FDT routines.)

- If the user AST routine address (the \$QIO Pl parameter) is zero, the request is interpreted as a flush attention AST list request (Section 5.5.3).
- An expanded ACB (that is, an IRP) is allocated from nonpaged dynamic memory. The ACB is deducted from the process quota, PCB\$W ASTCNT.
- Information from the I/O request packet (such as the AST routine entry point, AST parameter, device channel number, and process ID) is moved into the ACB.
- 4. The ACB is linked to the unit control block (UCB) of the associated device in a singly linked, last-in first-out (LIFO) list.

5.5.2 Delivery of Attention ASTs

The occurrence of a situation for which attention ASTs have been defined causes the delivery of all such attention ASTs. The mechanism of delivery is implemented in the routine COM\$DELATTNAST of module COMDRVSUB. COM\$DELATTNAST is usually invoked by a device driver at device IPL (IPL 20 through 23), after specifying which list of attention AST fork blocks/ACBs is to be used.

Each ACB is originally formatted as a fork block with the AST fields located at different offsets. (The first six longwords of the Unit Control Block pictured in Appendix A of the VAX/VMS Guide to Writing a Device Driver are the most common example of a fork block.) The control block contains relevant additional information such as saved PC, R3, and R4 values, the channel number for the device, and the IPL value for processing the AST (IPL\$_QUEUEAST = IPL 6). During fork processing, the control block is reformatted into a standard ACB.

When COM\$DELATTNAST begins execution, the CPU is usually executing at device IPL. The queuing of ASTs is an operation using IPL\$ SYNCH as a synchronization mechanism (Chapter 24). Specifically, IPL must be raised to SYNCH. To accomplish correct synchronization, the IPL 6 fork dispatcher is used.

The following steps summarize the delivery of attention ASTs.

- At IPL 20 through 23, each attention AST fork control block/ACB is removed from the appropriate list in the reverse order of declaration. Each block is enqueued to the IPL 6 fork queue listhead.
- The routine invokes the FORK system macro to notify the fork dispatcher through the IPL 6 software interrupt.

- 3. As the interrupt priority level of the CPU drops below six, the fork interrupt is taken. The IPL\$_QUEUEAST fork dispatcher removes each fork control block from its queue and passes the control block back to a location in COM\$DELATTNAST at IPL 6.
- 4. At IPL 6 the fork control block is then reformatted into an ACB, representing an AST in the access mode of the original requestor.
- 5. The ACB is then queued to the process through SCH\$QAST (which will immediately raise IPL to IPL\$ SYNCH).

5.5.3 Flushing an Attention AST List

The list of attention ASTs is flushed as the result of an explicit user request, a cancel I/O request, or a deassign channel request for the associated device.

An explicit user request to flush the attention AST list is performed as the result of a set attention AST request with an AST routine address of zero (Section 5.5.1). COM\$SETATTNAST then branches to COM\$FLUSHATTNS.

Device drivers can request the flushing of the attention AST list by either invoking COM\$SETATTNAST with an AST routine address of zero or by directly invoking COM\$FLUSHATTNS with the channel number of the device in R6.

COM\$FLUSHATTNS performs the following operations.

- 1. The IPL is raised to the hardware IPL of the device (IPL 20 through 23).
- 2. As each control block in the attention AST list is found, the process ID of the process requesting the flushing operation is compared with the process ID stored in the control block. An AST control block is retained in the attention AST list if the process IDs do not match.
- 3. If the process IDs match, then the channel numbers must match. One channel number is passed in R6 from the flush request, and the other is in the control block from the declaration of the AST. If the channel numbers do not match, then the control block is retained in the attention AST list. Otherwise, the control block is removed from the attention AST list.
- 4. IPL is dropped from device interrupt level (IPL 20 through 23).
- The ASTCNT quota is incremented to indicate deallocation of the control block.

- 6. The control block is deallocated to nonpaged dynamic memory. This operation requires execution through the fork dispatcher at IPL\$_QUEUEAST to ensure proper synchronization with IPL. (Actual deallocation is done at IPL ll as described in Chapter 25.)
- 7. Processing continues until the entire attention AST list has been scanned.

5.5.4 Examples in VAX/VMS

Two devices that commonly have attention ASTs associated with them are terminals and mailboxes. Brief descriptions of the support for attention ASTs in these device drivers concludes this chapter.

5.5.4.1 Terminal Driver and CTRL/Y Notification - The terminal IO\$ SETMODE and IO\$ SETCHAR functions may take IO\$M_CTRLCAST and IO\$M_CTRLYAST function modifiers. When a CTRL/C is typed on a terminal, the CTRL/C attention AST list is emptied by delivering each CTRL/C AST associated with the terminal. If no CTRL/C attention AST is declared, then the CTRL/C is interpreted as a CTRL/Y and the CTRL/Y AST list is searched instead. If a CTRL/Y is typed, only the CTRL/Y attention AST list is emptied.

Because the list is emptied each time a CTRL/Y or a CTRL/C is typed, both CTRL/C and CTRL/Y attention ASTs must be reenabled each time they are delivered to a process.

5.5.4.2 Mailbox Driver - The IO\$M_READATTN and IO\$M_WRTATTN function modifiers provide notification of mailbox requests from other processes. IO\$M_WRTATTN provides notification of unsolicited input to a mailbox. IO\$M_READATTN notifies the enabling process when any process issues a read to a mailbox when no message is available.

Multiple attention ASTs of each type may be declared by processes for the same mailbox. When a condition corresponding to an attention AST occurs in a mailbox, all ASTs of the appropriate type are delivered. Only the first process to issue a responding I/O request will be able to complete the transfer of data signalled by the attention ASTs.

Read and write attention ASTs must be reenabled after delivery because the entire attention AST list is delivered (and removed) after each occurrence of the specified condition.

CHAPTER 6

HARDWARE INTERRUPTS

VMS is an interrupt-driven operating system. It contains a collection of interrupt service routines that execute in response to hardware interrupts from external devices and internal devices such as the clock. VMS does not have a software-based central dispatching module that receives notification of all system events (that is, interrupts) and decides what to do next. Instead, VMS relies on a hardware-controlled interrupt dispatching scheme that always forces the highest priority interrupt on the system to be serviced first.

6.1 HARDWARE INTERRUPT DISPATCHING

The VAX architecture provides 16 hardware interrupt priority levels (IPL), from IPL 31 down to IPL 16. The top 8 levels are for use by urgent conditions including serious errors (such as machine check), the system clock, and power failure. These conditions are discussed in chapters 7, 10, and 23 respectively. The lower eight levels are used by peripheral devices.

When a peripheral device generates an interrupt, that interrupt is requested at a particular hardware IPL (fixed for a given device). As in the case of software interrupts, if the requested IPL value is higher than the level at which the processor is currently running (as determined by PSL<20:16>), then the interrupt service routine whose address is in the selected vector in the System Control Block (SCB) is entered immediately. Otherwise, the interrupt service is deferred until IPL drops below the level associated with the interrupt.

When an interrupt is serviced, the current processor status must be preserved so that the interrupted thread of execution (either process-based code or an interrupt service routine executing at lower IPL) can continue normally after the interrupt is dismissed. This is accomplished (by the hardware) by automatically saving the PC and PSL on the stack. These are later restored with an REI instruction that dismisses the interrupt. Other elements of the process context, such as general registers, must be saved and restored by the routine(s) handling the interrupt. In order to reduce interrupt overhead, no memory mapping information is changed when an interrupt occurs. Therefore, the instructions and data referenced by an interrupt service routine must be in system address space.

6.1.1 Interrupt Dispatching

The following list outlines the primary sequence of events that occur in interrupt dispatching.

- 1. An interrupt is requested.
- P. The current instruction finishes or reaches a well defined point where the instruction state is completely contained in the general registers, PC, and PSL (which happens in the string instructions). (Some instructions can also be interrupted at well defined points such that, after the interrupt dismissal, they are restarted, rather than continued.)
- 3. The interrupt sequence is initiated by the hardware, pushing the current PCs and PSL on the stack. VMS uses the interrupt stack for all hardware interrupt servicing. This is indicated by placing a 01 in bits <1:0> of each hardware interrupt vector in the system control block (Figure 6-1).

Most software interrupts are also serviced on the interrupt stack. On the other hand, the per-process interrupt associated with AST delivery and nearly all exceptions are serviced on the per-process kernel stack.

3	31	1 (<u>)</u>
	Address of longword-aligned interrupt service routine	Code	SCB vector


Code	Meaning
00	Service event on kernel stack unless currently on interrupt stack; in which case, use interrupt stack.
01	Service event on interrupt stack; if event is an exception, raise IPL to 31.
10	Service event in Writable Control Store (WCS), passing bits <15:2> to microcode; if WCS does not exist or is not loaded, the operation is UNDEFINED (the VAX-11/750 and the VAX-11/780 will HALT).
11	Operation is UNDEFINED (the VAX-11/750 and the VAX-11/780 will HALT).

Meaning

Figure 6-1 System Control Block Vector Format

- 4. A new PC is loaded (from the appropriate SCB vector), and a new PSL is created (with PSL<20:16> containing the IPL associated with the interrupt, and the previous access mode, current access mode, CM, TP, FPD, DV, FU, IV, T, N, Z, and C bits cleared by the hardware).
- 5. The interrupt service routine identified by the PC in the SCB is executed, and eventually exits with an REI instruction that dismisses the interrupt.
- 6. The PC and PSL are restored by the execution of the REI instruction, and the interrupted thread of execution (process or less important interrupt service routine) continues where it left off.

Unlike software interrupt dispatching, there is not a one-to-one correspondence between hardware IPL and an interrupt service routine vector in the SCB (Figure 6-2). The SCB contains the addresses of several interrupt service routines for a given device IPL. Also, there are no registers corresponding to the Software Interrupt Request Register (PR\$_SIRR) or Software Interrupt Summary Register (PR\$_SISR). The device must continue to request an interrupt until the processor IPL drops low enough so that the interrupt is granted.



A second SCB page exists on the VAX-11/750 for directly vectored UNIBUS device interrupts

Figure 6-2 System Control Block Vectors for Hardware Interrupts

6.1.2 System Control Block

The System Control Block (SCB) contains the vectors used to dispatch (software and hardware) interrupts and exceptions. The starting physical address of the SCB is found in the System Control Block Base Register (PR\$ SCBB). The size of the SCB varies depending on processor type. The VAX-11/750 system control block is two pages long. The VAX-11/780 system control block consists of a single page. The first page of the system control block is the only page defined by the VAX architecture. It contains the addresses of software and hardware interrupt service routines as well as exception service routines. The layout of the first SCB page is pictured in Figure 2-1. Table 4-1 contains more details about the SCB vectors used for software interrupts. Figure 6-2 shows how the second half of the first page is divided among 16 possible external devices, each interrupting at four possible IPL values. The second SCB page on the VAX-11/750 is used for directly vectored UNIBUS device interrupts.

Each vector in the SCB is a longword that is examined by the processor when an exception or interrupt occurs, to determine how to service the event. Figure 6-1 illustrates the format of a vector in the SCB, and indicates which stack is used to service an exception or interrupt. In VAX/VMS, all hardware interrupts (and all software interrupts above IPL 3) are serviced on the system-wide interrupt stack. The rescheduling software interrupt (IPL 3) may begin execution on the kernel stack but immediately changes to the interrupt stack when it executes a SVPCTX instruction (Chapter 8). AST delivery (IPL 2) is serviced using a process-specific kernel stack.

6.1.2.1 VAX-11/750 External Adapters - The backplane interconnect on the VAX-11/750, called the CMI (CPU to memory interconnect), connects the CPU, memory controllers, and UNIBUS or MASSBUS adapters. Each connection to the CMI is identified by its slot number. There are a total of 32 slots, the first 16 of which are used for the optional writable control store (WCS). The next 10 slots are reserved for memory controllers and UNIBUS or MASSBUS adapters. These 10 slots are called fixed slots because the mapping of controller/adapter to slot number is fixed. That is, a particular slot can have only a particular adapter placed in it. Five of the ten fixed slots are currently used by external adapters. These adapters are:

Memory Controller Slot 0
Up to three MASSBUS Adapters Slots 4 through 6
UNIBUS Adapter Slot 8

The last six slots are reserved for adapters with configuration registers, and are called floating slots.

Each slot has four SCB vectors in the first SCB page assigned to it, one for each IPL value from 20 to 23. As shown in Figure 6-2, the first 16 vectors are assigned to IPL 20 and so on. The second SCB page on the VAX-11/750 is used for directly vectored UNIBUS device interrupts. Each SCB vector corresponds to a UNIBUS vector in the range from 0 to 774 (octal).

6.1.2.2 VAX-11/780 External Adapters - On the VAX-11/780, the Synchronous Backplane Interconnect (SBI) connects the CPU, memory controllers (including MA780s), DR780s, and UNIBUS or MASSBUS adapters. Each connection to the SBI is assigned a transfer request (TR) number that identifies its SBI priority. TR numbers range from 0 (highest priority) to 15 (lowest priority). There is a limit of 15 connections to the SBI (Table 6-1). TR 0 is used for a special purpose on the SBI and has no corresponding external adapter.

 $\label{table 6-1}$ Standard SBI Adapter Assignments on the VAX-11/780

External Adapter Type	VAX-11/780 Assignment	Comments
	TR 0	Hold Line for next cycle This is the highest TR level. (This TR level is not assigned to a device.)
First Memory Controller	TR 1	
Second Memory Controller	TR 2	
First MA780 Shared Memory		
Second MA780 Shared Memory		
First UNIBUS Adapter	TR 3	
Second UNIBUS Adapter	TR 4	
Third UNIBUS Adapter	TR 5	
Fourth UNIBUS Adapter	TR 6	
	TR 7	Reserved
First MASSBUS Adapter	TR 8	
Second MASSBUS Adapter	TR 9	
Third MASSBUS Adapter	TR 10	
Fourth MASSBUS Adapter	TR 11	
DR780 SBI Interface	TR 12	
	TR 13	Reserved
	TR 14	Reserved
	TR 15	Reserved
	TR 16	The CPU has implicit TR 16. This is the lowest TR level.

An adapter is not restricted to having a specific TR number. However, the relative priorities of the various adapters may not change. That is, a system cannot have an MBA with a higher priority (lower TR number) than a UBA. For instance, if a system has two local memory controllers and an MA780 shared memory controller, the first UNIBUS adapter on that system could have TR number 4, with the MA780 having TR number 3, and the memory controllers having TR numbers 1 and 2.

6.1.2.3 Adapter Configuration - On both processors, the presence of an adapter at a particular slot or TR number is checked by testing the first longword in the adapter's I/O register space, and checking for nonexistent memory. The presence or absence of an external adapter is determined by the primary bootstrap program VMB (Chapter 21) as part of that program's memory sizing operation. Specifically, VMB loads the machine check vector in the SCB with the address of a special routine while it is sizing memory and determining which external adapters are present. If a nonexistent memory machine check occurs, there is no connected adapter at the location being tested. The result of this testing is stored in a 16-byte array in a data structure called a restart parameter block (RPB). Later stages of the initialization use the information obtained by VMB and stored in the RPB when they configure specific adapters into the system.

On both the VAX-11/750 and the VAX-11/780, only IPL levels 20 through 23 are used for device interrupts. Within the SCB, vectors are reserved for each IPL level available to each adapter (Figure 6-2). Whenever an adapter generates an interrupt for a device connected to it, the slot number or TR number of the adapter and the device IPL are used by the hardware to index into the SCB for the appropriate interrupt service routine. Some adapters such as local memory controllers do not generate interrupts.

6.2 VAX/VMS INTERRUPT SERVICE ROUTINES

The interrupt service routines used by VMS operate in the limited system context or interrupt context described in Chapter 1. These routines execute at elevated IPL on the interrupt stack outside the context of a process.

6.2.1 Restrictions Imposed on Interrupt Service Routines

There are several restrictions imposed on interrupt service routines by either the VAX architecture or by synchronization techniques used by VMS. These restrictions result from the limited context that is available to any routine that executes outside the context of a process. The following list of items indicates some of the specific operations and data references that cannot occur in an interrupt service routine. The description of interrupt context in Chapter 1 contains a more general list of these and other restrictions.

- Interrupt service routines should be very short, and do as little processing as possible at device IPL.
- Any registers used by an interrupt service routine must first be saved.
- Although an interrupt service routine can elevate IPL, it cannot lower IPL below the level at which the original interrupt occurred.
- The size of the interrupt stack, the stack used by all hardware interrupt service routines, is controlled by the SYSBOOT parameter INTSTKPAGES (which has a value of two pages in all parameter files distributed by DIGITAL). This parameter determines the amount of stack storage available to interrupt service routines.

- Any elements pushed onto the stack by an interrupt service routine must be removed before the interrupt is dismissed in order that REI works correctly.
- Because the low two bits of interrupt service routine addresses in the System Control Block are used for stack selection, interrupt service routines must be longword aligned.
- No pageable routines or data structures can be referenced.
- No data structures that are synchronized by either elevated IPL (IPL\$_SYNCH or fork IPL) or by mutexes can be referenced by interrupt service routines without destroying the synchronization.
- No references to per-process address space (PO space or Pl space) are allowed.

6.2.2 Servicing UNIBUS Interrupts

Each device on the UNIBUS has one (or more) vector number(s) to identify the device, and a bus request (BR) priority to allow the UNIBUS to arbitrate among devices when multiple interrupts occur. There are 4 BR levels, called BR4, BR5, BR6, and BR7. BR7 has the highest priority. If multiple interrupts occur for devices with the same BR level, the device electrically closest to the UBA has the highest priority. The device IPL used equals the BR priority + 16. For example, BR4 corresponds to IPL 20.

6.2.2.1 VAX-11/750 UNIBUS Interrupt Service Routines - UNIBUS interrupts on the VAX-11/750 are directly vectored through the second page of the System Control Block. The System Control Block contains separate addresses for the interrupt service routines for all of the UNIBUS interrupt vector locations. When a unit is connected (with SYSGEN), the appropriate fields in the SCB are initialized to point to the interrupt service routines for the device vectors. The interrupt service routines eventually transfer control to the appropriate device driver interrupt service routines. The VAX/VMS Guide to Writing a Device Driver describes the data structures in the I/O data base, and contains a more complete discussion of driver interrupt service routines than what is presented here.

When a UNIBUS device generates an interrupt on the VAX-11/750, the interrupt is vectored directly through the SCB, and control is immediately transferred to a

PUSHR #^M<R0,R1,R2,R3,R4,R5>

instruction in the appropriate device controller's channel request block (CRB). The next instruction in the CRB is a JSB to the driver interrupt service routine (Figure 6-3). The longword following the JSB instruction contains the address of another data structure (the IDB, Interrupt Dispatch Block). This address is pushed on the stack (as the return PC for the JSB instruction). However, control is never returned there because that address is removed from the stack by the driver interrupt service routine.




Figure 6-3 Control Flow in Servicing a UNIBUS Interrupt

After the JSB instruction in the CRB transfers control to the driver interrupt service routine, the following events take place.

- The driver interrupt service routine removes the IDB pointer from the stack, and uses it to obtain the address of the device controller's control/status register (CSR), and the address of the UCB for the device generating the interrupt.
- 2. Having found the UCB, the interrupt service routine determines whether the interrupt was expected or not, and, if expected, restores the driver context stored in the UCB, and transfers control to the saved PC.
- 3. When the driver finishes processing the interrupt, it issues an RSB.
- 4. Control is transferred back to the driver interrupt service routine, which restores the registers (R0 through R5) saved by the PUSHR instruction and dismisses the interrupt with an REI.

If the interrupt was unsolicited, the driver may take some appropriate action, or simply dismiss the interrupt by restoring R0 through R5, and issuing an REI.

6.2.2.2 VAX-11/780 UNIBUS Interrupt Service Routines - When a device on the UNIBUS requests an interrupt, the UBA converts that request into an interrupt on the SBI. The SBI interrupt is vectored through the SCB to a UNIBUS Adapter interrupt service routine. In the case of interrupts generated by a UNIBUS device on the VAX-11/780, the corresponding adapter receives device interrupts, determines which has the highest priority, and generates an interrupt of its own for the CPU (on behalf of the interrupting device). It is the adapter interrupt that is vectored through the SCB (using the interrupting device's IPL, and the adapter's TR number), to an adapter interrupt service routine. The adapter interrupt service routine saves some (adapter-specific) registers, and passes control to an interrupt service routine in the device driver for the interrupting device. The driver interrupt service routine can then respond to the interrupt in a device-dependent fashion. After servicing the interrupt, the registers saved by the adapter interrupt service routine must be restored, and an REI instruction issued to dismiss the interrupt.

There are four interrupt service routines for each UBA, one for each BR level at which UNIBUS devices request interrupts. They differ only in which internal UBA register they read to determine which device requested the interrupt. These interrupt service routines are found in a data structure describing the UBA (the Adapter Control Block), that is created when the system is bootstrapped (from module INITADP).

UNIBUS interrupt servicing on the VAX-11/780 begins in one of four UNIBUS adapter interrupt service routines.

1. The UBA interrupt service routines (Figure 6-3) save registers R0 through R5.

- 2. A UBA internal register (BRRVR) is read to determine the identity of the interrupting device. Each BRRVR register contains the vector number corresponding to the device interrupt, or an indication that the UBA is interrupting on behalf of itself, not for some device. (There are four BRRVRs in the UBA, one for each BR level.)
- 3. If the UBA is interrupting on behalf of itself, it is normally indicating an adapter error condition. These errors usually result when a reference is made to a nonexistent address in UNIBUS I/O space. They may indicate only a transient hardware error, or a bug in a device driver. These errors are logged, up to a maximum of 3 in any given 15 minute period, and the interrupt is dismissed.
- 4. For a device interrupt, the vector number is used as an index into a vector table. The vector table contains a pointer to the JSB instruction inside the CRB. Control is transferred to the JSB instruction by a JMP instruction in the adapter interrupt service routine.

(The vector table entry pointing to the CRB, as well as the address fields in the CRB, are filled in by SYSGEN at the time the device driver is loaded into the system with a SYSGEN CONNECT command.)

At this point, interrupt dispatching proceeds exactly as in the case of the VAX-11/750. Note that device drivers need not concern themselves with whether they are on a VAX-11/750 or VAX-11/780, because their interrupt service routines will be entered in a transparent manner.

6.2.3 MASSBUS Interrupt Service Routines

Unlike UNIBUS interrupt dispatching, the MASSBUS interrupt sequences for the VAX-11/750 and the VAX-11/780 MASSBUS are identical. When the system is bootstrapped, entries are made in the SCB to transfer control to locations in the CRB for the MASSBUS Adapter. The instructions in the MBA CRB are a PUSHR for R2 to R5, and a JSB to the MBA interrupt service routine MBA\$INT (which is part of module MBAINTDSP).

MBA interrupts are handled differently from UNIBUS interrupts, partly because one MBA interrupt may indicate that multiple devices on the adapter need servicing. The MBA interrupt service routine reads an attention summary register to determine what it must do to respond to an interrupt.

If the interrupt enable bit in the MBA is set, an MBA interrupt can be caused by any of the following operations.

- A data transfer completes.
- An attention line is asserted while the MBA is not busy.
- An MBA error occurs while the MBA is not busy.
- The power is turned on for the MBA.

Devices on the MASSBUS can assert the attention line

- if an error occurs, whether or not a transfer is taking place,
- when a mechanical motion such as a disk seek or tape rewind completes, or
- when a device changes its state.

In general, MASSBUS device drivers do not request ownership of the MBA until they need it to perform a transfer. The MBA interrupt service routine assumes that if the MBA owner is expecting an interrupt, then the interrupt currently being serviced indicates that a transfer has completed or been aborted. That is, when an MBA interrupt occurs, MBA\$INT dispatches to the owner of the MBA first. It then checks whether other devices on the MASSBUS need attention. The UCB list contained in the IDB allows MBA\$INT to associate UCB addresses with devices that are requesting service.

MBA\$INT responds to an interrupt in one of three ways (Figure 6-4). It may perform all three of these actions to service multiple attention requests in response to a single interrupt.

- For an expected interrupt for a single-unit controller (a disk), MBA\$INT issues a JSB instruction that transfers control directly to the fork PC stored in the UCB of the interrupting device. The driver returns to MBA\$INT when it has completed its work.
- For an unsolicited interrupt for a single-unit controller, MBA\$INT issues a JSB instruction that transfers control to a driver-supplied unexpected interrupt service routine, which will return to MBA\$INT.
- For a multi-device controller (a magtape), MBA\$INT transfers control to the CRB for the device controller. The device controller CRB dispatches to a controller interrupt service routine that saves R2 to R5 and transfers control to the driver interrupt service routine. This service routine eventually returns control to MBA\$INT.

The way MBA\$INT decides whether an entry in the MBA IDB is a UCB address (single-unit controller), or a pointer into a CRB (multi-device controller) is by checking the low order bit of the entry in the MBA IDB for the controller. If the bit is set, then the entry is for a multi-device controller. If the bit is clear, the entry represents the UCB address for the device on a single-device controller. UCBs, like CRBs, are always longword aligned (the low order two bits are clear). When a CRB is created for a multi-device controller, and its address stored in the MBA IDB, the address is incremented by 1 so the low order bit will be set. Control is actually transferred to the PUSHR instruction in the multi-device controller CRB via a

JSB - (R5)

instruction (where R5 contains the MBA IDB entry), so that the low order bit is cleared before control is actually transferred.




Figure 6-4 Control Flow in Servicing a MASSBUS Interrupt

MBA\$INT always checks the MBA attention summary register after a driver interrupt service routine returns control to it to determine whether another device on the MASSBUS requested an interrupt while the MASSBUS owner was transferring data, or while the current interrupt was being processed, because data transfer functions block the interrupts from nontransfer functions until the data transfer completes.

6.2.4 DR32 Interrupt Service Routine

DR32 interrupt dispatching is handled similarly to MBA interrupt dispatching. When the system is bootstrapped, entries are made in the SCB to transfer control to locations in the CRB for the DR32. The instructions in the CRB are a PUSHR for R2 to R5, and a JSB. The DR32 IDB address follows the JSB instruction in the DR32 CRB (Figure 6-5).

Initially, the JSB in the DR32 CRB transfers control to routine DR\$INT in module DRINTHAND. This routine simply

- clears the adapter power up and power down bits in a DR32 control register,
- calls on a controller initialization routine to reset the DR32 (and disable DR32 interrupts),
- 3. restores registers R2 to R5, and
- 4. issues an REI instruction.

When the DR32 driver (XFDRIVER) is loaded by SYSGEN (as part of AUTOCONFIGURE when the system is bootstrapped, or by an explicit CONNECT command), the JSB instruction is overwritten to point to the interrupt service routine in the driver. This routine

- 1. responds to the various types of DR32 interrupts,
- 2. restores registers R2 to R5, and
- 3. issues an REI instruction.

6.2.5 MA780 Interrupt Dispatching

Although the standard MS780 memory controller does not generate interrupts, the shared memory (MA780) controller does. Interrupts are requested by a driver or the executive to interrupt another processor connected to the shared memory. This occurs whenever a shared memory event flag is set, or a shared memory mailbox message is written.




Figure 6-5 Control Flow in Servicing a DR780 Interrupt

When the system is bootstrapped, module INITADP places entries into the SCB to transfer control to locations in the MA780 ADP when MA780 interrupts occur (Figure 6-6). The locations in the ADP contain a PUSHR instruction saving R0 to R5, and a JSB instruction that transfers control to routine MA\$INT (in MAHANDLER).

- When MA\$INT obtains control, it removes the value pushed onto the stack by the JSB instruction in the ADP, and uses it to determine the address of the MA780's ADP.
- It uses fields in the ADP to locate adapter registers in the MA780, and to determine which port requested an interrupt (and what kind of interrupt was requested).
- 3. If the interrupt is for a processor being connected to the memory, the interrupt is dismissed by restoring R0 to R5 and issuing an REI.
- 4. Otherwise, MA\$INT services the interrupt.
- 5. And finally, the interrupt is dismissed by restoring R0 to R5 and issuing an REI.




Figure 6-6 Control Flow in Servicing a MA780 Interrupt

6.3 CONNECT-TO-INTERRUPT MECHANISM

The connect-to-interrupt mechanism allows a process to be notified of a UNIBUS device interrupt by the delivery of an AST, by the setting of an event flag, or both. The process can also specify an interrupt service routine that will respond to device interrupts.

A suitably privileged process (with CMKRNL and PFNMAP privileges) can respond to an interrupt by reading or writing device registers, and possibly, by initiating further device activity. However, in order to directly manipulate device registers, the process must first map the UNIBUS I/O page(s) containing the registers for the device into its

own process space (P0 or P1). The $\underline{VAX/VMS}$ Real Time User's Guide contains a discussion of mapping the UNIBUS I/O page, and using the connect-to-interrupt capability. Chapter 13 contains more detailed information on how the mapping is actually performed.

Note that the physical addresses of the UNIBUS I/O page differ on the VAX-11/780 and VAX-11/750. Therefore, different PFNs must be used when mapping the UNIBUS I/O page. UNIBUS I/O address space starts (physically) at 20000000 (hex) for the VAX-11/780, and F20000 (hex) for the VAX-11/750. The details of mapping to the I/O page are described in the VAX/VMS Real-Time User's Guide. Appendix D contains a list of symbols defined by the \$10750DEF and \$10780DEF macros to make this mapping as symbolic as possible.

The connect-to-interrupt facility is an extension of the interrupt dispatching scheme. In order to use it, the connect-to-interrupt driver (CONINTERR) must be associated with the interrupt vector. The association is made using the SYSGEN CONNECT command, specifying

- a name for the device (to be used by the process that connects to the interrupt),
- the interrupt vector at which the device generates interrupts, and
- the CONINTERR driver, which initially responds to the device interrupts.

When the device generates an interrupt, the normal UNIBUS interrupt dispatching sequence is followed, as discussed in sections 6.2.1 and 6.2.2. However, the CONINTERR interrupt service routine transfers control to the user-supplied interrupt service routine (if one was supplied) using a JSB or CALL instruction (as requested by the user). This is illustrated in Figure 6-7. When the user-supplied interrupt service routine issues an RSB (or RET), the CONINTERR interrupt service routine regains control. Before restoring R0 to R5 and issuing an REI, the CONINTERR interrupt service routine queues an AST to the process (if requested) to notify the process that an interrupt has occurred (via the AST, or by setting an event flag).

In order for the process-supplied interrupt service routine to be accessible to the CONINTERR interrupt service routine, the CONINTERR driver double maps the user routine into system address space. The double mapping requires enough system page table entries (reserved by the REALTIME_SPTS SYSBOOT parameter) to map the user-supplied routines (other driver routines besides an interrupt service routine may be specified when connecting to an interrupt). When the process disconnects from the interrupt, the SPTs used to map the routines for that process are made available for later use by other processes.




Figure 6-7 Extending Interrupt Dispatch Mechanism with the Connect-to-Interrupt Facility

CHAPTER 7

ERROR HANDLING

There are several levels for reporting system-wide errors in VMS. (Process- and image-specific errors are handled by the exception mechanism described in Chapter 2.)

- The error logging subsystem allows device drivers and other system components to record errors and other events for later inclusion in an error log report.
- The BUGCHECK mechanism is used by VMS to shut down the system in an orderly fashion when internal inconsistencies or other irrecoverable errors are detected.
- A machine check is an exception that indicates that the processor has detected some CPU-specific error.

7.1 ERROR LOGGING

The error logging subsystem is used to record device errors, processor detected conditions, and other noteworthy events such as volume mounts and system startups.

7.1.1 Overview of the Error Logging Subsystem

Error logging occurs in three steps.

- Components such as device drivers that wish to log an error call routines in the executive that write error messages into one of two buffers permanently allocated in the executive image.
- When the buffer allocation routine detects that a buffer is full, it awakens the ERRFMT process so that the buffer contents can be written to the error log file [SYSERR]ERRLOG.SYS.
- 3. The contents of this file can be assembled into a report by the report generator utility SYE.

7.1.2 Device Driver Errors

There are two routines in the error log subsystem used by device drivers. ERL\$DEVICERR is used to report device-specific errors. ERL\$DEVICTMO can be called by a driver to report a device timeout. In either case,

- 1. an error message buffer is allocated,
- the buffer is loaded with information obtained from the unit control block and from the current I/O request packet, and
- the driver is called at its register dump routine entry point to store device-specific information into the error message buffer.

7.1.3 Other Error Log Messages

VMS uses the error log subsystem to record other information besides device errors. The kinds of items written to the error log include

- Warm start entries. These entries record successful recoveries from power failure.
- Cold start entries. These entries record all successful system bootstrap attempts.
- All bugchecks, fatal and otherwise. Bugchecks are described in the next section.
- · Machine check occurrences.
- Volume mounts and dismounts.
- Any messages written to the error message buffer by the Send Message to Error Logger system service. The use of this system service requires BUGCHK privilege.

7.1.4 Operation of the Error Logger Routines

Error message buffer allocation occurs at IPL 31. This allows the allocation routine (ERL\$ALLOCEMB) to be called from anywhere in the system (including machine check handlers, which execute at IPL 31) without causing IPL problems. IPL is restored to the caller's IPL before control is passed back to the caller.

There are two 512-byte buffers used for holding messages. A flip-flop switch (ERL\$GB_BUFIND) indicates which of the two buffers is currently active. Allocation involves finding enough free space in the buffer indicated by ERL\$GB_BUFIND to hold a message. When the current buffer is filled, the switch is thrown to activate the other buffer and the ERRFMT process is awakened to write the filled buffer to the error log file.

After a message buffer is successfully allocated, its address is returned to the caller of the allocation routine, who loads the buffer with information specific to the message being logged. Once the information has been stored, a second routine (ERL\$RELEASEMB) is called to write more information into the message header, indicating that the message is valid.

7.1.4.1 Waking the ERRFMT Process - The routine ERL\$WAKE is called at least once a second. This routine is also called when one of the two log buffers is filled. The routine does not automatically wake the ERRFMT process. Rather, it decrements a counter (ERL\$GB_BUFTIM) and only wakes ERRFMT if the counter goes to zero.

If the counter goes to zero, it is also reset. The current starting value for the error log timer is 30. (This value is an assembly time parameter, not adjustable with SYSGEN.) That is, the routine can be called a maximum of 30 times before ERRFMT is awakened. This means that a maximum of thirty seconds can elapse without ERRFMT's becoming computable. This forces error messages to be written to the error log file at reasonable intervals, even on systems that have very few errors occurring.

This timing mechanism is exploited by the allocation and deallocation routines if they wish to force an awakening of ERRFMT. Either of these routines simply loads a l into ERL\$GB_BUFTIM. The next call to ERL\$WAKE (which must be done at IPL 7 so cannot be done directly either by the allocation or deallocation routine) is guaranteed to wake ERRFMT.

The allocation routine forces a wake whenever it is forced to switch buffers because the current buffer is full. The buffer release routine forces a wake if the current message buffer contains 10 or more messages.

7.1.5 Cursory Overview of the ERRFMT Process

The ERRFMT process copies a previously filled error message buffer to the error log file [SYSERR]ERRLOG.SYS. This occurs in two steps.

- The contents of the message buffer are copied into the PO space of ERRFMT. This copying occurs at IPL 31 to synchronize with the allocation subroutine.
- 2. Once the message buffer contents are accessible in ERRFMT's address space, they can be put into a format acceptable to SYE, the error log report generator. The reformatted error messages are written to [SYSERR]ERRLOG.SYS.
- 3. If a process has declared an error log mailbox, each message in the error log buffer is also sent to that mailbox.

After ERRFMT has completed its output operations, it reenters the hibernate (HIB) state.

7.1.6 Error Log Mailbox

The error logging subsystem provides the capability (currently available for internal use by DIGITAL) for a process to monitor error logging activity as it is happening rather than wait for off line processing with the formatting program SYE. This capability is provided through an unsupported system service called Declare Error Log Mailbox (SYS\$DERLMB).

7.1.6.1 System Service Call - A process that has DIAGNOSE privilege can call the \$DERLMB system service with a single argument, the unit number of the mailbox to receive error log messages. If the error log mailbox is not in use (the error log mailbox descriptor EXE\$GQ_ERLMBX contains a zero), the unit number is stored in the first word of the mailbox descriptor and the PID of the requesting process is stored in the second longword.

If this service is called with a unit number of zero, the descriptor is cleared, disabling the error log mailbox feature. The descriptor is also unconditionally cleared by the image rundown routine (Chapter 18).

7.1.6.2 Action of the ERRFMT Process - If the ERRFMT process detects that the error log mailbox feature is enabled, is sends each message that it extracts from the error log buffer to that established mailbox. Thus a process can monitor messages that the ERRFMT process is writing to the error log file.

7.2 SYSTEM CRASHES (BUGCHECKS)

When VMS detects an internal inconsistency such as a corrupted data structure or an unexpected exception, it declares a bugcheck. If the system can continue running, a nonfatal bugcheck is declared, which results in an error log entry. Serious errors result in fatal bugchecks, through which the system is shut down in a controlled fashion.

- The contents of physical memory are written to the system dump file (unless inhibited by a SYSBOOT flag, DUMPBUG).
- After the system is halted, it may restart itself (again according to the setting of a SYSBOOT flag, BUGREBOOT).

7.2.1 BUGCHECK Mechanism

The path into the bugcheck routine appears in source code as the invocation of the BUG CHECK macro. This macro expands into opcode ^XFF, a byte containing ^XFE, and a word containing the particular bugcheck code.

The execution of opcode ^XFF results in an reserved instruction exception (SS\$_OPCDEC, opcode reserved to DIGITAL), causing control to be transferred through the System Control Block to an exception-specific service routine. This routine checks whether

- the opcode is ^XFF and
- the byte following the reserved opcode is either ^XFE or ^XFD. (A ^XFE indicates that the bugcheck code is contained in the next word. A ^XFD indicates that the bugcheck code is contained in the next longword. VMS does not currently use longword bugcheck codes.)

If both of these checks succeed, VMS interprets this exception as a bugcheck and transfers control to routine EXE\$BUG_CHECK. Otherwise, the illegal opcode exception is treated in the usual manner described in Chapter 2.

7.2.2 Operation of BUGCHECK Routine

The bugcheck routine performs several steps, depending on the access mode in which the bugcheck occurred and whether the bugcheck was fatal. (The fatality of the bugcheck is determined by the severity field <2:0> in the bugcheck code. If the BUG CHECK macro call includes the parameter FATAL, a code of STS\$K SEVERE (value of 4) is placed into this field. Otherwise, a zero is placed there.) If the SYSBOOT flag BUGCHECKFATAL is set, all bugchecks are treated as fatal, independent of the severity code in the low order three bits of the bugcheck code. The BUGCHECKFATAL flag is clear in all parameter files distributed by DIGITAL, which means that nonfatal bugchecks do not cause the system to crash.

7.2.2.1 Bugchecks from User and Supervisor Mode - If a bugcheck is generated from either user or supervisor mode, and the process has BUGCHECK privilege, a message (of type user-generated bugcheck) is written to the error log buffer.

- If the bugcheck is fatal, the \$EXIT system service is called with the code SS\$_BUGCHECK as the final image status. What happens as a result of this call depends on whether the process is executing a single image (no supervisor mode termination handler has been established) or the process is an interactive or batch job.
 - If the process is executing a single image, a fatal bugcheck from user or supervisor mode results in process deletion.
 - With the current use of supervisor mode termination handlers, a fatal bugcheck issued from an interactive or batch job causes the currently executing image to exit and control to be passed to the CLI to receive the next command.

In either case, the only difference between user and supervisor mode is that user mode termination handlers are not called if a fatal bugcheck is issued from supervisor mode.

 If the bugcheck code is not fatal, the exception (the initial path into the bugcheck code) is dismissed and execution continues with the instruction following the BUG_CHECK macro.

The BUGCHECKFATAL flag has no effect on bugchecks issued from user or supervisor mode. The severity field in the bugcheck code is used to determine whether a given bugcheck is fatal. In addition, neither user nor supervisor mode bugchecks cause the system to shut down.

7.2.2.2 VMS Use of Bugchecks - The bugchecks that VMS uses for its own purposes are issued from executive or kernel mode.

If the bugcheck is not fatal and the SYSBOOT parameter flag BUGCHECKFATAL was turned off, the bugcheck routine proceeds as it does for nonfatal bugchecks for the outer two access modes. A message is sent to the error logger and the exception is dismissed, passing control back to the caller at the instruction following the bugcheck invocation.

A fatal bugcheck results in an orderly shutdown of the system. Rather than describe each step that the bugcheck routine takes to accomplish this shutdown, we will describe several items of general interest in the operation of the orderly shutdown.

- All disk I/O performed by the bugcheck routine uses the bootstrap disk driver used by the initialization programs VMB and SYSBOOT (Chapter 21) and loaded into nonpaged pool by INIT (Chapter 22). The use of this driver allows a dump file to be written even if the system disk driver is corrupted.
- Most of the bugcheck routine and all the bugcheck codes and associated text are not resident. They are stored in the executive image SYS.EXE and read into memory (by the boot driver).

This code and data are read into system space on top of a read-only portion of the executive. Global label BUG\$FATAL defines the beginning of the buffer into which the bugcheck code and data will be read. This label immediately precedes the blank program section (named . BLANK . and located at address 80007068 in Version 2 of VAX/VMS).

The code and data that are read into memory at this time include:

- the bulk of the bugcheck service routine,
- a template for the message that is typed on the console terminal,
- some primitive console terminal output routines, and
- the textual description of all possible bugcheck messages.

There are two implications of reading code into memory on top of existing code.

- None of the routines destroyed by BUGCHECK is available for use by the bugcheck code. This is most important in deciding how the nonpaged executive is laid out.
- Portions of the dump may look strange when inspected by SDA. For example, it is impossible to determine if a portion of the instruction stream is corrupted because SDA displays bugcheck code and data instead of the original instructions and read only data.

A header block for the dump file is constructed in the 512 bytes immediately preceding the area into which the bugcheck code and data were written. This area contains more read-only portions of the nonpaged executive. (The system virtual address range whose contents are altered by the operation of bugcheck, including the 512 byte dump file header block, extends from 80006E68 to 80009123. These numbers are valid for Version 2 of VMS and are almost certain to change with the next major release of the system.)

The contents of the dump file header block are listed in Table 7-1. Note that the error log entry associated with this bugcheck is written into the header to avoid loss of information if the error log buffers were full when the bugcheck occurred. This error log entry will be written into one of the error log buffers by SYSINIT (Chapter 22) when the rest of the error log messages (blocks 2 and 3 in the dump file) are put back into the buffers. (If there is no room in the error log buffers, the bugcheck entry will never be written to the error log file, although the entry is preserved in the dump file.)

- A small amount of information describing the bugcheck is written to the console terminal. This information includes the contents of general registers, the kernel and executive stacks, the contents of processor internal registers, and a summary of the reason for the bugcheck. This output occurs before the dump file is written and should not be interrupted by halting the VAX processor from the console terminal. Such an interruption would prevent the dump file from being written.
- The dump header, the contents of the two error log buffers, and the contents of physical memory are written to the system dump file. This step can be inhibited by clearing the SYSBOOT parameter flag DUMPBUG. The system dump file is described in some detail in the next section.
- The last step in the bugcheck routine reboots the system. This is accomplished by writing a special code (^XF02) into the console transmit data buffer (PR\$_TXDB). (The special uses of the console registers are described in Chapter 15.) After the bootstrap code is written, a HALT instruction is executed that allows console microcode to gain control and process the bootstrap command.
 - On a VAX-11/750 system, the bootstrap device selector switch must be properly set and the system disk must be unit 0 in order for the system to automatically reboot following a bugcheck.
 - On a VAX-11/780 system, the contents of the file DEFBOO.CMD on the console floppy must contain commands to direct a reboot from the system disk.

The automatic reboot following a bugcheck can be prevented by clearing the SYSBOOT parameter flag BUGREBOOT. This flag is also manually cleared by OPCCRASH, the program that executes as part of the orderly shutdown procedure SHUTDOWN.COM. When automatic rebooting is inhibited, the system loops at IPL 31, waiting for a command to be entered at the console terminal.

Table 7-1
Contents of Dump File Header Block

	Cina			
Description	Size			
Last error log sequence number (unused)	longword			
Dump file flag	word			
(Low bit set if dump file analyzed) Dump file version	word			
(Contains 1 if Version 2.0 format)				
Contents of SBR, SLR, KSP, ESP, SSP, USP, ISP	7 longwords			
Quadword memory descriptors for up to eight memory controllers (each quadword is	8 quadwords			
broken down as follows: Page count	24 bits			
TR number for this controller	8 bits			
Base PFN for this controller	32 bits			
System version number	longword			
One's complement of previous longword	longword			
Error log entry for crash/restart (See description below)	125 words			
	140 bytes			
Contents of software PCB of current process (Table D-2)	140 byces			
(Contents of Error Message Buffer for Crash/Restart Entry)				
Error Message Buffer Header	longword			
Size in bytes of buffer	word byte			
Allocation buffer indicator Error message valid indicator	byte			
Entry type (contains EMB\$K_CR = 37 decimal)	word			
System time when crash occurred	quadword			
(from EXE\$GQ_SYSTIME)				
Error log sequence number	word			
(low order word of ERL\$GL_SEQUENCE)				
Contents of KSP, ESP, SSP, USP, ISP	5 longwords			
Contents of RO to R11, AP, FP, SP, PC, PSL	17 longwords			
Contents of POBR, POLR, PIBR, PILR, SBR, SLR, PCBB, SCBB, ASTLVL, SISR, ICCS, ICR, TODR, ACCS	14 longwords			
Contents of CPU-specific registers	21 longwords			
(For the VAX-11/750 this area contains	_			
Translation buffer disable register (PR\$_TBDR)	longword longword			
Cache disable register (PR\$_CADR) Machine check error summary (PR\$ MCESR)	longword			
Cache error register (PR\$ CAER)	longword			
CMI error summary register (PR\$_CMIERR)	longword			
(For the VAX-11/780 this area contains	longword			
SBI fault status (PR\$_SBIFS) SBI comparator register (PR\$_SBISC)	longword			
SBI maintenance register (PR\$_SBIMT)	longword longword			
SBI error register (PR\$ SBITA) SBI timeout address register (PR\$_SBIS)	longword			
Bugcheck crash code	longword			
Length in bytes of software PCB	word			
The error log entry for a nonfatal bugcheck contains the same information as the entry for a fatal bugcheck except for the 35 longwords set aside for architectural and CPU-specific processor registers.				
processor registers.				

7.2.3 System Dump File

The most important operation that is performed by the bugcheck routine is to write the contents of physical memory and other important information to the dump file. In the case of system crashes, the dump file can be examined by the System Dump Analyzer (SDA) to determine the reason for the crash. The dump file contains three distinct pieces.

- 1. The previously constructed dump header (Table 7-1) is written to the first block in the file.
- 2. The two error log buffers are written to the next two blocks. These buffers will be copied back into the error log buffers in memory from the dump file by SYSINIT (Chapter 22) as part of the initialization code. In this way, no error log information is lost across a system crash or an operator requested shutdown.
- 3. The rest of the dump file is filled with the current contents of physical memory. Bugcheck uses the memory descriptors in the Restart Parameter Block (RPB) constructed by VMB (Chapter 21) to provide an accurate layout of physical address space. If a MA780 shared memory adapter is present on the system, its contents are also written to the dump file.

The size of the dump file must be four blocks larger then the number of physical pages in the system. (The fourth block is not currently used.) In order to insure that a crash dump can be analyzed with SDA, it is important that the dump file be large enough. If a dump file is too small, only the physical pages that fit into the underconfigured dump file will be written. In a typical VMS configuration, the most crucial contents of physical memory, the system page table, are located at the largest physical addresses (Chapter 21) and will not be written, making a partial dump useless. That is, SDA cannot be used to examine a dump file that does not contain all of physical memory.

7.3 MACHINE CHECK MECHANISM

A machine check is an exception that is reported when the CPU or an external adapter detects an internal error. The initial processing of a machine check exception is CPU specific. This section contains an overview of machine check handling. Consult the VAX Hardware Handbook or other hardware-related literature for information about a specific type of machine check.

The basic philosophy of any of the machine check handlers is to keep as much of the system running as possible. There are two important pieces of information that determine how serious a particular machine check is: the nature of the machine check itself and the access mode in which the machine check occurred.

• If the machine check is recoverable, the simple action is to log an error. This step is taken independent of the access mode in which the machine check occurred. In addition, the error time is recorded. If machine checks start occurring too quickly (more than one machine check per 10 millisecond interval), then the handler assumes that something serious is

wrong and treats a recoverable machine check in the same way that it treats an abort. The distinction between recoverable machine checks and aborts is CPU specific. The <u>VAX Hardware Handbook</u> or the module MCHECKxxx (MCHECK750 or MCHECK780) contains information about the machine checks that can occur on a particular processor.

• If the machine check has put the system into a state from which it cannot recover, the action taken by the machine check handler depends on the access mode in which the machine check occurred. If the previous mode was supervisor or user, a machine check exception is reported to that access mode. (Unless the process has taken special action, this step will result in image exit.) If the previous mode was executive or kernel, an irrecoverable machine check causes a fatal bugcheck (with the bugcheck code BUG\$ MACHINECHK).

7.3.1 VAX-11/750 Machine Check

When a machine check occurs on a VAX-11/750, IPL is elevated to 31 and the interrupt stack contains the following information.

- The length in bytes of the exception-specific information pushed on the stack. (This count does not include either the PC/PSL pair or the count longword itself.) There are currently 10 longwords in this list, which result in a value of 28 hex on the stack.
- Machine check error code
- Virtual address of the last fetch or store operation
- Program counter at the time of the error
- Memory data of the last fetch or store operation
- Saved mode register
- Read lock timeout register
- Translation buffer parity error register
- Cache error register
- Bus error register
- Error summary register
- PC of aborted opcode
- PSL at the time of the abort

The machine check error code (the second item on the stack) determines the specific action of the machine check handler. If the machine check is an abort (PC left in an indeterminate state), then recovery is impossible. In addition, a subset of the VAX-11 instruction opcodes on the VAX-11/750 cannot be restarted. (The list of these instructions can be found in module MCHECK750.)

In addition to the VAX-11/750 machine checks that appear as exceptions (through the SCB vector at offset 4), there are two machine checks that appear as interrupts through dedicated SCB vectors. When either of these occurs, only the PC and PSL are pushed onto the interrupt stack.

- A "corrected memory data" condition (CRD) will interrupt at IPL 26 through SCB vector 54 (hex). This exception simply causes an error log entry (indicating a soft memory error) to be written. (If errors occur too quickly, the CRD interrupt bit in the memory controller is turned off by the machine check handler.)
- A "write bus error" condition will interrupt at IPL 29 through SCB vector 60 (hex). This error is treated as an irrecoverable error and further processing depends on the previous access mode.

7.3.2 VAX-11/780 Machine Check

When a machine check occurs on a VAX-11/780, IPL is elevated to 31 and the interrupt stack contains the following information.

- The length in bytes of the exception-specific information pushed on the stack. (This count does not include either the PC/PSL pair or the count longword itself.) There are currently 10 longwords in this list, which result in a value of 28 hex on the stack.
- Machine check summary parameter
- CPU error status
- Trapped micro PC, the microcode error location
- Virtual address at fault time
- CPU D register at fault time
- Translation buffer status register 0
- Translation buffer status register l
- Physical address causing SBI timeout
- Cache parity error status register
- SBI error register
- PC of instruction that caused the machine check
- PSL of machine at fault time

The machine check summary parameter determines the specific action of the machine check handler. If the machine check is an abort (PC left in an indeterminate state), then recovery is impossible. In addition, a subset of the VAX-11 instruction opcodes on the VAX-11/780 cannot be restarted. (The list of these instructions can be found in module MCHECK780.)

There are also several error conditions on the VAX-11/780 that generate interrupts instead of machine check exceptions.

- A "corrected read data" condition or a "read data substitute" condition interrupts through SCB vector 54 (hex) and raises IPL to 26.
- An "SBI alert" interrupts through vector 58 at IPL 27.
- An "SBI fault" interrupts through vector 5C at IPL 28.
- An "asynchronous write error" is reported through SCB vector 60 at IPL 29.

The first three of these errors result in error log entries. An attempt is made to continue from the error. The asynchronous write error causes a fatal bugcheck if it occurred in kernel or executive mode or if an error occurred while updating a page table.

7.3.3 Machine Check Recovery Blocks

VMS provides a capability for a block of kernel mode code to protect itself from machine checks while the protected code is executing. For example, VMS uses this feature if an interrupt is generated from a previously unconfigured adapter. If the code that read the configuration register were not protected and the interrupt was spurious, then the configuration register does not exist and the reference to a nonexistent I/O space address would crash the system.

There are several restrictions on the protected code.

- 1. It must be executing in kernel mode.
- 2. The stack cannot be used across the entry into or the exit out of the protected code block. This restriction exists because a coroutine mechanism is used to pass control between the protected block and the VMS routines that establish the protected code.
- VMS elevates IPL to 31 so a limited number of instructions should be included in the block.
- 4. RO is destroyed by the mechanism.
- 7.3.3.1 Using the Recovery Mechanism Several macros are provided in the macro library SYS\$LIBRARY:LIB.MLB to use this protection mechanism. The macro

\$PRTCTINI LABEL, MASK

defines the beginning of the block. The label argument is identical to the label argument associated with the macro

\$PRTCTEND LABEL

the macro that defines the end of the block. If no error occurred while the protected code was executing, RO contains the success code SS\$_NORMAL. Otherwise, the low bit of RO is clear.

The mask argument allows the block of code to protect itself from different classes of errors. The specific types of protection, defined by the \$MCHKDEF macro, are

MCHK\$M LOG Inhibit error logging for the error

MCHK\$M MCK Protect against machine checks

MCHK\$M NEXM Protect against nonexistent memory

MCHK\$M UBA Protect against UNIBUS adapter error interrupts

There are two other features used by VMS that are a part of this protection mechanism. The macro

\$PRTCTEST ADDRESS, MASK

allows VMS to determine whether a recovery block is in effect and take action accordingly. The status is returned in R0. The low bit set indicates that a recovery block is in effect and that the specified mask is being used.

The macro

\$BUGPRTCT

is used by the machine check handlers for the VAX-11/750 and the VAX-11/780 before issuing a fatal bugcheck. If no recovery block is in effect, control is passed back to the location where this macro was invoked, where a bugcheck is usually issued. If a recovery block is in effect, control is passed to the end of the protected block with RO containing an error code of SS\$_MCHECK.

PART III

SCHEDULING AND TIMER SUPPORT

It is equally bad when one speeds on the guest unwilling to go, and when he holds back one who is hastening. Rather one should befriend the guest who is there, but speed him when he wishes

The Odyssey Homer

CHAPTER 8

SCHEDULING

Scheduling is concerned with the order of execution of processes and the occurrence of events over time. The scheduler identifies and executes the highest priority, memory-resident process. The ability of a process to be scheduled (or the nature of the event or resource for which the process may be waiting) is reflected in the process or scheduling state of the process. Transitions from one state to another occur as the result of system events such the setting of an event flag, enqueuing an AST, a Wake system service, and so forth. This chapter describes the interactions of software priorities, process states, and system events, as well as the operation of the scheduler.

8.1 PROCESS STATES

The state of a process defines the readiness of the process to be scheduled for execution. In addition, the process state may indicate whether the process is memory resident or outswapped. If a process is waiting for the availability of a system resource or the occurrence of an event, then the process state is one of several distinct wait states. The wait state reflects the particular condition that must be satisfied for the process to become computable again.

8.1.1 Process Control Block

The major data structure describing the state and priority of a process is the software process control block (PCB). Figure 8-1 illustrates the fields of the software PCB that are particularly important to scheduling. The field PCB\$W_STATE contains a numeric value associated with a particular process state. The process state is established by moving the appropriate value into PCB\$W_STATE and inserting the PCB into the corresponding state queue by means of the state queue link fields, PCB\$L_SQFL and PCB\$L_SQBL. Appendix D contains a complete description of the software PCB. Table 8-1 lists the process state names and the corresponding PCB\$W_STATE values. Other software PCB fields define the scheduling or software priority of the process and indicate whether the process is in memory or outswapped. The location of a data structure containing the hardware context of the process is also stored in the software PCB (PCB\$L PHYPCB).

Software PCB

	sq	FL
	sq	BL
PRI		
	PHY	РСВ
	S1	rs
PRIB		STATE

Figure 8-1 Process Control Block Fields Used in Scheduling

Table 8-1 Process Scheduling States

State Name	Mnemonic	Value
Collided Page Wait Miscellaneous Wait Mutex Wait Resource Wait Common Event Flag Wait Page Fault Wait Local Event Flag Wait (Resident) Local Event Flag Wait (Outswapped) Hibernate Wait (Resident) Hibernate Wait (Outswapped) Suspend Wait (Resident) Suspend Wait (Outswapped) Free Page Wait Computable (Resident)	COLPG MWAIT CEF PFW LEF LEFO HIB HIBO SUSP SUSPO FPG COM	1 2 3 4 5 6 7 8 9 10 11 12
Computable (Outswapped) Currently Executing Process	COMO CUR	13 14

8.1.2 Software Priority

Software priority (as distinct from interrupt priority, a hardware mechanism) is used in determining the relative precedence of processes for execution and memory residence. Software priority is a value in the range from 0 to 31. The null process executes at software priority level 0, and the highest priority real-time process executes at software priority level 31. The range of 32 software priority levels is divided evenly between the normal process levels of 0 to 15 and the real-time process levels of 16 to 31. The execution behavior of a process is significantly affected by the type of process (normal or real time) and the assigned software priority level.

Two fields of the software process control block directly describe the scheduling or software priority of the process. The field PCB\$B_PRI (Figure 8-1) defines the current software priority of the process, which is used to make scheduling decisions. PCB\$B_PRIB defines the base priority of the process, from which the current priority is calculated. For normal or timesharing processes, these priority values are sometimes different, while real-time processes always have identical current and base priority values. Each field may have a value from 0 to 31.

However, the values in these fields are stored internally in an inverted order. That is, the base and current priorities of 0 for the null process are stored internally in the PCB fields as 31. The highest priority process possible would have internally stored software priority values of 0. Thus, the internal field values are stored as 31 minus the software priority value. This inverted value causes priority promotions or boosts to be implemented through subtract or decrement instructions. System utilities such as SDA, DISPLAY, and the DCL command SHOW SYSTEM interpret these inverted values and display external values, where 0 is the lowest priority and 31 is the highest. External values are also returned by the \$GETJPI system service when a process priority is requested.

NOTE

All discussions in this manual about software priority treat priority as an increasing entity from 0 (for the null process) to 31 (for the highest priority real-time process). Please take this into account when relating descriptions in this manual to the actual routines in the listings, which manipulate the inverted priorities.

- 8.1.2.1 Real-Time Priority Range Processes with software priority levels 16 through 31 are considered real-time processes. There are two scheduling characteristics that distinguish real-time processes.
 - 1. The software priority of a real-time process does not change over time, unless there is a direct program or operator request to change it (with a Set Priority system service or a SET PROCESS/PRIORITY command). This implies that the base priority and the current priority of a real-time process are identical, and no dynamic priority adjustment (Section 8.1.2.3) is applied by VMS.

2. A real-time process executes until it is either preempted by a higher priority process or it enters one of the wait states (Section 8.1.3.2). Thus, a real-time process is not susceptible to quantum end events (Section 8.1.2.4), and is not removed from execution (rescheduled) because some interval of execution time has expired.

Taken in isolation, the real-time range of VMS software priorities provides a scheduling environment like traditional real-time systems, preemptive, priority-driven scheduling without time slices or quanta.

- 8.1.2.2 Normal Priority Range Normal processes include interactive terminal sessions, batch jobs, and all system processes except the swapper. The scheduling behavior of a normal process is different from that of a real-time process.
 - 1. The current software priority of the process varies over time while the base priority remains constant (unless altered by the Set Priority system service or by a SET PROCESS/PRIORITY command). This behavior is the result of dynamic priority adjustment applied by VMS to favor I/O-bound and interactive processes at the expense of compute-bound (and frequently also batch) processes. The mechanism of priority adjustment is discussed in the following section.
 - Normal processes run in a timesharing environment that allocates CPU time slices (or quanta) to processes in turn. Therefore, an executing normal process will control the CPU until
 - it is preempted by a higher priority, computable process (see Figure 8-2, event 5 for example),
 - it enters a resource or event wait state (see Figure 8-2, event 7 for example), or
 - the current quantum or time slice has been used (see Figure 8-2, event 17 for example).
 - 3. Processes with identical current priorities are scheduled on a round robin basis. That is, each process at a given software priority level executes in turn before any other process at that level executes again. Although this mechanism applies to real-time processes as well, it generally has no effect because real-time processes are usually assigned to unique software priority levels and their priorities do not change. Normal processes do experience round robin scheduling both because there are usually more of them on a given system and because the default behavior (from Create Process arguments or from the user authorization file) is to assign a base priority of four to all user processes. Thus software priority levels four through nine tend to be occupied by several processes simultaneously.

8.1.2.3 Priority Adjustment - Normal processes do not generally execute at a single software priority level. Rather, a process software priority changes over time in a range of zero to six software priority levels above the base process priority. Two mechanisms provide this priority adjustment. As a condition for which the process has been waiting is satisfied or a needed resource becomes available, a boost or priority increment may be applied to the base priority to improve the scheduling response for the process (Section 8.2.3). Each time the process executes without further system events (Section 8.2) or quantum expiration (see the next section) occurring, the current priority is moved toward the base priority (or demoted) by one priority level (Section 8.3). Over time, compute-bound process priorities tend to remain at their base priority levels, while I/O-bound and interactive processes tend to have average current priorities somewhat higher than their base priority. An example of priority adjustment that occurs over time for several processes is illustrated in Figure 8-2.

8.1.2.4 Quantum Expiration - The SYSBOOT parameter **OUANTUM** determines, for most process states, the minimum amount of time a process can remain in memory after an inswap operation, but it is not an absolute guarantee of memory residence. (The swapper's use of the initial quantum flag is described in Chapter 14.) The quantum also defines the size of the time slice for round robin scheduling normal processes. The value of QUANTUM is the number of 10 millisecond intervals (clock ticks) in the quantum. The default QUANTUM value of 30 therefore produces a scheduling interval of 300 milliseconds. After each 10 millisecond interval, the hardware clock interrupt service routine updates the quantum-remaining field in the process header of the current process. When this value becomes zero, the software timer routine signals a quantum end event by invoking the subroutine SCH\$QEND in module RSE.

An additional deduction from the QUANTUM is governed by the special SYSBOOT parameter IOTA. This value (in units of 10 milliseconds) is deducted from the remaining quantum value each time a process enters a wait state. Therefore, the default IOTA value of 2 charges 20 milliseconds against the quantum of the process. This mechanism is provided to ensure that all processes experience quantum end events with some regularity. Processes that are compute bound experience quantum end as a result of using a certain amount of CPU time. Processes that are I/O bound experience quantum end as a result of performing a reasonable number of I/O requests. This guarantees that processes that spend most of their time in some wait state can also accomplish useful work before they are outswapped.

The routine SCH\$QEND is executed at the end of every quantum, regardless of the software priority of the current process. For real-time processes, however, the only action performed is to reset the process header quantum field to the full quantum value and to clear the initial quantum bit in the PCB status vector (bit PCB\$V_INQUAN in the field PCB\$L_STS, pictured in Figure 8-1). The cleared initial quantum bit makes a process more likely to be outswapped, if process swap mode has not been disabled.




Figure 8-2 Software Priorities and Priority Adjustments

Notes on Figure 8-2

- (1) Process "C" becomes computable. Process "A" is preempted.
- (2) "C" hibernates. "A" executes again, one priority level lower.
- (3) "A" experiences quantum end and is rescheduled at its base priority. "B" is computable outswapped.
- (4) The Swapper process executes to inswap "B". "B" is scheduled for execution.
- (5) "B" is preempted by "C".
- (6) "B" executes again, one priority level lower.
- (7) "B" requests an I/O operation (not terminal I/O). "A" executes at its base priority.
- (8) "A" requests a terminal output operation. The Null process executes.
- (9) "A" executes following I/O completion at its base priority + 3. (The applied boost was 4.)
- (10) "A" is preempted by "C".
- (11) "A" executes again, one priority level lower.
- (12) "A" experiences quantum end and is rescheduled at one priority level lower.
- (13) "A" is preempted by "B". A priority boost of 2 is not applied to "B" because the result would be less than the current priority.
- (14) "B" is preempted by "C".
- (15) "B" executes again, one priority level lower.
- (16) "B" requests an I/O operation. "A" executes at its base priority.
- (17) "A" experiences quantum end and is rescheduled at the same priority (its base priority).
- (18) "A" is preempted by "C".

Figure 8-2 (Cont.) Software Priorities and Priority Adjustments

For normal processes, however, the occurrence of quantum expiration involves several different operations.

- As with real-time processes, normal processes have the process header quantum field reset and the initial quantum bit cleared.
- 2. If there are any inswap candidates (SCH\$GL_COMOQS is nonzero, indicating at least one nonempty COMO state queue), the current priority of the process is set to its base priority. (If SCH\$GL_COMOQS contains a zero, the priority is left alone.)
- 3. Routine SCH\$SWPWAKE is called to determine whether swapper activity is required. The swapper process is awakened if
 - there is at least one computable outswapped process,
 - modified page writing is required as indicated by the upper and lower limit thresholds for the free and modified page lists,
 - there is at least one process header of a deleted process still in the balance slots, or
 - a power fail recovery has just occurred.

These checks avoid needless awakening of the swapper, with the associated context switch overhead, only to determine that the swapper has no useful work to do.

The swapper process does not execute immediately but must be scheduled for execution. As a computable (after waking) resident real-time process of software priority 16, the swapper is likely to be the next process scheduled.

- 4. The CPU limit field of the process header is next checked to determine if a CPU limit has been imposed and if that limit has expired. If the CPU limit has expired, each access mode will have an interval of time to clean up or run down before the image exits and the process is deleted. The size of the warning interval given to each access mode is defined by the SYSBOOT parameter EXTRACPU. (This parameter has a default value of one second.)
- 5. If no CPU limit expiration has occurred, then the automatic working set adjustment calculations take place if they are enabled. The SYSBOOT parameter WSINC must be zero to disable automatic working set adjustments. The size of the process working set may be expanded or contracted by amounts specified by the SYSBOOT parameters WSINC or WSDEC. Five threshold values apply to the automatic adjustments.
 - This process must have accumulated AWSTIME units of CPU time (each clock tick accounts for 10 milliseconds) since the last adjustment for a new adjustment to take place.
 - The page fault rate must be larger than PFRATH faults per 10 seconds or less than PFRATL faults per 10 seconds.
 - The working set cannot contract below AWSMIN nor expand above AWSMAX pages.

- Automatic working set adjustment is discussed from the memory management point of view in Chapter 13.
- 6. Finally, a scheduling interrupt at IPL 3 will be requested to remove the current process from execution and schedule the highest priority, memory resident computable process for execution. Note that on a quiet system, the currently executing process may be selected for execution again.

8.1.3 State Queues

With the exception of the single process executing at a given moment, all processes in the system are in a process wait state, the computable resident state, or the computable outswapped state. The process state is indicated by the PCB\$W_STATE field and the linking of the process control block into a queue of similar PCBs. The listheads for all wait queues, computable resident (COM) queues, and computable outswapped (COMO) queues, as well as the pointer to the PCB of the current (CUR) process, are defined in the module SDAT.

- 8.1.3.1 Computable States Processes in the computable or executable state are not waiting for events or resources, other than acquiring control of the CPU for execution. Computable resident (COM) processes are placed in one of 32 priority queues, with the queue chosen by the internal value for the current software priority of the process (Figure 8-3). There is a similar set of 32 quadword listheads for the computable outswapped (COMO) state. Processes in the computable outswapped state are waiting for the swapper process to bring them into memory. As computable resident processes they can then be scheduled for execution. Processes must be in the computable resident state to be considered for scheduling. Processes are created in the computable outswapped (COMO) state. Deletion of processes occurs from the current (CUR) state.
- 8.1.3.2 Wait States The listheads for the process control block queues corresponding to all process wait states except the common event flag wait state (CEF) look like Figure 8-4. (Common event flag wait queues are described in Chapter 9.) The first two longwords are the longword links to the PCBs in this queue. The STATE field of the queue header contains the numerical value corresponding to the process state. All PCBs in a state queue have PCB\$W_STATE values identical to the STATE value of the wait state queue header. Recognized STATE values and the corresponding state names are summarized in Table 8-1. The COUNT field of the wait state queue header is simply the number of process control blocks currently in this state and queue.
- 8.1.3.2.1 Voluntary Wait States There are two process states associated with local event flag waits. Resident processes waiting for local event flags are placed into the LEF state, while outswapped processes occupy the LEFO state. There are separate queues maintained for these states, and an LEF state process being outswapped must be removed from the LEF queue and placed into the LEFO state queue. Processes enter the LEF state as a result of issuing \$WAITFR, \$WFLOR, and \$WFLAND system services directly or indirectly (with a \$QIOW system service call, issued either by the user or on his behalf by

some system component such as RMS). Removal from the LEF or LEFO states to the computable (COM) or computable outswapped (COMO) states can occur as a result of matching the event flag wait mask, enqueuing an asynchronous system trap (AST), or process deletion.




Figure 8-3 Computable (Executable) State Queues




Figure 8-4 Format of Wait State Queue Headers

Similarly, there are separate resident and outswapped states and queues for hibernating and suspended processes. The Hibernate and Suspend system services cause processes to enter the resident wait states. Hibernating processes can leave the HIB and HIBO states and enter the COM and COMO states as a result of \$WAKE system services, AST enqueuing, or process deletion. Suspended processes are sensitive to only \$RESUME system services and process deletion (because ASTs cannot be delivered to processes while they are suspended). The transitions between states are diagrammed in Figure 8-5.

8.1.3.2.2 Memory Management Wait States - Three process wait states are associated with memory management. Each state is represented by a single queue and listhead of the form shown in Figure 8-4. Differentiation of resident and outswapped processes in these states is only accomplished by means of the PCB\$V RES bit of the PCB\$L STS field. The outswapping of processes in these states does not involve removal from and insertion into queues. The PCB\$V RES bit is simply cleared in the process control block. (Memory management wait states are discussed from another point of view in Chapter 12.)

The page fault wait state (PFW) is entered when a process refers to a page that is not in physical memory. While the page read is in progress, the process is placed into the PFW state. Completion of the page read, AST enqueuing, or process deletion can cause the process to become computable (COM) or computable outswapped (COMO), depending upon its PCB\$V_RES bit value when the satisfying condition occurs.

The free page wait state (FPG) is entered when a process requests a page to be added to its working set, but there are no free pages to be allocated from the free page list. This state is essentially a resource wait until the supply of free pages is replenished through modified page writing, process outswapping, or virtual address space deletion.

The collided page wait state (COLPG) usually occurs when several processes cause page faults on the same shared page at the same time. The initial faulting process enters the PFW state, while the second and succeeding processes enter the COLPG state. The COLPG state can also be entered when a process refers to a private page that is already in transition from the disk. All COLPG processes are made computable or computable outswapped when the read operation completes. (A more detailed discussion of collided pages is contained in Chapter 12.)

8.1.3.2.3 Miscellaneous Wait State (MWAIT) - The miscellaneous wait state (MWAIT) is used to indicate processes waiting for resources not managed by any of the other process wait states. There is a single MWAIT queue for memory resident and outswapped processes. Table 8-2 lists the resources associated with the two forms of the MWAIT state.




Figure 8-5 State Transition Diagram

Table 8-2
Types of MWAIT State

Reason for Wait	Contents of PCB\$L_EFWM (1)	
Mutex Waits	Symbolic	Numeric (hex)
System Logical Name Table Group Logical Name Table I/O Data Base Common Event Block List Paged Dynamic Memory Global Section Descriptor List Shared Memory Global Section Descriptor Table Shared Memory Mailboxes Enqueue/Dequeue Tables (Not Currently Used) Known File Entry Table Line Printer Unit Control Block (2)	LOG\$AL_MUTEX IOC\$GL_MUTEX EXE\$GL_CEBMTX EXE\$GL_PGDYNMTX EXE\$GL_GSDMTX EXE\$GL_SHMGSMTX EXE\$GL_SHMBMTX EXE\$GL_ENQMTX EXE\$GL_ENQMTX EXE\$GL_KFIMTX UCB\$L_LP_MUTEX	800024F4 800024F8 80002620 80002624 8000262C 80002630 80002634 80002634 8000263C (Note 2)
Resource Waits	Symbolic	Numeric (hex)
AST Wait (Wait for system or special kernel AST) Mailbox Full Nonpaged Dynamic Memory Page File Full Paged Dynamic Memory Breakthrough (Wait for broadcast message) Image Activation Lock Job Pooled Quota (not currently used)	RSN\$ ASTWAIT RSN\$ MAILBOX RSN\$ NPDYNMEM RSN\$ PGFILE RSN\$ PGDYNMEM RSN\$ BRKTHRU RSN\$ IACLOCK RSN\$ JQUOTA	00000001 00000002 00000003 00000004 00000005 00000006 00000007 00000008

- (1) The symbolic contents of PCB\$L_EFWM will probably remain the same from release to release. The numeric contents for mutex waits are almost certain to change with each major release of the operating system.
- (2) The mutex associated with each line printer unit does not have a fixed address like the other mutexes. Its value depends on where the UCB for that unit is allocated.

The miscellaneous resource wait state is used to wait for the availability of a depleted or locked resource. A process may enter a resource wait if the resource requested has already been allocated. Common examples are the depletion of nonpaged dynamic memory or no room in mailboxes. The process will become computable when the resource becomes available again. The number of the resource (a small integer defined by the \$RSNDEF macro) is stored in the PCB\$L EFWM field (Table 8-2), and the PCB\$W STATE is changed to MWAIT to indicate a miscellaneous resource wait. Whether a process can be made executable by the enqueuing of an AST to the process is dependent upon the interrupt priority level of the caller of the routine declaring the resource wait. If the IPL is the saved PSL in the hardware process control block is two or larger, the process will reexecute the resource wait code and be placed back into the MWAIT state immediately. If the saved IPL is smaller than two, an AST delivery interrupt will occur, resulting in the execution of the previously enqueued AST.

The Set Resource Wait Mode system service (\$SETRWM) can force the immediate return of an error status code rather than placing the process in the MWAIT state. \$SETRWM does this by setting the PCB\$V_SSRWAIT bit of the PCB\$L_STS field. Disabling resource waits affects many directly requested operations such as I/O requests or timer requests but has no effect on allocation requests by the system on behalf of the user. An example of this situation is the pager

requiring an I/O request packet to perform a page read operation. If nonpaged dynamic memory is depleted, the process will enter the MWAIT state, even if \$SETRWM had been used to disable resource waits. The reason for this distinction is that a process can respond to a depleted resource error from a system service call or an RMS request but has no means of reacting to a similar error in the event of an unexpected event such as a page fault.

System routines that access data structures protected by mutexes will place a process in the MWAIT state if the requested mutex ownership cannot be granted (Chapter 24). Thus, the mutex wait state indicates a locked resource and not necessarily a depleted one. The logical name system services operating on the system and group logical name tables are one example of this type of operation. When the owner of the requested mutex releases it, the requesting process becomes resident computable (COM) and requests ownership of the mutex again. AST enqueuing cannot make a mutex-waiting process computable for long because the IPL in the stored PSL is IPL\$ ASTDEL (IPL 2), disabling the AST delivery interrupt.

The mutex wait state is distinguished from the resource wait state by storing the system virtual address of the requested mutex in the PCB\$L EFWM field. (When treated as a signed integer, the contents this field are positive and small when the process is waiting for a resource. When the process is waiting for a mutex, the contents are negative, as listed in Table 8-2.) For example, if a process wishes to allocate a block of paged dynamic memory, it must first acquire the paged pool mutex to allow it to search the linked list of available blocks (Chapter 25). If another process is already looking at paged pool, this process is put into a mutex wait state (with 80002628, the address of the paged pool mutex, stored in PCB\$L_EFWM). Once the mutex is available and then owned by this process, paged pool is searched for a block of the requested size. If there is no block large enough to satisfy the allocation request, the process is placed into a resource wait state (with 00000005, the value of RSN\$ PGDYNMEM, stored in PCB\$L EFWM). The process remains in this state until a block of paged pool is deallocated.

8.1.3.3 Common Event Blocks - Processes waiting for one or more common event flags are enqueued to data structures called common event blocks (CEBs). These data structures are allocated from nonpaged dynamic memory when processes create common event flag clusters. The contents of a CEB include three longwords that exactly correspond to a wait state queue header (Figure 8-4). The entire format of the common event block is shown in Chapter 9.

The number of CEF state queues depends upon the number of common event flag clusters that exist on a particular system at any given time. (Additional processes associating with existing common event flag clusters do not create further CEBs or CEF queues.) Outswapped processes waiting for common event flags are differentiated from similar memory resident processes by the PCB\$V_RES bit of the PCB\$L_STS field only. In addition to satisfying the event flag wait mask, the system can also make a CEF process computable by AST enqueuing or process deletion.

8.2 SYSTEM EVENTS

System events are occurrences of operations that change the states of processes. A system event may make a process computable, memory resident, or outswapped. System events provide the transitions between the process states diagrammed in Figure 8-5.

8.2.1 System Events and Process States

A process initially enters a wait state from the current state (CUR). That is, a process either directly or indirectly executes a request for a system operation for which it must wait. Direct requests such as \$QIOW, \$HIBER, \$SUSPND, and \$WAITFR place the process in the voluntary wait states LEF, CEF, HIB, and SUSP. Subsequent outswapping (from the process viewpoint an unrequested system operation) may move a process to the LEFO, HIBO, or SUSPO states.

8.2.1.1 Process State Changes - Indirect wait requests occur as a result of paging or contention for system resources. A process does not request PFW, FPG, COLPG, or MWAIT transitions. Rather, the transitions to these wait states occur because direct service requests to the system cannot be completed or satisfied at the moment.

A process can become computable for a variety of reasons. The availability of a requested resource or the satisfaction of a wait condition (such as an event flag setting or a \$WAKE system service call) will make the process computable. In all process states except SUSP and SUSPO, the enqueuing of an AST will make a process computable even if the wait condition is not satisfied. (Because processes are usually put into the MWAIT state at IPL 2, the AST is not able to be delivered until the miscellaneous wait is satisfied. Thus, the typical process in an MWAIT state will not become computable for long due to the enqueuing of an AST. In particular, processes waiting for resources or mutexes typically cannot be deleted.) Process deletion, implemented with a special kernel mode AST, will make all processes that are being deleted computable (including processes in the SUSP or SUSPO states) because the target process is resumed before the AST is queued.

Exchanges of processes between the current executing state (CUR) and the computable memory-resident state (COM) are performed by the scheduler routine (Section 8.3). The movement of a process into and out of the balance set is the responsibility of the swapper process (Chapter 14).

8.2.1.2 Wait States and AST Delivery - One of the responsibilities of the routines that place processes into wait states is to insure that these processes will correctly enter their appropriate wait states after successful delivery of an AST. There are three different techniques used, depending on the particular wait state being entered.

8.2.1.2.1 System Service Wait States - In the case where a process is entering a wait state as a result of executing a system service (HIB, LEF, or CEF), the wait routine is entered with the PC and PSL of the the system service CHMK exception (Chapter 3) on the top of the stack. The first implication of this is that the process will wait in the access mode in which the system service was issued. Because ASTs are enqueued and delivered based on access mode, this allows, for example, a supervisor mode AST to be delivered to a process waiting on an event flag as a result of a \$QIOW call issued from user or supervisor mode.

In addition, the wait code backs up the saved PC by four so that it points to the CHMx instruction in the system service vector (Figure 3-1). If a process receives an AST while in such a wait state, the AST is delivered and executes. When the AST delivery routine passes control back to the mainline, the system service executes again, placing the process right back into the wait state it was in before the AST was delivered.

8.2.1.2.2 Memory Management Wait States — The page fault handler (Chapter 12) is solely responsible for placing processes into the three wait states associated with memory management (PFW, FPG, COLPG). This routine places a process into a wait state with the PC and PSL of the page fault as the saved process context. Once again, because the PSL reflects the access mode in which the fault occurred, ASTs can be delivered for that and all inner access modes. (Note that this routine does not need to change the PC that it finds on the stack because page fault exceptions are faults and not traps. Faults (Chapter 2) cause the PC of the faulting instruction and not the PC of the next instruction to be pushed onto the exception stack.)

If an AST is delivered to and executes in such a process, the mainline will execute the faulting instruction again. If the reason for the fault has been removed (a free page became available or the page read completed) while the AST was being delivered or was executing, the process will simply continue with its execution. If, on the other hand, the situation that caused the process to wait still exists, the process will reincur the page fault and be placed back into one of the memory management wait states. (Note that a process that was initially in a PFW state would be placed into a COLPG state by such a sequence of events.)

8.2.1.2.3 Special Cases - The two remaining wait states (SUSP and MWAIT) are handled in a special way by the wait routine. A process suspension occurs as a result of executing a special kernel AST. ASTs cannot be delivered to suspended processes. That is, an AST queued to a suspended process has its AST control block inserted into the AST queue in the software PCB. However, the AST event is ignored by the scheduler. (In fact, while a process is suspended, the saved PC is an address in the special kernel AST that caused the process to enter the suspend state. The saved PSL indicates kernel mode and IPL 2.)

When a process is placed into a wait state waiting for a mutex (Chapter 24), its saved PC is either SCH\$LOCKR or SCH\$LOCKW, depending on whether it is attempting to lock the mutex for read access or write access. The saved PSL indicates kernel mode and IPL 2, which implies that processes in an MWAIT state waiting for a mutex cannot receive ASTs.

A process can also be placed into an MWAIT state while waiting for an arbitrary system resource. In this case, the caller of SCH\$RWAIT controls the PC and PSL that are saved when the process is placed into the MWAIT state. In particular, the current access mode and IPL in the saved PSL determine whether any ASTs can be delivered to a process that is waiting for a resource.

8.2.2 Event Reporting

Events are reported to the scheduler from many system routines through the RPTEVT macro, which generates the following code:

> BSBW SCH\$RSE .BYTE EVT\$ event-name

where the byte value stored depends upon the event being declared by the system routine. The address of the value will be pushed on the stack by the BSBW instruction. Additional parameters (priority increment class and PCB address of the affected process) are passed in registers.

The routine SCH\$RSE (in module RSE) performs the following operations.

- The event number is loaded into a register and the return PC value (on the stack as a result of the BSBW instruction) is adjusted to point to the address after the stored byte event value.
- 2. The state and the event are checked for a significant transition. Each event (or state transition) has a bit mask defining which states this event can affect. The state of the process is obtained from the PCB\$W STATE field.
 - For example, a wake event is only significant for processes that are hibernating (HIB or HIBO states).
 - An outswap event is only significant for the three states (HIB, LEF, and SUSP) where a wait queue change is required.
 - The enqueuing of an AST is significant to nearly all process states. Only if the process is in a SUSP or SUSPO state is the enqueuing of an AST ignored by SCH\$RSE.

If the event is not significant for the current process state, the event is ignored (and SCH\$RSE simply issues an RSB).

- 3. For significant events, one of the following actions is taken.
 - An outswap event producing an LEF-LEFO, HIB-HIBO, or SUSP-SUSPO transition simply removes the PCB of the process from the resident wait queue and inserts it in the corresponding outswapped wait queue. The corresponding wait queue header count fields are also adjusted.

- An outswap event producing a COM-COMO transition removes the PCB from the COM priority queue corresponding to PCB\$B_PRI and inserts it into the corresponding COMO priority queue. The SCH\$GL_COMQS status bit vector is also modified if the COM queue is now empty. The appropriate SCH\$GL_COMOQS bit is unconditionally set.
- For transitions from the LEF (implied resident) or CEF resident state to the COM state, the saved PC in the hardware PCB stored in the process header is incremented by four to point past the CHMx instruction. This allows the process to begin execution immediately following the system service call rather than going through a Wait for Event Flag system service for a flag that is already set. The residence check is necessary because the saved PC of nonresident processes is usually not available. (The saved PC is stored in the hardware PCB in the process header, which may be outswapped if the process is not resident.)
- For the remaining transitions (all of which make a process computable), the process is removed from the wait queue and the wait queue header count is decremented. The PCB is inserted into a COM or COMO state queue depending upon whether the process is memory-resident or outswapped. The particular priority queue of the COM or COMO state is selected for insertion after a priority adjustment is attempted (see the following section). The SCH\$GL_COMQS or SCH\$GL_COMOQS summary bit corresponding to the selected priority queue is unconditionally set.
- 4. Subsequent scheduling or swapping activity is necessary to execute or inswap the now computable process. The swapper is possibly awakened (routine SCH\$SWPWAKE is called) if the now computable process is presently outswapped (Section 8.1.2.4, item 3).

The scheduler is requested, through an IPL 3 software interrupt, if the now computable process is memory-resident and has a priority greater than or equal to that of the currently executing process. This priority check avoids needless context switches with their associated overhead, only to determine that the previously executing process will again execute.

8.2.3 System Events and Associated Priority Boosts

System routines that report events to the scheduler not only describe the event and the process that is responsible, but also specify one of five classes of priority increments or boosts that may be applied to the base priority of the process. Table 8-3 lists the events, the priority class, and the potential amount of priority increment applied to the process. The table does not show AST enqueuing because system routines enqueuing ASTs to a process can select any of the priority increment classes to be associated with the enqueuing of an AST.

Table 8-3
System Events and Associated Priority Boosts

System Event	Priority Class (*)	Priority Boost
Page Fault Read Complete Quantum End Other Events with No Boost	0 (PRI\$_NULL) 0 0	0 0 0
Direct I/O Completion Nonterminal Buffered I/O Completion Update Section Write Completion Set Priority	1 (PRI\$_IOCOM) 1 1 1	2 2 2 2
Resource Available Wake a Process Resume a Process Delete a Process Timer Request Expiration	2 (PRI\$_RESAVL) 2 2 2 2 2 2 (PRI\$_TIMER)	3 3 3 3 3
Terminal Output Completion	3 (PRI\$_TOCOM)	4
Terminal Input Completion Process Creation	4 (PRI\$_TICOM) 4	6 6

(*) Routines that report system events pass an increment class to the scheduler. The scheduler uses this class as a byte index into a table of values (local label B_PINC in module RSE) to compute the actual boost.

The actual software priority of the process is determined by the following steps.

- The priority increment for the event class (Table 8-3) is added to the base priority of the process (PCB\$B PRIB).
- 2. If the process has a current priority higher than the result of step one, the current priority will be retained (such as occurs in Figure 8-2, event 13).
- 3. If the higher priority of steps one and two is above 15, then the base priority of the process is used. (Note that this test accomplishes two checks at the same time. First, all real-time processes fit this criterion, with the result that real-time processes do not have their priorities adjusted in response to system events. Second, priority boosts cannot move a normal process into the real-time priority range.)

A side effect of step three is that real-time processes always execute at their base priorities. Further, note that normal processes with base priorities from 10 to 15 will not always receive priority increments as events occur. As the base priority of a normal process is moved closer to 15, the process will spend a greater amount of time at its base priority. Priority 14 and 15 processes experience no priority boosts. Thus, this strategy benefits those processes that most need it, I/O bound and interactive processes with base priorities of 4 through 9. Processes with elevated base priorities do not require this assistance as they are always at these levels.

8.3 RESCHEDULING INTERRUPT

The IPL 3 interrupt service routine, SCHED, schedules processes for execution. The actual work of the scheduler is performed at IPL\$ SYNCH to block concurrent access and modification of the scheduler's data base by other system components. The principal purpose of the scheduler is to remove the currently executing process by storing the contents of the process private processor (hardware) registers and replacing the register contents with those of the highest priority computable resident process. This operation, known as context switching, is accompanied by modifications to the affected processes in terms of process state, current priority, and state queue.

8.3.1 Hardware Context

The definition of a process from the viewpoint of the hardware is contained in the hardware context. This collection of data is the set of hardware processor registers whose contents are unique to the process. These include the following categories of information:

- the general purpose registers, R0 through R11, the argument pointer (AP), the frame pointer (FP), and the program counter (PC);
- the per-process access mode stack pointers for kernel, executive, supervisor, and user stacks. One of these four registers contains the current stack pointer for the process, as indicated by the current mode field in the saved PSL;
- the processor status longword (PSL);
- the AST level processor register (ASTLVL); and
- the process page table registers for the program and control regions (POBR, POLR, PIBR, and PILR).

With the exceptions of the ASTLVL register value and the contents of the memory management registers for the program and control regions, the current values for the various registers forming the hardware context of the current process are maintained only in the processor registers. When a process is not executing, the complete hardware context is contained in a portion of the process header called the hardware process control block.

The hardware process control block (Figure 8-6) is a part of the fixed portion of the process header for each process. It is resident in memory whenever the corresponding process is in the balance set. Access by the operating system occurs normally through offsets from the starting address of the particular process header. However, during context switching operations the hardware must access this data structure directly without address translation. This is accomplished by using the current value in the process control block base register (PR\$_PCBB). This register contains the physical address of the hardware process control block for the currently executing process. VMS stores the physical address of the hardware process control block for each resident process (calculated when the process is swapped into memory) in the PCB\$L_PHYPCB field of the corresponding software process control block (Figure 8-1).




Figure 8-6 Hardware Process Control Block

8.3.2 Removal of Current Process from Execution

The entry point SCH\$RESCHED in the module SCHED performs the operations of rescheduling, preserving the hardware context of the currently executing process and removing it from execution. This is accomplished by the following steps.

- The hardware context of the current process is saved by the SVPCTX instruction. The destination of the data is the hardware process control block whose physical address is contained in the process control block base register, PR\$ PCBB. Additional operations of the SVPCTX instruction are described in Section 8.3.5.1.
- 2. The address of the software process control block for the current process is obtained from the pointer SCH\$GL_CURPCB in the module SDAT. (A single longword pointer is required for the current state (CUR), rather than a quadword listhead, because there is only one current process and not a queue of several such processes.)
- 3. The current priority of the process is determined from the PCB\$B_PRI field. This is used to determine which of the resident computable state queues is to include this PCB. The process is inserted at the tail of the corresponding priority queue.
- 4. The state of the process is changed to computable (COM) by updating the PCB\$W_STATE field.

At this point, there is no current process, and the search for the next process to execute begins.

8.3.3 Selection of Next Process for Execution

The entry point SCH\$SCHED begins the portion of code that searches for the next process to be scheduled for execution. Under some circumstances (such as system initialization, placing the previous process into a wait state, or deletion of the previous process) there may not be a current process to be saved by SCH\$RESCHED. In these cases, system routines transfer control directly to SCH\$SCHED for process selection. (The difference between the two entry points is determined by whether the previous process is still computable. Typically, a process entering a wait state will cause entry at SCH\$SCHED while a higher priority process becoming computable will cause entry (via a software interrupt) at SCH\$RESCHED.)

The SCH\$RESCHED logic flows directly into SCH\$SCHED. As with rescheduling, the search for and modification of the next process to be executed must be performed at IPL\$_SYNCH to block other potential system operations on the scheduler data base.

The following operations are involved in selecting and executing the next process.

- 1. The first software process control block (PCB) in the highest priority nonempty computable resident (COM) state queue is removed from the queue and pointed to by SCH\$GL CURPCB as the current process. Consistency checks are made to ensure that the queue really had at least one PCB and that the data structure removed was actually a PCB. Failure of either of these tests results in a fatal bugcheck (BUG\$_QUEUEMPTY).
- The state of the process is made current by inserting the appropriate value (SCH\$C_CUR) into the PCB\$W STATE field.
- 3. The current process priority is examined and potentially modified. If the process is a real-time process or if it is a normal process already at its base priority, then the process is scheduled at its current or base priority (they are the same). If the current process is a normal process above its base priority, then a decrease of one software priority level is performed before scheduling. Thus, priority "demotions" always occur before execution, and a process executes at the priority of the queue to which it will be returned (and not the priority of the queue from which it was removed). See Figure 8-2, event 2 for an example.
- 4. The physical address of the hardware process control block for the scheduled process is loaded into the PR\$ PCBB register from the software process control block PCB\$L PHYPCB field and a load process context, LDPCTX, instruction is executed (Section 8.3.5.2).
- 5. Control is passed to the scheduled process by executing an REI instruction. This is possible because the LDPCTX instruction left the PC and PSL of the scheduled process on the kernel stack. Passing control to the process through the REI instruction usually
 - drops the interrupt priority level from IPL\$ SYNCH,
 - changes the access mode from kernel to a less privileged one, and
 - permits the potential delivery of one or more ASTs (see Chapter 5).

8.3.4 Summary Longword and Computable State Queues

The search for the highest priority computable resident process and the removal of its PCB from the computable state (COM) queue is achieved in three instructions (Figure 8-7). The efficiency of this operation is due to the instruction set and the design of the scheduler data base for the computable (COM) and computable outswapped (COMO) states (Figure 8-3).

```
6-APR-1980 19:44:41 VAX-11 Macro V02.45
                                 RESCHEDULING INTERRUPT HANDLER
SCHED
                                 SCHSRESCHED RESCHEDULING INTERRUPT HANDL 1-APR-1980 10:24:45 DBB0: [EXEC.SRC]SCHED.MAR; 3
                                                                                                                                     (1)
V02-001
                                                          .SBTTL SCHSRESCHED RESCHEDULING INTERRUPT HANDLER
                                              41
                                      0000
                                      0000
                                              42 ;++
                                              43 ; SCH$RESCHED - RESCHEDULING INTERRUPT HANDLER
                                      0000
                                      0000
                                               44;
                                              45; THIS ROUTINE IS ENTERED VIA THE IPL 3 RESCHEDULING INTERRUPT.
                                      0000
                                              46; THE VECTOR FOR THIS INTERRUPT IS CODED TO CAUSE EXECUTION
                                      0000
                                              47; ON THE KERNEL STACK.
                                      0000
                                              48;
                                      0000
                                              49 ; ENVIRONMENT:
                                      0000
                                                          IPL=3 MODE=KERNEL IS=0
                                      0000
                                               50 ;
                                              51; INPUT:
                                      0000
                                                          00(SP)=PC AT RESCHEDULE INTERRUPT
                                      0000
                                              52 ;
                                                          04(SP)=PSL AT INTERRUPT.
                                      0000
                                              53;
                                      0000
                                              54 ;--
                                                           .ALIGN LONG
                                      0000
                                               55
                                                                                           ; RESCHEDULE INTERRUPT HANDLER
                                               56 SCH$RESCHED::
                                      0000
                                                                                           SYNCHRONIZE SCHEDULER WITH EVENT REPORTING
                                                                  #IPL$_SYNCH
                                      0000
                                               57
                                                          SETIPL
                                                                                           ;SAVE CONTEXT OF PROCESS
                                                          SVPCTX
                                  07
                                      0003
                                               58
                                                                                           ;GET ADDRESS OF CURRENT PCB
                                                                  W^SCH$GL CURPCB,R1
                                                          MOVL
                   51
                       0000 CF
                                  D0
                                      0004
                                               59
                                                          MOVZBL PCB$B PRI(R1),R2
                                                                                           ;CURRENT PRIORITY
                     52
                         0B A1
                                  9A
                                      0009
                                               60
                                                                                           MARK QUEUE NON-EMPTY
                                                                  R2,W^SCH$GL COMQS,10$
                                                          BBSS
                00 0000 CF
                             52
                                  E 2
                                      000D
                                               61
                                                                   #SCHSC COM, PCBSW STATE (R1) ; SET STATE TO RES COMPUTE
                                               62 10$:
                                                          MOVW
                     2C A1
                             0C
                                  B 0
                                      0013
                                                                                           ; COMPUTE ADDRESS OF QUEUE
                                                                  W^SCHSAQ COMT[R2],R3
                                                          MOVAQ
                    0000'CF42
                                  7E
                                      0017
                                               63
                                                                                           :INSERT AT TAIL OF QUEUE
                                                          INSQUE (R1), e(R\overline{3})+
                                  0E
                                               64
                        93 61
                                      001D
                                      0020
                                               65
                                      0020
                                               66 ;+
                                               67; SCH$SCHED - SCHEDULE NEW PROCESS FOR EXECUTION
                                      0020
                                      0020
                                               69; THIS ROUTINE SELECTS THE HIGHEST PRIORITY EXECUTABLE PROCESS
                                      0020
                                               70 ; AND PLACES IT IN EXECUTION.
                                      0020
                                      0020
                                               71 ;-
                                                                                           ;SCHEDULE FOR EXECUTION
                                               72 SCH$SCHED::
                                      0020
                                                                                           SYNCHRONIZE SCHEDULER WITH EVENT REPORTING
                                                          SETIPL
                                                                   #IPL$ SYNCH
                                      0020
                                               73
                                                                   #0, #32, W^SCHSGL COMQS, R2
                                                                                                    :FIND FIRST FULL STATE
                                                          FFS
                                      0023
                                               74
                             0.0
                                  EΑ
              0000 CF
                        20
                                                                                           :NO EXECUTABLE PROCESS??
                                                                   SCH$IDLE
                                      002A
                                               75
                                                          BEQL
                             3D
                                  1.3
                                                                                           ; COMPUTE QUEUE HEAD ADDRESS
                                                                  W^SCH$AQ COMH[R2],R3
                                                          MOVAQ
                                   7E
                                      002C
                                               76
                 53
                      0000'CF42
                                                                                           :GET HEAD OF QUEUE
                                               77
                                                          REMOUE
                                                                   0(R3) + R4
                        54
                             93
                                  0F
                                      0032
                                                                                           ;BR IF QUEUE WAS EMPTY (BUG CHECK)
                                                          BVS
                                                                   QEMPTY
                             3C
                                   1D
                                      0035
                                               78
                                                                                           QUEUE NOT EMPTY
                                               79
                                                           BNEQ
                                                                   20$
                             06
                                  12
                                      0037
```

 ∞

Figure 8-7 Scheduler Routine That Selects Next Execution Candidate

SCHED V02-001

```
;SET QUEUE EMPTY
00 0000 CF
                       0039
                                80
                                            BBCC
                                                    R2, W^SCH$GL COMQS, 20$
             52
                   E 5
                       003F
                                81 20$:
                                            CMPB
                                                    #DYN$C PCB, PCB$B TYPE (R4)
                                                                                 ; MUST BE A PROCESS CONTROL BLOCK
     0A A4
             0C
                   91
                       003F
                                82
                                                    QEMPTY
                                                                              OTHERWISE FATAL ERROR
             2E
                   12
                       0043
                                83
                                            BNEQ
     2C A4
             0 E
                   В0
                       0045
                                            MOVW
                                                    #SCH$C CUR, PCB$W STATE (R4) ; SET STATE TO CURRENT
                                84
                                                    R4,W^SCHSGL CURPCB
                                                                              ; NOTE CURRENT PCB LOC
   0000'CF
             54
                   D0
                       0049
                                85
                                            MOVL
  0B A4
          2F A4
                   91
                       004E
                                86
                                            CMPB
                                                    PCB$B PRIB(\overline{R}4), PCB$B PRI(R4); CHECK FOR BASE
                                                                              ; PRIORITY=CURRENT
                       0053
                                87
                   13
                       0053
                                88
                                            BEQL
                                                    30$
                                                                              ; YES, DONT FLOAT PRIORITY
  03 OB A4
             04
                       0055
                                89
                                            BBC
                                                    #4, PCB$B PRI(R4), 30$
                                                                              ; DONT FLOAT REAL TIME PRIORITY
                                            INCB
                                                    PCB$B PRT(R4)
                                                                              ; MOVE TOWARD BASE PRIO
          0B A4
                   96
                       005A
                                90
0000'CF
          0B A4
                   90
                                91 30$:
                                           MOVB
                                                    PCB$B PRI(R4), W^SCH$GB PRI
                       005D
                                                                                      ;SET GLOBAL PRIORITY
                                                    PCB$L_PHYPCB(R4), #PR$ PCBB
                                                                                      SET PCB BASE PHYS ADDR
     10
          18 A4
                   DA
                       0063
                                92
                                            MTPR
                   06
                       0067
                                93
                                            LDPCTX
                                                                              RESTORE CONTEXT
                       0068
                                94
                                           REI
                                                                              ; NORMAL RETURN
                       0069
                                95
                                                                              ; NO ACTIVE, EXECUTABLE PROCESS
                       0069
                                96 SCH$IDLE:
                                                                              ; DROP IPL TO SCHEDULING LEVEL
                       0069
                                97
                                           SETIPL #IPL$_SCHED
```

				G INTERRUPT RESCHEDULIN					VAX-11 Macro V02.45 Page DBB0: [EXEC.SRC]SCHED.MAR; 3	4 (1)
0000'CF	20	90	006C	98	MOVB	#32,W^SCH	· 		PRIORITY TO -1(32) TO SIGNAL IDLE	
	AD	11	0071 0073	99 100	BRB	SCH\$SCHED		; AND T	RY AGAIN	
			0073 0077	101 QEMPTY: 102	BUG_CH	IECK QUEUEMP	TY, FATAL	;SCHED	DULING QUEUE EMPTY	
			0077	103	. END					

Figure 8-7 (Cont.) Scheduler Routine That Selects Next Execution Candidate

(1) A find first set (FFS) instruction will locate the least significant set bit in the longword SCH\$GL_COMQS. The located bit position indicates the highest priority nonempty computable resident state queue. The swapper's search for the first PCB in the highest priority nonempty computable outswapped (COMO) queue uses the same operations (Chapter 14).

One reason for storing the software priority in inverted or 31-complement form should be obvious. By making bit 0 correspond to software priority 31, and so on, the highest priority queues will be scanned first. Conversion in the various user interfaces occurs because systems and users generally associate higher priority numbers with higher priority jobs, tasks, or processes.

- (2) The listhead of the selected computable resident queue is found by using the nonempty queue bit position as an index into the contiguous listheads.
- (3) The first PCB in the selected queue is removed by indirect reference through the forward link of the listhead.
- (4) If the removed PCB was the only one in the queue, the corresponding SCH\$GL_COMQS bit must now be cleared because the queue is now empty.

8.3.5 Hardware Assistance in Context Switching

The VAX architecture was designed to assist the software in performing critical, commonly performed operations. One example is the delivery of asynchronous system traps through the REI instruction (Chapter 5). The mechanism of replacing the hardware context of the current process with the context of the highest priority resident process is another example of hardware assistance to the operating system. The switching of hardware context is performed by two special purpose instructions, SVPCTX and LDPCTX.

- 8.3.5.1 SVPCTX Instruction The save process context instruction, SVPCTX, performs several operations and assumes a special set of initial and final conditions. The following initial conditions are assumed.
 - 1. The current access mode must be kernel.
 - 2. The program counter (PC) and processor status longword (PSL) are on the current stack (either kernel or interrupt stack). If the SVPCTX instruction that executes is the one in the rescheduling interrupt service routine, the PC and PSL are on the kernel stack as a result of the IPL 3 software interrupt.
 - The process control block base register (PR\$ PCBB) contains the physical address of the hardware PCB for the current process.
 - The current values of ASTLVL, POBR, POLR, PIBR, and PILR are already stored in the hardware PCB.

The operations of the SVPCTX instruction include

- moving the per-process stack pointers for the four access mode stacks to the hardware PCB,
- moving the general purpose registers, R0 through R11, the argument pointer (AP), and the frame pointer (FP) to the hardware PCB, and
- 3. popping the program counter (PC) and the process status longword (PSL) from the current stack to the hardware PCB.

Finally, if the current stack is the kernel stack, the SVPCTX instruction saves the current stack pointer (SP) in the kernel stack field of the hardware process control block and switches to the interrupt stack (by setting the PSL\$V_IS bit and copying the PR\$_ISP register contents into the SP register). Switching to the system-wide interrupt stack is essential because there is no current process once the instruction completes.

The ASTLVL, POBR, POLR, PIBR, and PILR fields of the hardware process control block are not changed. It is the responsibility of the various system components that alter these fields to always update both the hardware process control block fields and the per-process processor registers. ASTLVL is unusual in that it can be altered even when the process is not current. In that case, only the hardware PCB field is altered. The processor register is not altered because the process does not own that register when it is not the current process. These fields do not change frequently compared to the frequency of context switching. The overhead of storing these fields in the hardware process control block is incurred only when the field values change.

The SVPCTX instruction occurs in several locations in the executive.

- The rescheduling interrupt service routine contains the instance of this instruction when the current process remains computable after it is removed from execution.
- Module SYSWAIT contains another example of the instruction when the current process is being placed into a scheduling wait state.
- The pager (module PAGEFAULT) issues a SVPCTX instruction directly when it places a process into one of the memory management wait states (PFW, FPG, COLPG).
- One of the last steps of process deletion involves removing the process being deleted from execution with a SVPCTX instruction.
- 8.3.5.2 LDPCTX Instruction The load process context instruction, LDPCTX, performs the operations required in establishing the hardware context of the process. As with the SVPCTX instruction, assumptions are made about the initial and final conditions of the instruction. The following initial conditions are assumed.
 - The processor must be in kernel mode, using either the kernel or the interrupt stack. (The processor is always on the interrupt stack for the one occurrence of the LDPCTX instruction in VMS.)

 The process control block base register (PR\$_PCBB) must contain the physical address of the hardware process control block to be used (from the PCB\$L_PHYPCB field of the software process control block).

The LDPCTX instruction includes the following operations.

- 1. The per-process half of the translation buffer is invalidated. All of the previous translation buffer entries belonged to the previous process. They are invalidated to prevent mistranslation of virtual addresses and to protect the data of the previous process.
- 2. The per-process access mode stack pointers (KSP, ESP, SSP, and USP) are loaded from the hardware process control block.
- 3. The general purpose registers, R0 through R11, the argument pointer (AP), and the frame pointer (FP) are loaded into the corresponding processor registers.
- 4. The memory management mapping registers (POBR, POLR, P1BR, and P1LR) are checked for legal values and loaded from the hardware process control block. Note that although the SVPCTX instruction does not save these registers, the LDPCTX must load them. Until they are loaded, the values in the registers belong to the previous process.
- The ASTLVL register is loaded. This register was also not saved by the SVPCTX instruction.
- If the instruction began execution using the interrupt stack, then the following operations are performed.
 - The contents of the current stack pointer register (SP) are saved in the interrupt stack pointer register (ISP).
 - The PSL\$V_IS bit is cleared to indicate the switch to the kernel stack.
 - The current stack pointer is updated with the contents of the kernel stack pointer register (KSP).
- 7. Finally, the saved program counter (PC) and processor status longword (PSL) are pushed onto the kernel stack from the hardware process control block. These values are not stored into the appropriate registers. This particular operation occurs because the next instruction (in the scheduler routine) is expected to be an REI instruction. The REI pops the two longwords, verifies the PSL format, and inserts the two longwords into the appropriate registers.

The only occurrence of a LDPCTX instruction in the entire \mbox{VMS} system is the one shown in Figure 8-7, the second half of the rescheduling interrupt service routine.

CHAPTER 9

PROCESS CONTROL AND COMMUNICATION

VMS provides many services that allow multiple processes to communicate and allow one process to control the execution of another. Event flags are the most primitive control and communication tool available (in terms of amount of information). Other communication techniques include logical names, mailboxes, global shared data sections, and shared files. System services allow a process to alter some of its parameters (such as name or priority). Other services allow a process to affect the scheduling state of itself or another process. A summary of process control system services is listed in Table 9-1.

9.1 EVENT FLAG SERVICES

Event flags are used within a single process for synchronization of I/O requests, \$GETJPI system service calls, and timer requests. They can also be used either within a single process or among several processes in the same group as application-specific synchronization tools. System services are provided to read, set, or clear collections of event flags. Other services allow a process to wait for one or a collection of event flags.

9.1.1 Local Event Flags

Each process has available to it 64 local (process-specific) event flags and 64 shareable event flags (among processes in the same group). The 64 local event flags are stored directly in the software PCB, at offsets PCB\$L_EFCS and PCB\$L_EFCU (Figure 9-1). Local event flags 0 to 31 are located in longword PCB\$L_EFCS. Local event flags 32 to 63 are located in longword PCB\$L_EFCU.

9.1.2 Common Event Flags

Common event flag clusters do not initially exist. They must be created by the first process that calls the Associate Event Flag Cluster system service for a given cluster. This service allocates a structure called a common event block (Figure 9-2) from nonpaged pool and loads its address into the PCB pointer field (either PCB\$L_EFC2P or PCB\$L_EFC3P). The common event block is linked into a system wide list of common event blocks located by global listhead SCH\$GQ_CEBHD (Figure 9-3).

Table 9-1
Summary of Process Control System Services

Service Name	Affect Other Processes	Privilege Checks
Create Common Event Flag Cluster Delete Common Event Flag Cluster	Same group only	PRMCEB (for permanent clusters only) PRMCEB
Wait for Single Event Flag Wait for Logical AND of Event Flags Wait for Logical OR of Event Flags		
Hibernate Wake	No (1) YES	None GROUP or WORLD
Schedule Wakeup Cancel Wakeup	YES YES	GROUP or WORLD GROUP or WORLD
Suspend Resume	YES YES	GROUP or WORLD GROUP or WORLD
Exit Forced Exit	No YES	None GROUP or WORLD
Create Process	YES	DETACH for other than subprocesses
Delete Process	YES	GROUP or WORLD
Set AST Enable Set Power Recovery AST Set Priority Set Process Name Set Resource Wait Mode Set Swap Mode Set System Failure Mode	No No YES No No (2) No (2) No (2)	Access Mode Check Access Mode Check GROUP or WORLD None None PSWAPM Access Mode Check
Get Job/Process Information	YES	GROUP or WORLD

- (1) As part of the Create Process system service, a process can specify that the process being created hibernate before the specified image executes.
- (2) These three features can be specified as a part of the Create Process system service.

As additional processes associate with this cluster, the CEB list is searched in order to locate the CEB, the event flag cluster pointers in their PCBs are updated, and the reference count for that cluster is updated. As processes disassociate from a cluster (with the \$DACEFC system service), the reference count is decremented. When the reference count for a temporary cluster goes to zero, the cluster is automatically deleted and the CEB deallocated.

Permanent clusters must be explicitly deleted (\$DLCEFC system service) in order to cause the CEB to be deallocated when the reference count goes to zero. Alternatively, permanent clusters can continue to exist without requiring that they be associated with any processes. In fact, the only operation performed by the Delete Common Event Flag Cluster system service is to turn off the CEB\$V_PERM bit. (If the reference count of the cluster is zero when the permanent bit is turned off, the cluster is deleted.)

Software PCB						
SQFL						
SQBL						
W	EFC	STATE				
-						
	EFWM					
	EF(·				
	EF(
	EFC					
	EFC					
	EFC	J.				
		-				
F		-				
<u> </u>		-				
一		-				

Figure 9-1 Software PCB Fields That Support Event Flags




Figure 9-2 Layout of Common Event Block

9.1.3 Event Flag Wait States

Processes are placed into event flag wait states implicitly

- by executing a \$QIOW system service,
- by using the RMS services as synchronous operations, the usual way they are called,
- or explicitly by executing one of the three event flag wait services (\$WAITFR, \$WFLOR, \$WFLAND).

SCH\$GQ__CEBHD:: **CEB** Wait Queue **PCB PCB CEB Name** CEB **Wait Queue PCB CEB Wait Queue PCB** PCB CEB No processes waiting **Wait Queue** for flags in this common event flag cluster

Figure 9-3 Common Event Flag Wait Oueues

If the flag or flags in question are already set, the system service immediately returns successfully to its caller. Otherwise, the process is placed into either a local or common event flag wait state. The saved PC in the hardware PCB is backed up by 4 (Chapter 8) to allow ASTs to be delivered to the process while it is waiting for the flag(s) to be set. The event flag cluster number (0 or 1 for local clusters and 2 or 3 for global clusters), indicating which flags are being waited for, is stored in the PCB (at offset PCB\$B WEFC). The list (mask) of event flags being waited for is stored (in one's complement form) in PCB\$L EFWM.

 If the process is waiting for a single event flag (SYS\$WAITFR), the PCB\$L_EFWM mask contains a l in every bit except the bit number corresponding to the flag being waited for.

- If the process is waiting for any one of several flags to be set (SYS\$WFLOR), the PCB\$L_EFWM mask contains the one's complement of the mask passed to the SYS\$WFLOR system service. (The \$WAITFR mask is thus a special case of a wait for any one of a group of flags to be set.) If any of the flags in the requested mask is set when \$WFLOR is called, the process is not placed into a wait state. Instead, the service immediately returns a success code to its caller.
- If a process calls the \$WFLAND system service, indicating a wait for all flags in a given mask to be set, the wait mask is modified so that event flags that are set when the service is called are not represented in the wait mask. In addition, a bit in the process status longword (PCB\$V_WALL in PCB\$L_STS) is set, indicating that all flags represented by the mask must be set before the wait is satisfied.

There exist two local event flag wait states (LEF and LEFO) and two corresponding wait queue listheads (SCH\$GQ_LEFWQ and SCH\$GQ_LEFOWQ) for the entire system. On the other hand, there exists one common event flag wait queue listhead for each common event cluster that currently exists. Each common event flag wait queue listhead is located in the corresponding common event block (Figure 9-2) and has the same overall structure as any of the other wait queue listheads (Figure 8-4).

9.1.4 Setting and Clearing Event Flags

Event flags can be set directly by a process by calling the Set Event Flag system service. A process could use this service at AST level to communicate with its mainline code. It can also set common event flags to communicate with other processes. Event flags are also set in response to I/O completion, timer expiration, and delivery of a \$GETJPI request. Both the system service and the special paths call the same routine (SCH\$POSTEF) to perform the actual event flag setting and check for possible scheduling implications.

The operation of SCH\$POSTEF depends on what kind of event flag is being set.

- If the event flag that is being set is local, a check is made to determine whether this flag satisfies the process's wait request. For a \$WFLOR call, this flag merely has to match one of the flags being waited for. For a \$WFLAND call, all of the flags being waited for must be set in order to satisfy the process's wait request and report an event to the scheduler.
- When a common event flag is set, the list of PCBs in the common event block is scanned to determine if any of the processes waiting for flags in this cluster satisfy their wait request as a result of setting this flag. A system event is reported for each such process.

All such processes are made computable. If the priority of any one of them is greater than the priority of the currently executing process, a rescheduling interrupt is requested. As with all other cases in the system where several processes become computable as a result of the same system wide event,

the process with the highest software priority will be selected for execution.

For common event flags located in shared memory, there is one more level of complication. The event flag must be set in the master CEB located in shared memory and other processors connected to this shared memory unit must be notified that a shared memory common event flag was just set. (Shared memory common event flag data structures are discussed at the end of this chapter. Other shared memory data structures are described in Chapter 11.)

Any other processor connected to the same global event flag cluster receives initial notification through an MA780 interrupt. The interrupt service routine determines that the interrupt was due to an event flag in shared memory getting set, copies the entire set of event flags from the master CEB to the slave CEB, and checks whether any of the processes waiting for flags in this cluster are now computable.

9.1.4.1 Other Event Flag Services - The Clear Event Flag system service simply clears the event flag

- in the software PCB for a local event flag,
- in the common event flag block for a regular common event flag, and
- in the master CEB only for common event flag clusters located in shared memory. It is not necessary to copy the set of flags from the master CEB to the slave CEBs on other processors when an event flag is cleared for the following two reasons.
 - The event flag wait services only use the master CEB when checking whether to place a process into a wait state or return immediate success.
 - The event flag posting routine copies the master set of flags to the local slave CEB before testing whether any process wait requests are satisfied. The master set of flags is copied into all other slave CEBs as a result of notifying other processors that a flag has been set.

The Read Event Flag system service is simply informational. It has no effect on the computability of any process on any processor. The event flag cluster is read from the same destinations as those affected by the Clear Event Flag system service.

- Local event flag clusters are read from the software PCB.
- Regular common event flag clusters are read from the CEB.
- Common event flag clusters located in shared memory are read from the master CEB located in shared memory.

9.2 AFFECTING THE COMPUTABILITY OF ANOTHER PROCESS

In any multiprocessing application, it is necessary for one process to control whether and when other processes in the application can execute. VMS contains several services that provide this control.

9.2.1 Common Event Flags

Common event flags described in the previous section are one method of synchronization control. One process can reach a critical point in its execution and wait on a global event flag. Another process can allow this process to continue its execution by setting the flag in question.

Common event flags are also used as semaphores for more complicated forms of interprocess communication that use logical names or global sections.

9.2.2 Process Control Services

Several system services allow one process to directly alter the scheduling state of another process.

9.2.2.1 Privilege Checks - All system services that permit one process to directly affect another allow the process to be specified by either process name or by process ID. In either case, VMS must determine whether the specified process exists and whether the caller has the privilege (GROUP or WORLD) to affect the other process. This work is centralized in a routine called EXE\$NAMPID that is called by all such system services.

If the specified process exists, and the caller is suitably privileged (GROUP or WORLD) to affect the specified process, EXE\$NAMPID returns successfully (at IPL 7) with the PCB address of the specified process in R4. Note that this return condition alters the contents of R4, which usually contains the caller's PCB address. A second important item associated with EXE\$NAMPID is that if a process is designated by name, and if a Process ID argument is present (the only case here occurs when a zero is passed by reference), the PID of the specified process will be returned to the caller at the designated location.

9.2.2.2 Process Creation and Deletion - An obvious first step in a multiprocess application requires that a controlling process create other processes for designated work. These processes may be deleted when they have completed their work or they may exist in some wait state in anticipation of additional work. The detailed operation of process creation is described in Chapter 17. Process deletion is described in Chapter 19.

9.2.2.3 Hibernate/Wake - There are two different ways that a process can be temporarily halted, called hibernation and suspension. The differences between these two wait states are listed in the $\frac{VAX/VMS}{VAS}$ System Services Reference Manual (in Table 7-2 in that manual).

A process can only put itself into the hibernate state. (That is, a process cannot put another process into the HIB state.) If the wake pending flag is not set (this flag check also clears the flag), indicating that an associated wake has not preceded the hibernate call, the process is placed into the hibernate wait state. As described in the previous chapter, the saved PC is backed up by 4 so that the process will be put back into the hibernate state in case it receives ASTs while it is hibernating. (Note that the check of the wake pending flag by the Hibernate system service includes the case where a process first hibernates and then is awakened by a Wake call issued from an AST.)

The Wake system service is the complementary service to Hibernate. A process may awaken itself (by calling Wake from an AST) or it may be awakened because another process called Wake with either the name or the process ID of the target process. This service sets the wake pending flag in the software PCB and reports the awakening event to the scheduler. The process is removed from the HIB or HIBO queue and placed into the COM or COMO state in the queue corresponding to its updated priority. (A Wake event results in a priority boost class of PRI\$ RESAVL, which is equivalent to a boost of 3.)

The next time the process executes, the hibernate service executes again (because the PC was backed up by 4). Because the wake pending flag is now set, the process returns immediately from the hibernate call (with the wake pending flag now clear). Notice that if the process is in any state other than HIB or HIBO when it is awakened, the net result is to leave the wake pending flag set with no other change in its scheduling state.

9.2.2.4 Suspend/Resume - Process suspension is slightly more complicated internally than hibernation because a process can be placed into the SUSP state by other processes. The scheduling philosophy of VMS, illustrated in Figure 8-5, assumes that processes enter various wait states from the state of being the current process and in no other way. This assumption requires that the process being suspended (the target) become current, replacing the currently executing process, the caller of the Suspend system service.

VMS accommodates this scheduling constraint by using a special kernel AST, the same tool that it uses when it needs access to a portion of process address space. In this case, it is not the process address space that is so important. Rather, the process must first be made current before it is placed into the SUSP state.

9.2.2.4.1 Process Suspension - Process suspension occurs in two pieces. The portion of the service that executes in the context of the caller sets the suspend pending bit in the software PCB of the target process and queues the special kernel AST (the routine that performs the actual suspension) to that process. This implementation includes the special case where a process suspends itself.

Through the normal scheduling selection process, the target process eventually executes. The special AST that performs the suspension executes first unless there are previously queued special kernel ASTs. This AST first checks (and clears) the resume pending flag in PCB\$L STS. (This check avoids the deadlock that could otherwise occur if the associated Resume preceded the Suspend.) If the resume pending flag is set, the process simply clears the suspend pending bit, returns from the AST, and continues with its execution.

Otherwise, it is placed into the SUSP wait state. The saved PSL contains IPL 2, preventing delivery of ASTs while a process is suspended. (In addition, the AST system event is ignored for processes in either the SUSP or the SUSPO state.) The saved PC is an address within the suspend special kernel AST. When the process is resumed (the only way that a suspended process can continue with its execution), it reexecutes the check of the resume pending flag, which is now set, causing the process to return successfully from the special AST.

9.2.2.4.2 Operation of the Resume System Service - The Resume system service is very simple. The resume pending flag in PCB\$L_STS of the target process is set and (if the target process of the Resume is in either the SUSP or SUSPO state) a resume event is reported to the scheduler. As with all other system events, this report may result in a rescheduling pass, a request to wake the swapper process, or nothing at all.

9.2.2.5 Exit and Forced Exit - The Exit system service terminates the currently executing image. If the process is executing a single image (it is neither an interactive nor batch job), image exit usually results in process deletion. A detailed discussion of the Exit system service, including the calling sequence of termination handlers, is discussed in Chapter 18.

The Force Exit system service is a tool that allows one process to execute the Exit system service on behalf of another process. The service simply sets the force exit pending flag in PCB\$L_STS and queues a user mode AST to the target process. This AST, executing in user mode, calls the Exit system service after clearing the AST active flag by executing a

CHMK #ASTEXIT

instruction (Chapter 5). The call to Exit is executed in the context of the target process. Execution proceeds in exactly the same manner as it would if the target process had called Exit itself.

9.2.3 Miscellaneous Process Attribute Changes

Finally, there are several system services that allow a process to alter its characteristics, such as its response to system service failures, its software priority, and its process name. Some of these changes (such as priority elevation or swap disabling) require privilege. The Set Priority system service is the only service described in this section that can be issued for a process other than the caller.

9.2.3.1 Set Priority - The Set Priority system service allows a process to alter its own software priority or the priority of other processes that it is allowed (through GROUP or WORLD privileges) to affect. If a process has the ALTPRI privilege, it can change priority to any value between 0 and 31. A process without this privilege is restricted to the range between 0 and its own base priority, implying that a nonprivileged process can lower but not raise its software priority. (Because VMS does not keep a permanent copy of the process priority obtained from the authorization record, a nonprivileged process that lowers its software priority cannot raise it back to its authorized value without logging out.)

For most scheduling states (everything except COM, COMO, and CUR), the Set Priority system service simply changes the base software priority in the software PCB (at offset PCB\$B_PRIB). If a process alters its own priority, not only its base but also its current priority (at offset PCB\$B_PRI) is changed. When the priority of a computable process (either COM or COMO) is altered, the process is removed from the COM or COMO queue corresponding to its current priority and placed into a COM or COMO queue corresponding to its new priority (the new base with a boost of 2). In addition, the scheduler is notified. If the new process priority (new base plus a boost of 2) is greater than or equal to the current priority of the current process, a rescheduling interrupt is requested.

9.2.3.2 Set Process Name - The Set Process Name allows a process to change its process name. The new name cannot contain more than 15 characters. If no other process in the same group has the same name, the new name is placed into the software PCB (at offset PCB\$T_LNAME). (Note that this service allows more flexibility in establishing a process name than is available from the usual channels, such as the authorization file or a \$JOB card. This is because there are no restrictions imposed by this service on characters that can make up the process name.)

9.2.3.3 Process Mode Services - There are several miscellaneous system services whose only action is to set or clear a bit in some field in the software PCB. In particular, the software PCB contains a status longword (not to be confused with the hardware entity; the PSL or processor status longword) that records the current software status of the processor. Table 9-2 lists each of the flags in this longword, and the direct or indirect ways that these flags can be set or cleared.

The Set Resource Wait Mode, Set System Service Failure Exception Mode, and Set Swap Mode system services all set (or clear) bits in this status longword. The ability to disable swapping is protected by the PSWAPM privilege. The other two services require no privilege. Several other system services (such as \$DELPRC, \$FORCEX, \$RESUME, or \$SUSPND) set or clear bits in the status longword as an indication of their primary operation.

The Set AST system service sets or clears (enables or disables) delivery of ASTs for a given access mode. The AST enable flags are stored at offset PCB\$B_ASTEN. The use of these flags is discussed in Chapter 5.

Symbolic Name	Meaning of Flag if Set	Flag Set by	Flag Cleared by
PCB\$V_RES PCB\$V_DELPEN PCB\$V_FORCPEN PCB\$V_INQUAN PCB\$V_PSWAPM PCB\$V_SSFEXC PCB\$V_SSFEXC PCB\$V_SSFEXCE PCB\$V_SSFEXCU PCB\$V_SSRWAIT PCB\$V_SUSPEN	Process is resident (in the balance set) Process deletion is pending Forced exit is pending Process is in its initial quantum (following inswap) Process swapping is disabled Resume is pending (skip suspend) Enable system service exceptions for kernel mode Enable system service exceptions for executive mode Enable system service exceptions for supervisor mode Enable system service exceptions for user mode Disable resource wait mode Suspend is pending	Swapper \$DELPRC \$FORCEX \$WAPPER \$SETSWM, \$CREPRC \$RESUME \$SETSFM	Swapper Image and process rundown Quantum end routine \$SETSWM Suspend special AST \$SETSFM, process rundown \$SETSFM, process rundown \$SETSFM, process rundown \$SETSFM, image and process rundown \$SETSFM SETSFM Suspend special AST
PCB\$V_WAKEPEN	Wake is pending (skip hibernate)	\$WAKE, expiration of scheduled wakeup	\$HIBER
PCB\$V_WALL PCB\$V_BATCH PCB\$V_NOACNT	Wait for all event flags in mask Process is a batch job Do not write an accounting record for this process	\$WFLAND \$CREPRC \$CREPRC	The next \$WFLOR or \$WAITFR
PCB\$V_SWPVBN PCB\$V_ASTPEN	Modified page write to the swap file is in progress AST is pending (No longer used)	Modified page writer	Modified page writer
PCB\$V_PHDRES PCB\$V_HIBER PCB\$V_LOGIN PCB\$V_NETWRK	Process header is resident Hibernate after initial image activation Login without reading the authorization file Process is a network job	Swapper \$CREPRC \$CREPRC \$CREPRC	Swapper
PCB\$V_PWRAST PCB\$V_NODELET	Process has declared a power recovery AST Do not delete this process (Not used)	\$SETPRA	Routine that queues recovery ASTs, image and process rundown

9.3 INTERPROCESS COMMUNICATION

In any application involving more than one process, it is necessary for data to be shared among the several processes or for information to be sent from one process to another. VMS provides several services that accomplish this information exchange. The services vary in the amount of information that can be transmitted, the transparency of the transmission, and the amount of synchronization provided by VMS.

9.3.1 Event Flags

Global or common event flags can be treated as a method for several processes to share single bits of information. In fact, the typical use of common event flags is as a synchronization tool for other more complicated communication techniques. The internal operations of common event flags are described in the beginning of this chapter.

9.3.2 Mailboxes

Mailboxes provide the most transparent form of communication provided by VMS. Mailboxes are I/O devices in that they are written to and read from by the normal VMS I/O system, either through RMS or with the \$QIO interface. Although process-specific or system-wide parameters may control the amount of data that can be written to a mailbox in one operation, there is no limit in the total amount of information that can be passed through a mailbox with a series of reads and writes.

There are two forms of synchronization provided for mailbox I/O. Because mailboxes are I/O devices, a simple but restrictive technique would have the receiving process issue a read from the mailbox and wait until the read completes. This could not occur until the process writing to the mailbox completed its transmission of data. The limitation of this technique is that the receiving process cannot do anything else while it is waiting for data. Even if the process issues asynchronous I/O requests, an I/O request must be outstanding at all times in order to receive notification when some other process writes to the mailbox. In some applications, these limitations may be acceptable and so this technique can be used.

Other applications may have a receiving process that can perform different tasks, depending on the information available to it. Putting such a process into a wait state for one task prevents it from servicing any of its requests. For such applications, VMS provides a special \$QIO request called Set Attention AST that allows a process to receive notification through an AST when anyone writes into its mailbox. This technique allows a process to continue its mainline processing and handle requests from other processes only when such work is needed, without having an I/O request outstanding at all times.

9.3.3 Logical Names

Logical names (Chapter 26) are used extensively by VMS to provide total device independence in the I/O system. However, logical names can be used for many other purposes as well. Specifically, one process can pass information to another process by creating a logical name (in the group or system table) with information stored in the equivalence string. The receiving process simply translates the name to retrieve the data.

Although some form of synchronization is provided by an error return (SS\$_NOTRAN) from the Translate Logical Name system service, processes using such a technique should use event flags (or an equivalent method) to synchronize this communication technique. One use of this technique where synchronization is not required occurs when a process creates a subprocess or detached process and passes it data in the equivalence strings for SYS\$INPUT, SYS\$OUTPUT, or SYS\$ERROR. In this case, there is no possibility for the translation to occur before the creation.

9.3.4 Global Sections

Global sections provide the fastest method for one process to pass information to another process. Because the two processes have the data area mapped into their address space, no movement of data takes place. Instead, the method provides for a sharing of the data. The method is not transparent in that each process must map the global section that will be used to share data. In addition, the processes must perform their own synchronization to prevent the receiver from reading data before it has been made available by the sender. Common event flags are one method for accomplishing this although processes could use access flags in the section itself.

9.3.5 Interprocessor Communication with the MA780

VMS support for the MA780 shared memory unit provides a transparent communication path for interprocess communication even when processes are located on different processors connected through a shared memory unit (MA780). The three communication paths provided are common event flags, mailboxes, and global sections.

Each of these entities is described by a name. When a process connects to one of them (with the Associate Common Event Flag Cluster system service, the Create Mailbox system service, or the Create and Map Section or Map Global Section system services), a logical name translation is performed on the name of the object. If the equivalence name is of the form

shared-memory-name:object-name

the service makes the appropriate connection between the process and the data structure describing the object that exists in shared memory. If the shared memory data structure does not exist, it is created. (Map Global Section does not create global sections that do not exist.) The data structures that VMS uses to describe shared memory are pictured in Chapter 11. In addition, memory management data structures, including those structures that describe shared memory global sections, are found in that chapter.

- For a common event flag cluster in shared memory, the event flag cluster in the software PCB (PCB\$L_EFC2P or PCB\$L_EFC3P) points to the slave CEB for this processor. The slave CEB contains information that describes the master CEB that is located in the shared memory (Figure 9-4).
 - If the slave CEB already exists, the system service simply points the PCB to the CEB.
 - If the slave CEB does not exist but the master does (there are currently no references to this cluster on this CPU), then a slave CEB is created, the address of the master is stored in the slave, and the address of the slave is stored in the PCB.
 - If the master CEB does not exist either, it is created first in the shared memory. Then the slave is created and execution proceeds as described in the previous case.

The way in which common event flags are set and cleared is described in the beginning of this chapter. The differences between shared memory common event blocks (master and slave) and local memory common event blocks are pictured in Figure 9-5. (A local memory common event block is pictured in Figure 9-2.)

- For a mailbox in shared memory, there are also three cases.
 - If the mailbox already exists on this port, the Create Mailbox system service simply assigns a channel to it. This means that the UCB pointer in an available Channel Control Block is loaded with the address of the UCB describing this shared memory mailbox.
 - If the mailbox is being created on this node for the first time, a UCB is allocated and loaded with parameters that describe the mailbox. A bit is set in a mailbox dependent field indicating that this mailbox UCB describes a mailbox in shared memory. Finally, the address of the shared memory mailbox control block is loaded into the UCB.
 - If the shared memory mailbox control block (Figure 16-2) does not exist (this is the initial creation of the mailbox), it is created before the rest of the operations described in the previous step are performed.

Shared memory mailbox data structures are pictured in Figures 16-2 and 16-3. Mailbox creation is described in more detail in Chapter 16.




Figure 9-4 Relationship Between Master and Slave CEB

The master CEB resides in

shared memory Valid and Interlock Bits Unused Status Type Size Unused **Event Flags** Unused Unused Inter-Deletor Creator Number processor of Processes Port Port Lock **UIC of Creator** The slave CEB resides in Unused **Protection Mask** processor local memory Count Same as **Local Memory Cluster Name** (up to 15 characters) **Common Event Block** (counted ASCII string) **VA of Processor 0 Slave CEB VA of Shared Memory Control Block** Index to **Master CEB VA** of Processor N Slave CEB **VA of Master CEB** Processor 0 Processor 1 **Reference Count Reference Count Processor N** Processor N-1 **Reference Count Reference Count**

Figure 9-5 Shared Memory Common Event Flag Data Structures

• For a global section in shared memory, a special global section descriptor is allocated that describes the global section in shared memory. Unlike global sections that exist in local memory, there are no global page table entries set up for global sections in shared memory.

When a process maps to the shared memory global section, its process page tables are set up contain the PFNs of the shared memory pages and marked as valid. Such pages are not counted against the process working set. That is, pages in shared memory do not page. They are always valid. This allows them to be described with a simple descriptor that is contained in the global section descriptor, rather than a set of global page table entries required for global pages that exist in local memory. Memory management data structures are described in Chapter 11. The memory management system services are discussed in Chapter 13.

CHAPTER 10

TIMER SUPPORT

There are several activities that require either the time of day and date or the measurement of an interval of time. The support for time-related activities is implemented both in the VAX-11 hardware and in VAX/VMS.

10.1 TIMEKEEPING IN VAX/VMS

Two hardware clocks are updated at regular intervals, the interval clock and the time-of-day clock. These clocks are used by VMS to manage two different times, the system time and the time because the system was last bootstrapped. Additionally, the software timer provides timer services such as scheduled wakeups by maintaining a time-ordered queue of requests and delivering them as the expiration times occur.

10.1.1 Hardware Clocks

The hardware clocks are a set of processor registers that are used or updated regularly by timing circuitry. Initialization, calibration, and interpretation of the registers are performed by VMS routines during system initialization and normal operations.

The processor registers that implement the hardware clocks are summarized in Table 10-1, along with the memory locations that implement the various software time values.

10.1.1.1 Interval Clock - The interval clock is implemented as a set of three 32-bit processor registers. The clock "ticks" at one microsecond intervals with an accuracy of at least 0.01% (less than nine seconds per day). The frequency at which the interval clock causes an interrupt is determined by the value in one of the processor registers, PR\$_NICR.

The three interval clock registers (Table 10-1) are used as follows.

1. The interval clock control/status register (PR\$_ICCS) controls the interrupt status of the interval clock. This register is set by the CPU hardware and then reset by the hardware clock interrupt service routine (Section 10.2) each time the interval clock interrupts.

Table 10-1
VAX/VMS Hardware Clocks and Software Timers

Name	Use	Size (bits)	Units	Frequency	Updated by
PR\$_ICR	Interval clock	32	1 microsecond	1 microsecond	CPU hardware
PR\$_NICR	Next interval	32	1 microsecond	(Note 1)	System initialization
PR\$_ICCS	Interval clock control/status	32	control/status bits	10 milliseconds	Hardware clock interrupt service routine
PR\$_TODR	Time-of-day clock	32	10 milliseconds	10 milliseconds	CPU hardware, \$SETIME system service
EXE\$GQ_SYSTIME	System time	64	100 nanoseconds	10 milliseconds	Hardware clock interrupt service routine, \$SETIME system service
EXE\$GL_ABSTIM	System absolute time	32	1 second	l second	System initialization, EXE\$TIMEOUT repeating system subroutine
EXE\$GL_TODR	Time-of-year base value	32	10 milliseconds	(Note 2)	\$SETIME system service
EXE\$GQ_TODCBASE	Time-of-year base value (in system time format)	64	100 nanoseconds	(Note 2)	\$SETIME system service

(1) PR\$_NICR is written only at system initialization time.

10-2

- (2) $EXE\$GL_TODR$ and $EXE\$GQ_TODCBASE$ are modified only when
 - the time-of-day is changed by a \$SETIME system service request (either explicitly or as an integral part of the system bootstrap operation) or
 - the PR\$ TODR has been lost due to a prolonged power failure.

- 2. The next interval count register (PR\$_NICR) defines how often the interval clock will cause a hardware interrupt. During system initialization, the routine INIT loads this processor register with a value of -10000. This defines the hardware clock interrupt interval to be 10 milliseconds (10000 microseconds).
- 3. The interval count register (PR\$_ICR) is incremented every microsecond from the PR\$_NICR value toward zero. When PR\$_ICR becomes zero, the register overflows, causing the following actions.
 - a. The PR\$_NICR value is copied into PR\$_ICR to define the next interval.
 - b. The PR\$_ICCS register is set to indicate the overflow condition. This operation causes a hardware interrupt (IPL 24) to occur, serviced by the hardware clock interrupt service routine.

The PR\$_ICCS is reset by the hardware clock interrupt service routine to indicate servicing of the interrupt and reenabling of the hardware clock.

10.1.1.2 Time-of-Day Clock - The time-of-day clock is a hardware component consisting of one 32-bit processor register and a battery backup supply for at least 100 hours of operation. The time-of-day clock has an accuracy of at least 0.0025% (about 65 seconds per month) and a resolution of 10 milliseconds. The base time for the time-of-day clock is 00:00:00.00 o'clock of January first of the current year. The time-of-day clock overflows after 497 days.

The presence of the time-of-day clock option is determined at system initialization time. If the contents of the time-of-day clock are valid, the initialization process, SYSINIT, will not prompt the operator for the time.

Values in PR\$_TODR are biased by 10000000 (hex). Values smaller than this indicate loss of power or time-of-day overflow, conditions causing the time-of-day clock to be reset by operator input (through the \$SETIME system service).

Because the time-of-day clock has a better accuracy than the interval clock, the time-of-day clock is used for recalibrating the system time at system initialization and at other times when the \$SETIME system service is called (Section 10.1.3).

10.1.2 Software Time

Software time is managed by VMS routines as a result of changes in the hardware clocks. The system time is defined by a quadword value measuring the number of 100 nanosecond intervals since 00:00 o'clock, November 17, 1858 (the time base for the Smithsonian Institution astronomical calendar). EXE\$GQ_SYSTIME (Table 10-1) is updated every 10 milliseconds by the hardware clock interrupt service routine (Section 10.2). This quadword is the reference for nearly all time-related software activities in the system. For example, the

\$GETTIM system service simply writes this quadword value into a user-defined buffer.

EXE\$GL_ABSTIM measures the number of one second intervals that have elapsed since the system was last bootstrapped. This absolute time is used to periodically check for I/O device timeouts and is also the value for "system uptime" interpreted and displayed by the \$SHOW SYSTEM DCL command.

EXE\$GQ_TODCBASE contains the quadword system time value equivalent to the base time for the time-of-day clock. EXE\$GL_TODR contains the PR\$_TODR value equivalent to the base time of the time-of-day clock. The base time values represent the more recent of

- 00:00 o'clock of January 1 of the current year, or
- the last time that the time-of-day was redefined by \$SETIME.

EXE $\$GL_TODR$ (as with PR $\$_TODR$) is biased by a factor of 10000000 (hex).

10.1.3 Set Time System Service

The \$SETIME system service allows a system manager or operator to change the system time while VMS is running. This may be necessary because of a power failure longer than the battery backup time of the time-of-day clock or because of changes between standard and daylight saving time, for example. The new system time (absolute time, not relative time) is passed as the optional single argument of the system service. \$SETIME is also invoked during system initialization to reset the system time (and possibly the time-of-day clock).

If the requesting process does not have the process privileges OPER and LOG_IO, the routine returns with an SS\$_NOPRIV error status code. If the input quadword cannot be read, the routine returns with an SS\$_ACCVIO error status code.

10.1.3.1 \$SETIME System Time Recalibration Requests - If no argument was passed to the system service or the time argument is a zero value, then the request is considered a recalibration request. The following actions take place.

1. The next system time, EXE\$GQ_SYSTIME, is computed by the following equation:

EXE\$GQ_SYSTIME and EXE\$GQ_TODCBASE are quadword "system" times in units of 100 nanoseconds. PR\$_TODR and EXE\$GL_TODR are longword "time-of-day" times in units of 10 milliseconds. The multiplier of 100000 represents the number of 100 nanosecond intervals in 10 milliseconds.

 Each element in the timer queue (Section 10.3.2) has its absolute expiration time adjusted by the difference between the previous system time and the new system time.

For timer requests that expressed their expiration time as an interval, this recalibration causes each timer request to expire after the same interval as originally requested.

For timer requests that expressed their expiration time as an absolute time, this recalibration causes the expiration time to be readjusted just as the system time was readjusted. Such requests will expire at a different time than originally requested. However, the interval between the original system time and the original request time is identical to the interval between the new system time and the new expiration time.

3. The entire collection of system parameters, including EXE\$GQ_TODCBASE and EXE\$GL_TODR, is written back to the system image file.

10.1.3.2 \$SETIME Time-of-Day Readjustment Requests - If a nonzero time value is supplied as an argument to \$SETIME, then the following operations occur.

- 1. The input argument, specified in "system time units" of 100 nanoseconds, is converted into "time-of-day units" (the number of 10 millisecond intervals after 00:00 o'clock of January 1 of the base year).
- 2. The converted specified time is written into PR\$_TODR and EXE\$GL_TODR.
- 3. The unconverted specified time is written into EXE\$GQ TODCBASE and EXE\$GQ SYSTIME.
- 4. Finally, the timer queue is updated and the new values for the time-of-day clock base are written to the system image file (along with the system parameters). (See steps 2 and 3 described above in Section 10.1.3.1).

10.2 HARDWARE CLOCK INTERRUPT SERVICE ROUTINE

The hardware clock interrupt service routine, EXE\$HWCLKINT in module TIMESCHDL, services the IPL 24 hardware interrupt signalled when the interval clock, PR\$_ICR, reaches zero. The interval clock is set (through PR\$ NICR) to interrupt every 10 milliseconds.

The hardware clock interrupt service routine has two major functions.

- updating the system time (and possibly process accounting)
- and checking the timer queue for timer events to be reported now.

10.2.1 System Time Updating

The updating of the system time and the potential updating of process accounting fields requires several distinct actions.

- The PR\$_ICCS register is reset to indicate the servicing of the interrupt and the reenabling of the hardware clock.
- 2. The system time, EXE\$GQ_SYSTIME, is updated by adding the equivalent of 10 milliseconds to the quadword value.
- 3. If the hardware clock interrupts while a process is executing (the former current stack was not the interrupt stack), then the accumulated CPU utilization and quantum value are incremented in the process header. The quantum value is used to determine quantum end (Section 10.3.1 and Chapter 8). If the quantum value reaches zero, an IPL 7 software interrupt, serviced by the software timer routine, is requested. The check for whether the interrupt occurred while already on the interrupt stack prevents a process from being charged for CPU time that the system was using to service interrupts.

10.2.2 Timer Queue Testing

The timer queue is discussed with the software timer in the next section. The hardware clock interrupt service routine has the responsibility to determine if the software timer must be requested to service the timer queue. If the first timer queue element has an expiration time less than or equal to the newly updated system time, then the timer event is due. The software timer routine is requested through the IPL 7 interrupt.

10.3 SOFTWARE TIMER INTERRUPT SERVICE ROUTINE

The software timer interrupt service routine, EXE\$SWTIMINT in module TIMESCHDL, is invoked through the IPL 7 software interrupt. The software timer is requested because either the first timer queue element must be serviced or the current process has reached quantum end.

If the system time, EXE\$GQ_SYSTIME, is greater than or equal to the expiration time of the first element in the timer queue, then the timer event is due. The comparison with the system time must be performed at IPL 24 to block the hardware clock interrupt.

If a timer request is due, then the TQE is removed from the timer queue, the IPL dropped back to IPL\$ TIMER (IPL 7), and one of three sequences of code is performed (depending upon the type of request).

10.3.1 Quantum Expiration

The expiration of the quantum interval for the current process is determined by testing the PHD\$W_QUANT field. This field is incremented by the hardware clock service routine. A zero quantum value indicates quantum expiration. The processing of the quantum end

event is performed by the scheduler in routine SCH\$QEND, which is described in Chapter 8.

10.3.2 Timer Oueue and Timer Queue Elements

Timer requests are maintained in a doubly linked list that is ordered by the expiration time of the requests. EXE\$GL_TQFL and EXE\$GL_TQBL are a pair of longwords (defined in the module SYSCOMMON) that form the listhead of the timer queue. Elements in the timer queue are data structures that are generally allocated from nonpaged dynamic memory and initialized as a result of \$SETIMR system service calls (Section 10.4.1). The allocation of timer queue elements (TQEs) is governed by the pooled job quota JIB\$W_TQCNT.

The format of the timer queue element is shown in Figure 10-1. The link fields (TQE\$L_TQFL and TQE\$L_TQBL), the TQE\$W_SIZE field, and the TQE\$B_TYPE field are characteristic of system data structures allocated from dynamic memory. The TQE\$B_RQTYPE field defines the type of timer request (process timer request, periodic system routine request, or process wake request) and whether the request is a one-time or repeating request (see the list of TQE request types in Figure 10-1). Bit 6 of TQE\$B_RQTYPE is set if an AST is to be delivered when the timer event occurs. This bit is equivalent to the ACB\$V QUOTA bit of the AST control block described in Chapter 5.




Figure 10-1 Layout of a Timer Queue Element

The interpretation of the next three longword fields depends upon whether the request is from a system subroutine or a user process. For system subroutine requests, the fields contain the PC, R3, and R4 register values to be loaded before passing control to the subroutine. For process timer requests, the fields define the process ID of the process to report the event, the address of an AST routine to execute (if requested), and an optional AST parameter.

TQE\$Q_TIME is the quadword absolute system time at which a particular timer event is to occur. TQE\$Q_DELTA is the quadword delta time for repeating requests. The access mode of the requestor is stored in TQE\$B_RMOD. The event flag to set when the timer event occurs is defined by TQE\$B_EFN. The TQE\$L_RQPID contains the process ID of the process that made the initial timer request. (The requesting process is not necessarily the same as the target process.)

If an AST is requested, the timer queue element will be reformatted into an AST control block (ACB) when the event occurs.

10.3.3 Timer Request Servicing

If the TQE is a process timer request (created by a SETIMR system service call and indicated by a TQE B_RQTYPE value of zero), then the following operations are performed.

- 1. The event flag associated with this timer event is set by using the TQE\$L_PID and TQE\$B_EFN fields and invoking the SCH\$POSTEF routine. A software priority increment of three will be applied when the process next executes (Chapter 8).
- If the target process is no longer in the system, the TQE is simply deallocated without further action.
- Otherwise, the JIB\$W_TQCNT quota is incremented to indicate the delivery of the timer event and the impending deallocation of the TQE.
- 4. If an AST was requested (indicated by bit 6 of TQE\$B_RQTYPE), then the TQE\$B_RMOD field is moved to TQE\$B_RQTYPE to reformat the TQE into an AST control block (ACB). The ACB is then queued to the target process, in the access mode of the original timer request, by calling the routine SCH\$QAST (Chapter 5).

When the processing of this timer queue element has been completed, the software timer routine checks to see if another TQE element can be removed from the queue.

Note that process timer requests are strictly one-time requests. Any repetition of timer requests must be implemented within the requesting process.

10.3.4 Scheduled Wakeup

The second type of timer queue element is associated with a request for a scheduled \$WAKE to a hibernating process. This type of request may be either one-time or repeating and may be requested by a process other than the target process.

The following operations are performed for scheduled wake TQEs.

- The target process (indicated by TQE\$L_PID) is awakened by executing the routine SCH\$WAKE. If the target process is no longer in the system, the PCB\$W_ASTCNT quota of the requesting process (TQE\$L_RQPID) is incremented and the control block is deallocated to nonpaged dynamic memory.
- 2. If the request is a one-time request (indicated by a cleared TQE\$V_REPEAT bit in the TQE\$B_RQTYPE field), then the deallocation operation is the same as that described in item 1.
- 3. If the request is a repeating type, then the repeat interval (TQE\$Q_DELTA) is added to the request time (TQE\$Q_TIME), and the timer queue element is reinserted in the timer queue.

The software timer routine then checks to see if the next timer request can also be performed at this time.

10.3.5 Periodic System Procedures

The third type of timer queue element defines a system subroutine request. A request of this type is not the result of any process request, but is a system-requested time-dependent event. The software timer interrupt service routine handles this type of TQE by

- loading R3 and R4 from the TQE\$L_FR3 and TQE\$L_FR4 fields (normally defined as the TQE\$L_AST and TQE\$L_ASTPRM fields) and
- executing a JSB instruction using the TQE\$L_FPC field (normally defined as the TQE\$L PID field).

On return from the system subroutine, the TQE\$V_REPEAT bit is tested. If the bit is set, then the TQE is reinserted in the timer queue using the TQE\$Q_DELTA time field. If the request was a nonrepeating one, then the timer routine immediately checks the timer queue for further TQEs to service. The TQE is not deallocated because these requests do not use dynamic memory. This type of TQE is defined in static nonpaged portions of system space, such as the module SYSCOMMON in the case of the EXE\$TIMEOUT subroutine.

One example of this type of request, a repeating system subroutine request, is the once-per-second execution of the subroutine EXE\$TIMEOUT.

1. The routine SCH\$SWPWAKE is called to possibly awaken the swapper process (Chapter 14).

- The EXE\$TIMEOUT subroutine updates the EXE\$GL_ABSTIM field to indicate the passing of one second of system uptime.
- 3. The routine ERL\$WAKE is called to possibly awaken the ERRFMT process (Chapter 7).
- 4. This subroutine scans the I/O data base for devices that have exceeded their timeout intervals. Drivers for such devices are called at their timeout entry points at device IPL. A path through this subroutine checks for terminal timed reads that have expired.

The TQE for this subroutine is permanently defined in the module SYSCOMMON, and the timer queue is initialized at bootstrap time with this data structure as the first element in the queue.

The terminal driver also uses a repeating system timer routine to implement its modem polling. The controller initialization routine in the terminal driver loads the expiration time field in a TQE in the terminal driver with the current system time, sets the repeat bit, and loads the repeat interval with the SYSBOOT parameter TTYSCANDELTA. When the timer routine expires, it polls each modem looking for state changes.

10.4 TIMER SYSTEM SERVICES

Two system services are used to insert entries in the timer queue, Schedule Wake request (\$SCHDWK) and Set Timer request (\$SETIMR). Both of these services are contained in the module SYSSCHEVT. Two complementary services delete entries from the timer queue, \$CANWAK and \$CANTIM. These system service routines are in the module SYSCANEVT.

10.4.1 \$SETIMR Requests

SETIMR system service calls produce timer queue entries of the single process request type, TQE\$C_TMSNGL. The following steps are performed.

- The event flag specified as an argument to the system service is cleared in preparation for subsequent setting at expiration time.
- 2. The request is checked to make sure that
 - the delta time location is accessible by the requestor,
 - the PCB\$W_ASTCNT of the requesting process is not exceeded (if an AST is to be associated with this timer request), and
 - the JIB\$W TQCNT of the requesting job is not exceeded.
- A timer queue element is allocated from nonpaged dynamic memory and the TQE is initialized from the system service arguments (delta time, request type, and process ID).

- 4. If the expiration time was expressed as an interval (a negative argument), then the absolute expiration time of the request is calculated by adding the delta time of the request to the current system time, EXE\$GQ_SYSTIME. The absolute expiration time is stored in the TQE\$Q_TIME field.
- 5. The JIB\$W_TQCNT field of the pooled job quotas is decremented to indicate the allocation of the TQE.
- 6. The access mode of the system service caller is stored in the TQE\$B_RMOD field. If an AST routine was specified as an argument to the \$SETIMR call, then the process PCB\$W_ASTCNT is decremented to indicate the future AST delivery and bit 6 of TQE\$B_RMOD is set to indicate the AST accounting.
- 7. The AST parameter (request identification) and event flag number arguments are copied to the TQE.
- 8. The TQE is then inserted into the timer queue and the routine returns.

The \$CANTIM system service removes one or more timer queue elements before expiration. Two arguments, request identification/AST parameter and access mode, control the actions taken by this routine.

- The access mode requested is maximized with that of the caller. (That is, no requests can be deleted for access modes more privileged than the caller.)
- Each TQE in the timer queue that meets all of the following criteria is removed and deallocated.
 - The process ID of the \$CANTIM system service caller is the same as the process ID stored in the TQE.
 - The access mode of the caller is at least as privileged as the access mode stored in the TQE.
 - The request identification/AST parameter argument is the same as that stored in the TQE. If the argument value is zero, then all TQEs meeting the first two criteria are removed.

10.4.2 Scheduled Wakeup

The logic for managing scheduled wakeup requests is similar to that for \$SETIMR requests. Two differences are the ability to specify repeating scheduled wakeup requests and the ability to schedule wakeup requests for another process. The following steps create a scheduled wakeup request.

- The target process ID is verified from a system service argument. If the target process is not in the system, the scheduled wakeup request is ignored.
- 2. If the target process exists, and if the current process is suitably privileged (GROUP or WORLD) with respect to it, then the repeat time is tested to determine whether the request is a one-time or repeating scheduled wakeup, TQE\$C_WKSNGL or TQE\$C WKREPT of the TQE\$B RQTYPE field.

- 3. The requested repeat time is formatted for insertion in the TQE. If the repeat time is less than 10 milliseconds, it is increased to that value (the resolution of the hardware clock interrupt).
- 4. A TQE is allocated from nonpaged dynamic memory.
- The repeat time, request type, and target process ID are inserted into the TOE.
- 6. If the initial scheduled wakeup time is expressed as an interval, the the initial absolute expiration time is calculated as in \$SETIMR from the initial delta time and the current system time.
- 7. The ASTCNT quota of the requesting process is decremented to account for the allocation of the TQE.
- 8. The TQE is inserted into the timer queue.

Expiration time will cause a process wakeup to the target process (Section 10.3.4). Deallocation of the TQE occurs after delivery of a one-time scheduled wakeup request or as a result of a \$CANWAK system service call.

The \$CANWAK system service cancels all one-time and repeat scheduled wakeup requests for a target process. Each cancelled TQE is deallocated to nonpaged dynamic memory and the PCB\$W_ASTCNT of the initial requesting process is incremented to indicate the deallocation.

PART IV

MEMORY MANAGEMENT

"I consider that a man's brain originally is like a little empty attic, and you have to stock it with such furniture as you choose.

Now, the skillful workman is very careful indeed as to what he takes into his brain-attic. He will have nothing but the tools which may help him in doing his work, but of these he has a large assortment, and all in the most perfect order. It is a mistake to think that that little room has elastic walls and can distend to any extent. Depend upon it, there comes a time when for every addition of knowledge you forget something that you knew before. It is of highest importance, therefore, not to have useless facts elbowing out the useful ones."

A Study in Scarlet Sir Arthur Conan Doyle

CHAPTER 11

MEMORY MANAGEMENT DATA STRUCTURES

Virtual memory support in VAX/VMS is implemented by several distinct pieces of the executive. The translation-not-valid fault handler (pager) is the exception service routine that responds to page faults and brings process virtual pages into memory on behalf of a process. The swapper process keeps the highest priority computable processes in physical memory, removing those processes that are blocked for some reason in favor of nonresident computable processes. Several system services allow a program to exercise some control over its behavior while it is executing.

The system maintains many tables, some process specific and others system wide, that must be manipulated by the major components of the memory management subsystem. Before we discuss each component, we will describe these tables. The data structures are presented in four separate sections. The process-specific data, found mostly in the process header, is described first. The data that is used to account for physical memory, the so-called PFN data base, is then presented. The special structures that are used for global pages have their process-specific analogues but are put into a separate section. Finally, those structures that support the MA780 shared memory are presented.

11.1 PROCESS DATA STRUCTURES (PROCESS HEADER)

The most important process-specific data structures that are used by the memory management subsystem are contained in the process header (Figure 11-1). The process header contains all of the process-specific data that can be removed from memory when a process is outswapped. The address of the process header is stored in the software PCB.

Figure 11-1 shows the portions of the process header that are of special interest to memory management. Appendix E shows how the sizes of the pieces of the process header are related to the SYSBOOT parameters shown in the figure.

- The PO and Pl page tables are the largest contributor to the size of the process header and contain the complete description of the virtual address space currently being used by the process.
- 2. The working set list describes the subset of process page table entries that are currently valid but can become invalid in the future. PFN-mapped pages and pages in shared memory are valid for the entire time that they are mapped and do not appear in the working set list.

- 3. The process section table contains information used by the pager when a page resides in an image file.
- 4. Because the sizes of the different pieces of the process header vary from system to system, there must be some method of determining where each piece is located. Pointers or indices in the fixed portion of the process header serve this purpose. Process accounting information, some of which is used by the pager or the swapper, is also located in this area.
- 5. There are several arrays that contain information about each process header page. This information is used by the swapper when it is necessary to outswap the process header.




Figure 11-1 Discrete Portions of the Process Header

11.1.1 Process Page Tables

The process page tables are the first step into memory management data structures taken by either hardware or software. The page table entry contents are used by the hardware to translate a virtual address to its physical counterpart. Page table entry contents are also used by the pager when translation fails to determine the physical location of an invalid page.

Figure 11-2 shows the portion of the process header devoted to the PO and Pl page tables. It also shows those fields in the fixed portion that are used to locate different pieces of the PO or Pl page table.

- 1. The PO page table contains page table entries for all pages currently defined in PO space. The number of pages is stored in offset PHD\$L_POLR (and moved into PR\$_POLR by LDPCTX when the process is selected for execution). The virtual page number of the first unmapped page in PO space, the index of the first nonexistent POPTE, is stored at offset PHD\$L FREPOVA.
- 2. In a similar manner, the Pl page table contains page table entries for the pages currently defined in Pl space. Like Pl space itself, the Pl page table grows toward smaller addresses. To simplify the address translation logic, the Pl base register contains the virtual address of the page table entry that would map virtual address 40000000. The Pl length register contains the number of Pl page table entries that do not exist. The virtual page number of the high address end of the unmapped portion of Pl space (Figure 11-2) is stored at offset PHD\$L_FREP1VA.
- 3. The number of page table entries available for the expansion of either PO space or Pl space is stored in offset PHD\$L FREPTECNT. The number of entries here depends on the SYSBOOT parameter VIRTUALPAGECNT, minus the current sizes of the PO and Pl page tables.




Figure 11-2 Process Page Tables

When a process references a virtual address that is not valid, it incurs a page fault, an exception that transfers control to the page fault handler. One of the exception-specific parameters pushed onto the stack is the invalid virtual address. This address enables the pager to retrieve the page table entry for the invalid page to determine where the page is located.

The page table entries for invalid pages are set up in such a way that they contain either the location of the page or a pointer to further information about the page. Figure 11-3 shows the different forms that an invalid page table entry can take. A valid page table entry is included for comparison. Notice that bits <31> (valid bit), <30:27> (protection code), and <24:23> (owner access mode) have the same meaning in all possible forms of page table entry. Table 11-1 lists the symbolic and numeric forms of possible protection codes.

The pager uses bits 26 and 22 in the invalid page table entry to distinguish the different PTE forms. (Because protection checks are made before the valid bit is checked, PTE<30:27> must contain a protection code, even when the valid bit is clear.) The various forms are described in the following paragraphs, starting at the bottom of the figure.

11.1.1.1 Process Section Table Index - When a page is located in an image file, the page table entry contains an index into the process section table. This index locates a process section table entry, which contains information about where the image file is located, and which block in the image file contains the faulting page. Control bits indicate whether the section is a global section (process section table entries always have this bit clear), whether it is writable, and whether the section is copy on reference. Process section tables are discussed in Section 11.1.3 and further in Chapter 12.

11.1.1.2 Page File Virtual Block Number — When a virtual page resides in a page file, its associated page table entry contains the virtual block number within the page file where the page is located. Which page file is in use by this process is indicated by the field PHD\$B_PAGFIL in the process header. PHD\$L_PAGFIL, a longword field that contains zero in its low-order three bytes and overlaps PHD\$B_PAGFIL in the high-order byte, is the original contents of any page table entry that acquires a page file backing store address. A virtual block number of zero indicates that a block in the page file has not yet been reserved.

11.1.3 Global Page Table Index - An invalid process page mapped to a global page contains an index into the global page table, where an associated global page table entry contains further information used to locate the page. The global page table is described in Section 11.3. Page faults involving global pages are discussed in Chapter 12.




Figure 11-3 Different Forms of Page Table Entry

Table 11-1
Memory Access Protection Codes in Page Table Entries

Protection	SYMBOL = binary value	Protection Mask
No Access Allowed Reserved Kernel Write (Kernel Read) Kernel Read (NO Write) User Write (User Read) Executive Write (Executive Read) Executive Read, Kernel Write Executive Read (NO Write) Supervisor Write (Supervisor Read) Supervisor Read, Executive Write	PRT\$C_NA = 0000 PRT\$C_RESERVED = 0001 PRT\$C_KW = 0010 PRT\$C_KR = 0011 PRT\$C_UW = 0100 PRT\$C_EW = 0101 PRT\$C_ERKW = 0110 PRT\$C_ERKW = 0110 PRT\$C_ERKW = 1000 PRT\$C_SEW = 1000 PRT\$C_SREW = 1001	PTE\$C_NA = 00000000 PTE\$C_KW = 10000000 PTE\$C_KR = 18000000 PTE\$C_UW = 20000000 PTE\$C_EW = 28000000 PTE\$C_ERKW = 30000000 PTE\$C_ER = 380000000 PTE\$C_SW = 400000000000000000000000000000000000
Supervisor Read, Kernel Write Supervisor Read (NO Write) User Read, Supervisor Write User Read, Executive Write User Read, Kernel Write User Read (NO Write)	PRT\$C_SRKW = 1010 PRT\$C_SR = 1011 PRT\$C_URSW = 1100 PRT\$C_UREW = 1101 PRT\$C_URKW = 1110 PRT\$C_URKW = 1111	PTE\$C_SRKW = 50000000 PTE\$C_SR = 58000000 PTE\$C_URSW = 60000000 PTE\$C_UREW = 68000000 PTE\$C_URKW = 70000000 PTE\$C_UR = 78000000

- (1) If a given access mode has write access to a specific page, then that access mode also has read access to that page.
- (2) If a given access mode can read a specific page, then all more privileged access modes can read the same page.
- (3) If a given access mode can write a specific page, then all more privileged access modes can write the same page.
- (4) Access that is implied (rather than explicitly a part of the symbolic protection name) is included in parentheses.

11.1.1.4 Page in Transition - There are several different situations where a virtual page can be associated with a physical page, and yet the page is not valid, not in the process working set. For example, when a page is removed from a process working set, it is not discarded but put onto the free page list or modified page list. Such a page is called a transition page. The process page table entry contains a PFN, but the valid bit is clear. The two type bits (PTE<26> and PTE<22>) are also clear.

Transition pages are described by the entries for the physical page found in the PFN data base (Section 11.2). In particular, the PFN STATE array designates the particular transition state the physical page is in.

11.1.1.5 Demand Zero Pages - A special form of the transition page table entry format has a zero in the PFN field. This indicates a special form of page called demand-allocate, zero-fill or demand zero for short. When a page fault occurs for such a page, the pager allocates a physical page, fills the page with zeros, inserts the PFN into the PTE, sets the valid bit, and dismisses the exception. (For this reason, and a second reason explained below (Section 11.2.5), physical page zero cannot be used by memory management.)

11.1.2 Working Set List

The working set list contains the subset of a process's page table entries that are currently valid. The working set list is used by the pager to determine which virtual page to discard (to mark invalid) when it is necessary to take a physical page away from the process. The working set list is also used by the swapper to determine which virtual pages need to be written to the swap file when the process is outswapped.

Figure 11-4 shows the working set list in the process header, and the various fields in the fixed portion that locate different pieces of the list. Each of these fields, including the quota fields, contains a longword index (multiply contents by four or use context index addressing) to the working set list entry in question.

- 11.1.2.1 Division of the Working Set List The working set list consists of three pieces. The quota fields determine how large the working set list may grow in response to different working set size adjustments.
 - The permanently locked portion of the working set list (from WSLIST to WSLOCK) contains the pages that are forever a part of the process working set. These include
 - the kernel stack,
 - the Pl pointer page,
 - the Pl page table page that maps the kernel stack and the Pl pointer page,

- the Pl page table page that maps the Pl window to the process header, and
- the process header pages that are not page table pages.
 This includes the fixed portion, the working set list,
 the process section table, and the process header page arrays.




Figure 11-4 Working Set List


- The portion of the working set list between WSLOCK and WSDYN contains all pages that are locked by user request, specifically with the Lock Pages in Working Set system service.
- 3. The dynamic portion of the working set is the portion that is used for page replacement. It is delimited by WSDYN and WSLAST. The entry that was just put into the table is pointed to by WSNEXT. The replacement algorithm, explained in detail in Chapter 12, is a modified first-in, first-out scheme.
- 4. The dynamic bottom of the working set list is WSLAST. Part of the image reset logic, invoked at image exit, resets the end of the working set list to DFWSCNT.
- 5. The maximum value that WSLAST can attain is given by WSQUOTA. WSQUOTA can be altered in interactive and batch jobs by the SET WORKING_SET/QUOTA command. The meanings of the various working set list quotas and limits are summarized in Table 13-1.

Table 11-2
PFN Data Base Arrays

Array Element Contents	Global Address of Pointer to Start of Array	Size of Array Element	Comment
System Virtual Address of Page Table Entry	PFN\$AL_PTE	Longword Array	
Backing Store Address	PFN\$AL_BAK	Longword Array	(Figure 11-10)
Physical Page State	PFN\$AB_STATE	Byte Array	(Figure 11-11)
Page Type	PFN\$AB_TYPE	Byte Array	(Figure 11-12)
Forward Link	PFN\$AW_FLINK	Word Array	(Figure 11-13) Overlays the SHRCNT array
Backward Link	PFN\$AW_BLINK	Word Array	(Figure 11-13) Overlays the WSLX Array
Reference Count	PFN\$AW_REFCNT	Word Array	
Global Share Count	PFN\$AW_SHRCNT	Word Array	Overlays the FLINK Array
Working Set List Index	PFN\$AW_WSLX	Word Array	Overlays the BLINK Array
Swap File Virtual Block Number	PFN\$AW_SWPVBN	Word Array	

The format of a working set list entry is shown in Figure 11-5. Notice that the virtual page number is contained in the upper 23 bits, in the same location that virtual page numbers are found in virtual addresses. This allows the WSLE to be passed to several utility routines as a virtual address, where the byte offset bits (WSLE control bits) are not looked at. The meanings of the various control bits are as follows.

- 1. When the valid bit is clear, the working set list entry can be used without removing a page from the working set.
- 2. The type field (a duplicate of the contents of the PFN TYPE array) distinguishes pages that require different action when removed from a process working set.
- 3. The PFN Lock bit indicates that this page is locked into physical memory with the Lock Pages in Memory system service. Such pages are also locked into the process working set. (The working set lock bit is not set but the WSLEs are moved into the portion of the working set list that contains pages locked by user request.)
- 4. The Working Set Lock bit indicates those pages that are permanently or dynamically locked into the process working set. The only pages that can be dynamically locked are page table pages that map currently valid pages. (Pages that are permanently locked or locked by user request also have this bit set in their working set list entries.)



Code	Page Type
0	Process Page
1	System Page
2	Global Read-Only Page
3	Global Read/Write Page
4	Process Page Table Page
5	Global Page Table Page

Figure 11-5 Format of Working Set List Entry

- 5. The Goodpage bit is used by the swapper to describe the different types of working set list entries for outswapped processes. Its use is further described in Chapter 14.
- 6. The Modify bit in the WSLE is used when the process is outswapped to record the logical OR of the modify bit in the page table entry and the saved modify bit in the PFN STATE array.

11.1.3 Process Section Table

The process section table contains process section table entries (PSTE), data structures that are used to locate image sections within image files. The location of the process section table within the process header is pictured in Figure 11-6. Offset PHD\$L_PSTBASOFF contains the byte offset to the bottom of the process section table. All process section table entries within the table are then located through negative longword indices from the bottom of the PST.

When it is necessary to expand the working set list into the area already occupied by the process section table (Chapter 12), space is allocated from the empty page area (if it exists), the entire PST is moved into the allocated space, and a new value of PSTBASOFF is inserted into the fixed portion of the process header. All other references to individual process section table entries are unaffected by this change.

The format of a process section table entry is pictured in Figure 11-7. The important fields in the PSTE as far as locating a block in an image file are the following.

- The WCB pointer locates the window control block for the image file. The WCB contains the mapping information that relates virtual block numbers in a file to logical block numbers on a volume.
- The starting virtual page number for the section, when subtracted from the virtual page number of the faulting page, gives the page offset into the section.
- 3. The starting virtual block number of the section is added to the difference computed in step 2 to give the virtual block number of the faulting page within the image file.

11.1.4 Process Header Page Arrays

When a process header is outswapped, some information about each process header page must be stored in the outswapped process header. The process header page arrays provide an area where this information can be stored (Figure 11-8). Two of the arrays, the BAK array and the WSLX array, save information from the PFN data base about each process header page in the working set. The other two arrays keep statistics about each page table page. These four arrays are described in greater detail in Chapter 14.




Figure 11-6 Process Section Table




Figure 11-7 Layout of Process Section Table Entry




Figure 11-8 Process Header Page Arrays

11.2 PFN DATA BASE

The memory management data structures include information about the available pages of physical memory. The fact that this information must be available while the page is being used prevents this information from being stored in the page itself. In addition, the caching strategy of the free page list and modified page list requires physical page information to be available even when pages are not currently active and valid. A portion of the nonpaged executive is set aside for this accounting data, called the PFN database.

A PFN data base entry is not a table oriented structure, like many of the other executive data structures. Rather, the same item of information about all physical pages is stored in successive elements of an array (Figure 11-9). The page frame number is then used as an index into each array. Table 11-2 lists each item of information in the PFN data base, including the global name of the pointer to the beginning of each array.




Figure 11-9 PFN Data Base Arrays

11.2.1 PTE Array

The PFN PTE longword array contains the system virtual address of the page table entry that maps each physical page. PFN PTE array elements for global pages point to the global page table entries.

11.2.2 BAK Array

The PFN BAK longword array stores the original PTE contents. When a physical page is reused, its PTE must be reset to its original contents. The PFN PTE array element locates the PTE that must be altered. The BAK array element indicates what goes back into the PTE. Figure 11-10 shows the two different contents of a BAK array element. In terms of possible page table entry contents (Figure 11-3), the only forms of PTE that can go into the BAK array are a process section table index or a page file virtual block number.





Figure 11-10 Possible Contents of PFN BAK Array Element

It does not appear in PFN BAK array element.)

11.2.3 STATE Array

The PFN STATE array (Figure 11-11) indicates the physical state of each physical page. The low three bits contain the page location code. The upper bit in a STATE array element is extremely important. It is the setting of this bit that determines whether a physical page is put onto the free page list or the modified page list when the page is released.

When a page is removed from a process working set, the setting of the modify bit in the page table entry is logically ORed into the saved modify bit in the STATE array. The setting of the modify bit in the page table entry is only one way in which the saved modify bit can be set. The executive routine that locks down pages for direct I/O sets this bit for all pages that contain read buffers. Page faults for copy-on-reference pages cause this bit to be set as part of the page fault resolution to force a write to the page file when the page is removed from the process working set.



Code	<u>Location</u>
0	Page on Free Page List
1	Page on Modified Page List
2	Page on Bad Page List
3	Release Pending (when reference count goes to 0, put page on free or modified page list)
4	Read Error Occurred While Page Read Was in Progress
5	Write in Progress by Modified Page Writer
6	Read in Progress by Page Fault Handler
7	Page is Active and Valid

Figure 11-11 Contents of PFN STATE Array Element


The word "delete" has a special meaning when referring to physical page contents. When the reference count of a physical page goes to zero, all ties with a virtual page (PFN PTE array contents) are destroyed. The physical page is then put at the front of the free page list where it will be reused as quickly as possible.

11.2.4 TYPE Array

The PFN TYPE array (Figure 11-12) distinguishes the different types of valid pages. The reason for this distinction is that either the pager or swapper must take different action depending on what type of page is being acted on. The collided page bit in the TYPE array element is set when a page fault occurs while the page is already being read in from its backing store address. Collided pages are described briefly in Chapter 12.

11.2.5 Forward and Backward Links

The three page lists (free page list, modified page list, and bad page list) must all be doubly linked lists because an arbitrary page is often removed from the middle of the list. However, the links cannot exist in the pages themselves because the original contents of page must be preserved. Two word arrays, the FLINK array and the BLINK array, contain elements that are interpreted as the physical page numbers of the successor and predecessor to a given physical page.



Code	Page Type
0	Process Page
1	System Page
2	Global Read-Only Page
3	Global Read/Write Page
4	Process Page Table Page
5	Global Page Table Page

Figure 11-12 Contents of PFN TYPE Array Element

A zero in one of the link fields indicates the end of the list (and is not a pointer to physical page zero). For this reason, physical page zero cannot be used in any dynamic function by VMS but may be mapped by some system virtual page that is always resident. The usual contents of physical page zero are the Restart Parameter Block (Chapter 21).

Figure 11-13 shows an example of pages on the free list, along with the corresponding FLINK and BLINK array elements. The STATE array elements for all of these pages contain zero, indicating that the physical pages are on the free page list.

11.2.6 REFCNT Array

The PFN REFCNT array counts the number of reasons why a page should not be put onto the free or modified page list. One reason for incrementing the reference count is that a page is in a process working set. Pages are locked down for direct I/O by incrementing the reference count.

I/O completion and working set replacement use the same routine to decrement the reference count. If the reference count goes to zero, the physical page is released to the free or modified page list as indicated by the saved modify bit in the PFN STATE array. Manipulations of the reference count are illustrated in the discussion of paging dynamics in Chapter 12.




Figure 11-13 Example of Free Page List Showing Linkage Method

11.2.7 SHRCNT Array

A second form of reference count is kept for global pages. The PFN SHRCNT array counts the number of process page table entries that are mapped to a particular global page. When the SHRCNT for a particular page goes from zero to one, the reference count is incremented. Further additions to the share count do not affect the reference count.

As the global page is removed from the working set of each process mapped to the page, the share count is decremented. When the share count finally reaches zero, the reference count for the page is also decremented.

When a physical page has a nonzero share count, it cannot be on one of the page lists. The forward and backward link words are not needed. The global share count array overlays the forward link array. (PFN\$AW_FLINK and PFN\$AW_SHRCNT are the same global location in system space.) The global share count is only used for global pages.

The SHRCNT array is used for a second purpose when the physical page in question is a process page table page or a global page table page. In either of these cases, the array element counts the number of active page table entries in the process or global page table page. This is the measure that, when it passes from zero to nonzero, causes process page table pages to be dynamically locked into the process working set and causes global page table pages to be locked into the system working set.

11.2.8 WSLX Array

The working set list index array contains an index into a process or system working set list for valid pages. The content of an array element is a longword index from the beginning of the process (or system) header to the working set list element in question.

Because a physical page that is in some working set is not on one of the page lists, the link words are available for other uses. The working set list index array overlays the backward link array. (PFN\$AW_BLINK and PFN\$AW_WSLX are the same global location in system space.) The WSLX array is not used for global pages.

11.2.9 SWPVBN Array

The swap virtual block number array is used to support the outswap of a process with I/O in progress. When such an outswap occurs, the virtual block number in the swap file where the locked down page would go is recorded in the SWPVBN array. The modified page writer checks this array for nonzero contents and, if nonzero, diverts the page from its normal backing store address to the designated block in the swap file.

11.3 DATA STRUCTURES FOR GLOBAL PAGES

The treatment of global pages is not a whole lot different from process private pages. However, the system is required to keep some system wide data base of the various global pages in the system.

11.3.1 Global Section Descriptor

When a global section is created, a structure called a global section descriptor (GSD) is allocated from paged dynamic memory and loaded with information that describes the section (Figure 11-14). The information about the section stored in the GSD is only used when the section is created or deleted, or when some process attempts to map to the section. The pager does not use this data structure.

The GSD is linked into one of two GSD lists that the system maintains. All system global sections are put into one list. Group global sections (independent of group number) are put into the other list. The global section table index field contains an index that allows a second structure called a global section table entry to be located.

11.3.2 The System Header and Global Section Table Entries

The system maintains two data structures for itself that parallel structures maintained for each process in the system. The system PCB and system header are used by the pager to allow page faults of system pages to be treated almost identically to page faults for process pages.




Figure 11-14 Layout of Global Section Descriptor

The system header (Figure 11-15) contains the working set list that governs page replacement for system pages. The section table area in the system header contains section table entries for the image files that contain pageable system pages. These include the executive image SYS.EXE, RMS.EXE, and the system message file SYSMSG.EXE.

The section table area in the system header serves a second purpose. When a global section is created, a section table entry that describes the global image file is created and placed into the global section table, as this area in the system header is called. The format of a global section table entry (Figure 11-16) is nearly identical to the format of a process section table entry. The only difference is that the first longword points to the global section descriptor (instead of the channel control block).

Global section table entries are accessed in exactly the same way as process section table entries, with a negative longword index from the bottom of the global section table. The global section table index in the global section descriptor is such an index, associating a GSTE with a GSD.




Figure 11-15 The System Header Containing the System Working Set List and the Global Section Table




Figure 11-16 Layout of Global or System Section Table Entry

11.3.3 Global Page Table Entries

A third set of data is also created for each global section. Each page in the global section is described by a global page table entry in the global page table (Figure 11-17). The pager uses global page table entries just like process page table entries to locate global pages.

Global page table entries are restricted to a subset of the forms illustrated in Figure 11-3.

- 1. The global page table entry can be valid, indicating that the global page is in at least one process working set.
- 2. The global page table entry can indicate some transition state. The PFN STATE array indicates which transition state in the usual manner.
- The global page can be in a global image file, in which case the global page table entry contains a global section table index.

Note that global demand zero pages do not contain a PFN of zero. Rather, the GPTE contains a GSTX and has the DZRO bit set in the GPTE. Such a page will not require a read at the initial fault. The page will be marked as modified and written back to the global image file by the modified page writer.




Figure 11-17 Location of Global Page Table at Virtual End of System Page Table

11.3.4 Global Page Table and System Page Table

Global page table entries are located in exactly the same manner as process or system page table entries. Location MMG\$GL GPTBASE contains the address of the base of the global page table. All references to global page table entries use what can be thought of as a virtual page number as an index into the global page table.

The interesting thing to note about this approach is that the base of the global page table coincides with the base of the system page table. Further, the virtual page numbers that are used as indices into the global page table are system virtual page numbers. In fact, when looking at system virtual address space, the global page table simply appears as an extension to the system page table. The global page table index associated with the first global page is one greater than the largest system virtual page number for a given configuration.

This logical extension of the system page table exists only when looking at system virtual address space. The global page table does not exist in physical pages adjacent to the system page table. The system length register only records the number of real system page table entries, not the logical extensions. In other words, global pages are not mapped into system virtual address space and are not accessible through system virtual addresses. This pseudo extension to the system page table is only available to the software routines in the memory management subsystem.

Figure 11-18 shows how the global page table relates to the system page table. It also shows the relationship between the global section descriptor, the global section table entry, and the global page table entries for a given section. There are several relationships between these three structures.

- 1. The central structure is the global section table entry (Figure 11-16). The first longword in the GSTE points to the global section descriptor.
- 2. The virtual page number field (labelled (B) in Figure 11-18) contains the pseudo system virtual page number that serves as a longword index to the first global page table entry that maps this section.




Figure 11-18 Relationships Among Global Section Data Structures

- 3. The global section descriptor contains a global section table index (labelled (A) in the figure) that allows the GSTE to be located from the GSD.
- 4. The original form of each global page table entry is a section table index (identical to the GSTX found in the global section descriptor), effectively pointing to the GSTE. When any given GPTE is either valid or in transition, the GSTX is stored in the PFN BAK array.

11.3.5 Process PTEs for Global Pages

When a process maps a portion of its virtual address space to a global section, its process page table entries that map the section are of the form global page table index (Figures 11+3 and 11-19). The process PTE that maps the first global section page contains the GPTX of the first page in the global section. Each successive process page table entry contains the next pseudo system virtual page number (GPTX), so that each PTE effectively points to the GPTE that maps that particular page in the global section.




Figure 11-19 Relationship Between Process PTEs and Global PTEs

All of the data structures associated with global sections will be described in detail in Chapter 12 when page faults for global pages are discussed. The initial allocation of these structures will be briefly described when the Create and Map Section and Map Global Section system services are discussed.

11.4 SWAPPING DATA STRUCTURES

There are three data structures that are used primarily by the swapper but indirectly by the pager. The SYSBOOT parameter BALSETCNT determines the maximum number of concurrently resident processes. In particular, it determines the amount of system address space set aside for process headers.

11.4.1 Balance Slots

When the system is initialized, an amount of virtual address space equal to the size of a process header times BALSETCNT is allocated exclusively for process headers (Figure 11-20). Each of these process header areas is called a balance slot. The location of the first balance slot is stored in global location SWP\$GL BALBASE. The size of a process header (in pages) is stored in global location SWP\$GL BSLOTSZ. The calculations performed by SYSBOOT to determine the size of the process header are described in Appendix E.

11.4.2 Balance Slot Arrays

The system maintains two words of information about the process whose process header is stored in a specific balance slot (Figure 11-21). The number of the balance slot that a resident process occupies is stored in the fixed portion of the process header at offset PHD\$W PHVINDEX.

The array located by global pointer PHV\$GL_REFCBAS counts the number of reasons why the process header cannot be removed from memory. Specifically, this array element counts the number of page table pages that contain either valid or transition PTEs.

The array located by global pointer PHV\$GL PIXBAS contains an index into still another array, this one located by global pointer SCH\$GL PCBVEC, that contains PCB pointers. Figure 11-21 illustrates how the executive turns the address of a process header into the address of the PCB for the same process, using the entry in the process index array (located through PHV\$GL PIXBAS).

If the process header address is known, the balance slot index can be calculated (as described in the next section). By using this as a word index into the process index array, the longword index into the PCB vector is found. The array element in the PCB vector is the address of the PCB (whose PCB\$L_PHD entry points back to the process header). A more detailed description of the PCB vector can be found in Chapter 17, where its use by the Create Process system service is discussed.




Figure 11-20 Balance Slots Contain Process Headers




Figure 11-21 Process Header Vector Arrays

11.4.3 Comment on Equal Size Balance Slots

The choice of equal size balance slots, at first sight seemingly inefficient, has some subtle benefits to portions of the memory management subsystem. There are several instances, most notably within the modified page writer, when it is necessary to obtain a process header address from a physical page's page frame number (PFN). With fixed size balance slots, this operation is straightforward.

The contents of the PFN PTE array point to a page table entry somewhere in the balance slot area. Subtracting the contents of SWP\$GL_BALBASE from the PFN PTE array contents and dividing the result by the size of a balance slot (the size of a process header) in bytes produces the balance slot index. If this index is multiplied by the size of the process header in bytes and added to the contents of SWP\$GL_BALBASE, the final result is the address of the process header that contains the page table entry that maps the physical page in question.

11.5 DATA STRUCTURES THAT DESCRIBE THE PAGE FILES AND SWAP FILES

The page and swap files used by the memory management subsystem to backup either physical page contents or process working sets are described by similar data structures. The control blocks that describe each file are accessed through a common table, leading to at least one similarity between the two kinds of files.

11.5.1 Page and Swap File Vector

Figure 11-22 illustrates the first link to the page and swap file control blocks. Location MMG\$GL_PAGSWPVC points to an array of longword pointers, one for each page file or swap file in the system. The number of longwords is equal to the sum of the two assembly time parameters SGN\$C_SFTMAX and SGN\$C_PAGFILCNT. This array is allocated in module SWAPFILE.

11.5.2 Page File Data Base

The last SGN\$C_PAGFILCNT longwords in the array (there are two in Version 2 of VAX/VMS) point to page file control blocks (Figure 11-22), also statically allocated in module SWAPFILE. The page file control block for SYS\$SYSTEM:PAGEFILE.SYS is initialized by the SYSINIT process (Chapter 22). The file is opened, the address of the window control block is stored, and the page file bitmap is allocated from nonpaged pool and initialized to all bits set.

The locations of the window control block field, the virtual block number field, and the page fault cluster factor field are in the same relative offsets in this structure as they are in a section table entry (and also a swap file table entry). This allows I/O requests to be processed by common code, independent of the data structure that describes the file being read or written.




Figure 11-22 Page File Data Base

A second page file control block exists to allow the creation of a second page file with the INSTALL/PAGEFILE command to the SYSGEN utility. If a second page file is installed, all processes created from that point on use the new page file. Note that this command is the only way to place the page file on a volume other than the system disk.

11.5.3 Swap File Table Entries

The first SGN\$C SFTMAX longwords in the array (there are three in Version 2 of $VA\overline{X}/VMS$) point to swap file table entries (Figure 11-23). There are three swap file table entries statically allocated in module SWAPFILE. The first swap file table entry, initialized by INIT (Chapter 22), describes the Shell process, a skeleton swap image that is used whenever a process is created as its initial context (Chapter 17).

The swap file table entry for SYS\$SYSTEM:SWAPFILE.SYS is initialized by SYSINIT. A key step in this initialization is the division of the swap file into equal sized swap slots. The size of the swap file is divided by the SYSBOOT parameter WSMAX. This number is minimized with 128, the size of the bitmap in the swap file table entry. The smaller number represents the number of slots in this swap file. (Note that the swap file bitmap contains one bit per slot while the page file bitmap contains one bit for each block in the file.)

The number of swap slots (plus two to account for the two processes, SWAPPER and NULL, that never swap) is also compared with the number of processes allowed for this system (SCH\$GW_PROCLIM). If the adjusted swap slot count is smaller, then it replaces the old maximum. In other words, the system will not allow a process to exist unless there is a swap slot for it.

The size of the bitmap limits the number of processes that a swap file can hold and, by implication, the number of processes that the system will allow. A system with one (the standard) swap file will allow no more than 130 processes. A system that adds a second swap file (with the SYSGEN INSTALL/SWAPFILE command) can support a maximum of 258 processes. VMS currently restricts the number of swap files to two (plus SHELL).

NOTE


A slight change to this algorithm has been patched into VMS with the Version 2.2 binary update. This change removes the restriction of 258 processes that previously existed. The details of this change are described in Appendix F.

11.6 SWAPPER AND MODIFIED PAGE WRITER PAGE TABLE ARRAYS

The VAX/VMS I/O system allows direct I/O requests (DMA transfers) to virtually contiguous buffers. There is no requirement that pages in the buffer be physically contiguous or even have any relationship to each other.

Each swap slot contains

WSMAX blocks



From Page and

(Figure 11-22)

process

Swap File Vector Array Swap File Table Entry

Slot Size

Maximum

I/O Size

Slot

Count

Figure 11-23 Swap File Data Base

0 → Outswapped

11.6.1 Direct I/O and Scatter/Gather

The I/O Locking mechanism invoked at the FDT level brings each page into the working set of the requesting process, makes it valid, and increments that page's reference count (in PFN REFCNT array) to reflect the pending read or write. The buffer is generally described in the I/O request packet through three fields.

- IRP\$L SVAPTE contains the system virtual address of the first PTE that maps the buffer.
- IRP\$W_BOFF and IRP\$W_BCNT together describe the buffer size that is used to calculate how many PTEs are required to map the buffer.

When a driver processes this I/O request, it allocates the required number of MBA or UBA mapping registers and loads them with the page frame numbers found in the page table entries. The adapter hardware handles the mapping from its address space to VAX physical addresses. The ability to transfer to discontiguous physical pages (the so-called scatter-read gather-write capability) is a beneficial side effect of this mapping.

11.6.2 Swapper I/O

The swapper is presented with a more difficult problem. It must write a collection of pages to disk that are not even virtually contiguous. It solves this problem elegantly.

When the system is initialized, an array of WSMAX longwords is allocated from nonpaged pool for use as the swapper's I/O table. The starting address of this array is stored in global pointer SWP\$GL_MAP. (The address is also stored in the saved PO base register in the swapper's process header so the pages mapped by this array are effectively the swapper's PO space. This use is discussed in Chapter 17.)

When the swapper scans the working set list of the process being outswapped, the page frame numbers in each valid PTE are moved to successive entries in the swapper's I/O table. The address of the base of the table is put into the SVAPTE field of the IRP by the swapper before the IRP is passed on to the driver. (The swapper can exercise this control because it builds a portion of its own IRP, rather than using the entire \$QIO mechanism.) The I/O table looks just like any other page table to the mapping register subroutines called by the driver. The PFNs are extracted from this array and loaded into adapter mapping registers.

What the swapper has succeeded in doing is making pages that are not virtually contiguous appear to be virtually contiguous to the I/O subsystem. (A different interpretation is that the pages are virtually contiguous in the PO space of the swapper, the process that is actually performing the I/O.) At the same time that each PTE is being processed, any special actions based on the type of page are also taken care of. The whole operation of outswap, and the complementary steps taken when the process is swapped back into memory, are discussed in Chapter 14.

11.6.3 Modified Page Writer PTE Array

The modified page writer, in its attempt to write many pages to backing store with a single write request (so-called modified page write clustering), is faced with a problem similar to the swapper's problem, with one additional twist. When the modified page writer is building an I/O request, there are three forms of page that it can encounter. Pages that are bound for the swap file (SWPVBN nonzero) are written individually. Pages that are bound for an image file are also virtually contiguous. However, pages on the modified page list that are to be written to a page file may be not only discontiguous within a process address space but may also belong to several processes. The modified page writer builds a table of PTEs in a manner similar to the swapper.

At initialization time (in module INIT), two arrays are allocated from nonpaged pool for the modified page writer (Figure 11-24). Each array contains MPW WRTCLUSTER elements. The longword array will be filled with page table entries containing PFNs analogous to the swapper map. The word array contains an index into the process header vector for each page in the map. In this way, each page that is put into the map and written to its backing store location is related to the process header containing the PTE that maps this page. The operation of the modified page writer, including its clustered writes to a page file, is discussed in detail in Chapter 12.

11.6.4 Nonreentrancy of Swapper and Modified Page Writer

The use of these arrays to hold page table entries for the I/O system makes the swapper and the modified page writer not reentrant. That is, the swapper process can perform only two simultaneous operations.

- An inswap or outswap operation that uses the swapper map.
 This action is recorded by setting the swap in progress flag (SCH\$V_SIP) in location SCH\$GB_SIP.
- A modified page write to
 - a page file,
 - an image file, or
 - a swap file VBN.

The modified page write in progress flag (SCH\$V_MPW) in the same global location (SCH\$GB SIP) records this action.

11.7 DATA STRUCTURES USED WITH SHARED MEMORY

The MA780 shared memory unit can be used as an interprocessor communication path with common event flags, mailboxes, or global sections. This VMS support requires data structures located in the shared memory that describe the shared memory itself, and data structures that describe the shared memory common event flag clusters, mailboxes, or global sections. In addition, each processor connected to the shared memory requires data structures located in local memory that describe the shared memory data structures.




Figure 11-24 Swapper and Modified Page Writer PTE Arrays

11.7.1 Shared Memory Control Structures

The shared memory unit consists of a series of pages of physical memory. The bootstrap sequence records the presence of the shared memory unit but does not configure the physical pages into the system. This allows the user to include shared memory in a site-specific way instead of allowing VMS to provide transparent support. In either case, the physical memory pages must be virtually mapped so that they are accessible to program code (because memory management is enabled).

In any case, it is extremely unlikely that the virtual mapping used by one processor to access shared memory pages is the same as the virtual mapping used by another processor. For this reason, the data structures that VMS uses to manipulate its data structures located in shared memory are self-relative queue elements. (Self-relative queue elements are described in the VAX-11 Architecture Handbook.)

In addition, VMS cannot use one of its usual synchronization techniques, elevated IPL, to control access to shared memory data structures. Elevated IPL blocks interrupts, but only on the local processor. Instead, all accesses to shared memory data that must be synchronized are done with one of the interlocked instructions provided for just this purpose in the VAX architecture. These instructions are:

INSQHI Insert Entry into Queue at Head, Interlocked INSQTI Insert Entry into Queue at Tail, Interlocked REMQHI Remove Entry from Queue at Head, Interlocked REMQTI Remove Entry from Queue at Tail, Interlocked BBSSI Branch on Bit Set and Set Interlocked BBCCI Branch on Bit Clear and Clear Interlocked ADAWI Add Aligned Word Interlocked

The four instructions that manipulate self-relative queues actually provide two levels of interlocking. Because self-relative queue elements must be quadword aligned, the low three address bits (all zero) are available for other uses. The low order bit in the forward link is used as a secondary interlock. When this bit is set, interlocked access to the head or tail of the queue is denied. This interlock bit is read in an interlocked fashion that is used by the other three instructions in the list (BBSSI, BBCCI, and ADAWI).

11.7.1.1 Physical Layout of Shared Memory - If the shared memory is to be supported by VMS, it must be configured into the system with the SYSGEN utility. This installation step is described in the VAX/VMS System Manager's Guide. The resulting physical layout of shared memory is illustrated in Figure 11-25. The VMS data areas are initialized when the first processor (port) connects the shared memory unit. As other ports make their connection, their local memory data structures are simply initialized to point to the shared structures.




Figure 11-25 Physical Layout of Shared Memory

11.7.1.2 Shared Memory Common Data Page - The shared memory page with the highest physical address is used by VMS to contain the information that describes this shared memory unit. This page is called the common data page. Because this page may be virtually mapped in different ways on each port (and may not even exist at the same physical address), each pointer in the common data page is a relative pointer from the base virtual address of the common data page. The contents of the common data page are listed in Table 11-3.

11.7.1.3 Processor-Specific Control - As each processor connects itself to the shared memory unit, a data structure in processor local memory is initialized that allows that processor to locate the common data page. That structure also contains physical page information that allows the shared physical memory to be virtually mapped on that processor. The layout of the shared memory control block is pictured in Figure 11-26.

Table 11-3
Contents of Shared Memory Common Data Page

Conte	ents of Shared Memory Common Data Page	
Mnemonic	Item	Si ze
SHD\$L_MBXPTR	Relative Pointer to Mailbox Table	longword
SHD\$L_GSDPTR	Relative Pointer to GSD Table	longword
SHD\$L CEFPTR	Relative Pointer to CEB Table	longword
SHD\$L GSBITMAP	Relative Pointer to Global Page Bitmap	longword
SHD\$L_GSPAGCNT	Count of Pages Allocated for Global Sections	longword
SHD\$L GSPFN	Relative PFN of First Global Section Page	longword
SHD\$W GSDMAX	Size of GSD Table	word
SHDSW MBXMAX	Size of MBX Table	word
SHD\$W CEFMAX	Size of CEB Table	word
D	(spare word for alignment)	word
SHD\$T NAME	Name of Shared Memory	16 bytes
5	(Counted ASCII String)	-
SHD\$Q_INITTIME	Initialization Time	quadword
Mnemonic	Item	Size
Milemonic	10011	
SHD\$L CRC	CRC of Fields in Constant Area	longword
SHD\$W GSDQUOTA	Count of GSDs Created (one per port)	16 words
SHD\$W MBXQUOTA	Count of Mailboxes Created (one per port)	16 words
SHD\$W CEFQUOTA	Count of CEBs Created (one per port)	16 words
SHD\$B PORTS	Number of Ports	byte
SHD\$BTINITLCK	Owner of Initialization Lock	byte
SHD\$B BITMAPLCK	Owner of Global Page Bitmap Lock	byte
SHD\$B FLAGS	Flags for Locking Data Structures	byte
SHD\$B GSDLOCK	Owner of GSD Table Lock	byte
SHD\$B MBXLOCK	Owner of MBX Table Lock	byte
SHD\$B CEFLOCK	Owner of CEF Table Lock	byte
-	(spare byte for alignment)	
SHD\$W PRQWAIT	Ports Waiting for Interprocessor	word
- ·	Request Blocks (one bit per port)	

Ports Actively Using the Memory (one bit per port) Ports Waiting for a Resource

(one word mask per resource)
Ports Needing to Report Resource Available
(one bit per port)
(one word mask per resource)

(3 spare words for alignment)

Free Interprocessor Request Block Listhead

Interprocessor Request Work Queue Listheads

(one bit per port)

Ports with Resources to Report

(One listhead per port)

(one bit per port)

Free Pool Block Listhead

11.7.2 Global Sections in Shared Memory

SHD\$W POLL

SHD\$W RESWAIT

SHD\$W RESAVAIL

SHD\$W RESSUM

SHD\$Q_PRQ

SHD\$Q POOL

SHD\$Q PRQWRK

The creation and mapping of a global section in shared memory are slightly different from the corresponding actions for local memory global sections. The global section is recognized as a shared memory global section because its name translates to an equivalence name of the form

word

word

16 words

16 words

3 words

quadword

quadword

16 quadwords

shared-memory-name:section-name

A shared memory control block resides in local memory. One such structure describes each shared memory.




Figure 11-26 Contents of Shared Memory Control Block

The Create and Map Section system service then creates the data structures necessary to describe this section.

- The global section descriptor for such a section (Figure 11-27) is located in shared memory and contains information used to map the section.
- Only the port that creates the global section has a global section table entry (in that processor's local memory) describing the section. This section table entry is used by the INSTALL utility to load the physical pages of the section with the contents of the designated file when the section is created. The GSTE is also used if the Update Section system service is called to write the contents of a writable global section located in shared memory back to its original file. (The Update Section system service will not have any effect if it is issued from any port other than the creator port.)
- Because the pages of a shared memory global section are always valid, there is no need for global page table entries for the section. Instead, when a process maps to such a section, its process page table entries are loaded with the page frame numbers of the shared memory section and marked valid. These pages are not charged against the process working set.




Figure 11-27 Contents of Shared Memory Global Section Descriptor

Due to the way that VMS uses shared memory for global sections, putting global sections into shared memory, even when the memory unit is not connected to another processor, provides better system utilization. Each process using the shared sections is getting a free extension to its working set. There is no demand placed on the global page table. The local physical memory that would otherwise be required to contain such entities as DCL or the Run-Time Library is available for other uses such as an expanded physical page cache (free page list).

11.7.3 Mailboxes in Shared Memory

When a mailbox is created in shared memory, it is described by a shared memory mailbox descriptor block (MBX) located in the shared memory (Figure 16-2). In addition, each port connected to the shared memory mailbox has a unit control block (UCB) in its local memory I/O data base that makes the connection between the local I/O system and the shared memory mailbox. The relationships of shared memory mailbox data structures are pictured in Figure 16-3.

11.7.4 Common Event Flag Clusters in Shared Memory

As with global sections and mailboxes (and the shared memory itself), there are data structures in shared memory and other structures in local memory required to fully describe a common event flag cluster located in shared memory. The shared memory data structure is called a master CEB (common event block) and contains the only valid set of event flags. Each port connected to this common event flag cluster has a slave CEB that locates the master. The relationship between the master CEB and the slave CEBs is pictured in Figure 9-4. The layouts of the master and slave common event blocks are pictured in Figure 9-5.

CHAPTER 12

PAGING DYNAMICS

In the previous chapter, the various data structures that are maintained by memory management were described in a somewhat sterile fashion, out of the context in which they are used. This chapter shows how the various structures are manipulated by the pager in response to different forms of page faults.

Although pager action is described here, it is not presented in a flowchart or decision fashion. Rather, the actions are described in terms of modifications to data structures.

12.1 OVERVIEW OF PAGER OPERATION

Before we begin discussing how the pager reacts to different forms of page faults, we will briefly describe the overall operation of the pager.

12.1.1 Hardware Action


All program references generated by the CPU are virtual addresses. Each address must be translated to a physical address before a reference to memory (or an I/O space page) can be made. The virtual address (Figure 12-1) is used by the address translation mechanism to find the page table entry that will be used to translate the address.

If the page table entry is valid, its contents are used to translate the virtual address to a physical address and execution continues. If the page table entry is invalid (PTE<31> = 0), then a translation-not-valid fault is generated. Figure 12-2 shows the state of the kernel stack following a page fault.

12.1.2 Initial Pager Action

Before the pager does any work, it performs a consistency check by demanding that the IPL be no higher than 2. If the IPL is higher than 2, a fatal bugcheck is generated. This check is made for two reasons.

 Code that is executing at a higher IPL needs to perform a series of instructions without being interrupted. If a page fault happens, the faulting process might be removed from execution, allowing another process to execute the same routine or access the same protected data structure. Page faults are exceptions that happen to a process. When the system is executing at IPL higher than 2, it is often on the interrupt stack, acting in response to an external trigger. There is not necessarily a process that can be charged for the page fault.



VA<31:30> Selects the page table

- 0 P0 Page Table
- 1 P1 Page Table
- 2 System Page Table
- 3 reserved

VA<29:9> is used as a longword index into the selected table

Figure 12-1 Format of Virtual Address Showing Fields Used to Locate Page Table Entry That Maps the Page




Figure 12-2 State of the Kernel Stack Following a Translation-Not-Valid Fault

The next step that the pager takes is to retrieve the invalid virtual address from the kernel stack. It uses this address to locate the page table entry that maps this page by performing the same operations that the address translation mechanism uses.

- The upper two bits of the virtual address (VA<31:30>) select which page table (or which base register) to use.
- The virtual address field (VA<29:9>) is used as a longword index into the page table.

Before the page table entry is examined, the pager determines whether the system virtual page containing the page table entry is itself valid. (This check avoids the necessity of making the pager recursive.) If not, the page table page is made valid first. Note that the pager performs this check without using the flag bit in the exception parameter.

Once the page table entry is available, the pager takes different actions depending on the nature of the invalid page table entry. (See Figure 11-3 for the different forms of invalid page table entry.) The next several sections will describe some of the major paths through the pager. Extraordinary conditions such as read and write errors will only be mentioned in passing.

12.2 PAGE FAULTS FOR PROCESS PRIVATE PAGES

The first set of page faults that are discussed concern process private pages. The different path through the pager when sharing is involved is discussed in the next section. There are four cases that must be described.

- Two of the cases involve a page that is originally faulted from an image file. The two cases are distinguished by whether or not the section is copy on reference.
- A third private section can consist of a series of demand zero pages.
- Finally, an intermediate state that can result from both copy-on-reference pages and demand zero pages has the faulting page residing in a page file.

12.2.1 Page Located in an Image File

There are two different types of page that can initially reside in a private image file. The page table entry for each contains a process section table index. The only initial difference between the two pages is the setting of the copy-on-reference bit in the page table entry (Figure 11-3).

12.2.1.1 Image Page That Is Not Copy on Reference - The first type of page fault that is described involves a page in an image file that is not copy on reference. The various transitions that such a page can possibly make are illustrated in Figure 12-3. The numbers in circles are keyed to explanations of each transition that are listed below. (For simplicity, clustered reads and writes are ignored in the discussion that follows. Section 12.5 discusses all aspects of paging I/O.)

The page table entry is initially set to the form illustrated at the top of Figure 12-3. It contains a process section table index (PSTX) with the copy-on-reference bit (PTE<16>) clear.

exception parameter to locate the page table entry. The form of the page table entry is process section table index. Information contained in the process section table entry indicates which virtual block in the image file should be read. The pager allocates a physical page from the head of the free page list. The page is added to the process working set. This step may require the pager to remove another page from the working set in order to make room for the page currently being added.

The PFN arrays are initialized. The STATE array element indicates that a read is in progress. The PTE array element points to the process page table entry. The working set list index array element locates the working list entry just set up. The BAK array element is loaded with the initial contents of the page table entry, the process section table index. The reference count array element contains a two, one for being in the working set and one for the read in progress.

The pager builds an I/O request packet (Section 12.5) that describes the read that is being done. The process is placed into a page fault wait state.

- (2) Because most of the work was done in response to the initial fault, there is little left to do when the page read completes. The reference count is decremented (but stays above zero so nothing special happens). The state of the page is changed to active and valid. Finally, the valid bit is set in the process page table entry and the process is removed from the page fault wait state. The next time that the process is selected for execution, it will execute the same instruction that caused the initial page fault.
- (3) One transition that a valid page can undergo (and still remain valid) occurs when the page is modified as a result of instruction execution. The hardware sets the modify bit in the page table entry. The change is not noted at this time in the PFN data base.




Figure 12-3 State Diagram Showing Page Transitions for Private Section Page That Is Not Copy on Reference

- (4) When the page is removed from the process working set, several things happen.
 - a. The working set list entry is made available.
 - b. The WSLX array element is cleared.
 - c. The modify bit in the page table entry is logically ORed into the PFN state array element.
 - d. The VALID, TYPO, and TYP1 bits in the PTE are all cleared. The PFN field is left alone.
 - e. The REFCNT array element is decremented. If the reference count goes to zero, the page is put onto the free or modified page list, according to the setting of the saved modify bit in the PFN STATE array element. The new location of the page is inserted into the STATE array.

Note that pages are not removed from the working set until room is required for other pages, until the virtual pages are deleted, or in response to a \$PURGWS system service call.

- (5) If the reference count does not go to zero, this indicates that there is outstanding I/O for this page. The state is changed to release pending. The ultimate destination for the page (free or modified list) is recorded in the saved modify bit in the STATE array.
- (6) The I/O completion routine decrements reference counts for pages that are locked down. When this routine detects that the count has gone to zero, it places the page on either the free list or the modified list as appropriate. The STATE array element is changed.
- (7) The modified page writer will eventually write this physical page to its backing store address, which is located in the PFN BAK array. Writable pages that are not copy on reference are written back to the image file that they originally came from.

The state of the page is set to write in progress. The saved modify bit is cleared. The reference count of one reflects this outstanding output operation.

It is worth noting at this time that writable private pages that are not copy on reference are not usual products of the linker. Such sections must be created manually with the Create and Map (Private) Section system service.

- (8) When the modified page write completes, the page is placed on the free page list (by the same routine that decrements the reference count, notes that it went to zero, and notes that the saved modify bit is clear).
- (9) While the physical page has remained attached to the process, the page table entry has always contained a PFN and the PFN PTE array has always contained the address of the process page table entry.

When the physical page is reused for another purpose, several steps must be taken to break the ties between the process virtual page and the physical page that is about to be reused.

The process PTE must be altered to reflect the backing store address of the page. (The PFN PTE array is used to locate the page table entry.) In this case, the PTE is reset so that it contains a process section table index (PSTX), the same contents that it had before the initial page fault.

The PFN array elements for this physical page are all cleared before the page is passed on to the new owner of the physical page. In particular, the PTE array element, the only connection from the PFN data base to the process page table, is cleared.

12.2.1.2 Page Faults out of Transition States - Figure 12-3 also shows the transitions that a page makes when a page fault occurs while the physical page is in the transition state. While the changes back to the active state are somewhat straightforward, there are details about each fault that should be mentioned. Note that each of these page faults requires that a new working set list entry be acquired, which may involve the removal of some other page from the process working set.

- A page fault from the free page list is resolved by placing the page back into the active and valid state, resetting the PTE, and incrementing the reference count.
- 2. A page fault from the modified list has exactly the same effect. The fact that the page was previously modified but never written to its backing store address is reflected pictorially by putting the page back into its modified state.

In fact, the modify bit in the PTE is not actually turned on by the pager. Rather, the saved modify bit in the PFN STATE array records the fact that the page has not been backed up.

3. A page fault from the release pending state has no special effects. Again, the state is changed to active, the valid bit in the PTE is turned on, and the reference count is incremented.

A little artistic license is taken in the figure to differentiate physical pages that were modified from pages that were not. Again, the only difference between the two pages is the setting of the saved modify bit in the PFN STATE array, not the setting of the modify bit in the PTE.

4. The transition that deserves special comment is a page fault that occurs while the modified page writer is writing the page to its backing store address. The saved modify bit is cleared before the write begins so that the page will be placed on the free list when the write completes.

Although the page has not yet been completely backed up, the assumption is made that the write will complete successfully. Page faults can thus put the page into the active but unmodified state. The only difficulty occurs in the event of a write error. The I/O completion routine detects this state of affairs and turns the saved modify bit back on.

12.2.1.3 Copy-on-Reference Page - A more common type of writable process private page is called copy on reference. Figure 12-4 illustrates the transitions that such a page makes from its initial page fault until it is written to some backing store address.

Many of the transitions that occur here are no different from the case just described. This section will note each transition but only elaborate on those areas that are different.

(1) The initial setting of the page table entry (START-1 in the figure) is again process section table index, but the copy-on-reference bit (PTE<16>) is now set. When a page fault occurs, the pager again allocates a physical page, sets its PFN into the PTE, and initiates the read. Two important steps are taken at this time that differ from the previous case.

First, the saved modify bit in the PFN STATE array is turned on. This guarantees that the page will be written to its backing store address when removed from the process working set, regardless of what instructions or I/O operations the process chooses to execute.

Second, the BAK array element is set to point to the page file, with an indication that no block has yet been allocated. At this time, all ties to the original image file are broken. When the modified page writer wants to write this page to its backing store address (as it certainly will because the saved modify bit was just turned on), it will allocate a block in the page file and write the contents of the physical page there.

- (2) When the read completes, the page is marked as active and valid (and effectively modified).
- (4) When the page is removed from the process working set (and the reference count is zero), the page is unconditionally placed on the modified page list.
- (5) If the reference count did not go to zero when the page was removed from the process working set, the physical page is placed into the release pending state until the I/O completes.
- (6) At that time, the page is placed on the modified page list.

A page fault from either the release pending state or from the modified page list puts the page back into the active (but effectively modified) state. That is, the saved modify bit in the PFN STATE array remains set, causing the page to be put back on the modified page list when it is removed from the working set again.




Figure 12-4 State Diagram Showing Page Transitions for Private and Global Copy-on-Reference Pages and for Demand Zero Pages

The transition from the modified page list that is taken when the modified page writer writes the page to its backing store address (in the page file) fits into the transition diagram for faults from the page file (Figure 12-5). The connection between Figure 12-4 and Figure 12-5 is indicated by path C in the two figures.

12.2.2 Demand Zero Pages

The initial setting of a page table entry can be set to demand zero as a result of a Create Virtual Address or Expand Region system service. One of these services can be issued explicitly by the process or on its behalf by the system (as part of image activation or in the LIB\$GET_VM Run-Time Library procedure).

When the pager detects a page fault for a demand zero page, it takes the following steps.

- A physical page is allocated from the beginning of the free page list.
- 2. The PFN array elements are initialized. The PTE array element points to the process page table entry.
- 3. The BAK array element denotes a not-yet-allocated block in the page file.
- 4. The page is filled with zeros. This is done with a MOVC5 instruction that uses a zero-length source string and a null fill character.
- The reference count is incremented, the page is added to the process working set, and the state is set to active.
- 6. Finally, the fault is dismissed and control is passed back to the user process without interruption.

These steps all take place along path 3 in the upper right hand portion of Figure 12-4.

12.2.3 Global Copy-on-Reference Pages

There is one other form of page that merges into the same set of state transitions as private copy-on-reference sections and demand zero pages. This form is a global copy-on-reference page. The details of global page fault resolution are discussed in Section 12.3.

For now, let us simply state that global copy-on-reference pages are initially faulted from a global image file but, from that time on, are indistinguishable from process private pages.




Figure 12-5 Transitions for Pages Located in a Page File (Continuation of Figure 12-4)

12.2.4 Page Located in the Page File

The transitions that a page faulted from the page file goes through (Figure 12-5) are no different from the transitions described for pages that are not copy on reference (Figure 12-3). The only difference in the PFN data between the two figures is that the BAK array element in Figure 12-5 indicates that the page belongs in the page file. The BAK array element in Figure 12-3 contains a process section table index.

The other difference between the two figures is the entry point into the transition diagram. Pages can start out in an image file (PTE contains PSTX) but pages can never start out in a page file. The entry into Figure 12-5 is from Figure 12-4, from one of three initial states that eventually result in the physical page contents being written to the page file.

12.3 PAGE FAULTS FOR GLOBAL PAGES

The page fault resolution for global pages can be described in exactly the same way as process private pages are described. However, following the transition of a global page table entry and its associated PFN data base entries adds nothing to the information already presented in Figure 12-3.

A more interesting approach is to look at the interaction of the process page table entries and the global page table entries that they point to. This will be done with a specific example rather than as a general case, to allow specific numbers to be used.

12.3.1 Page Fault for Global Read-Only Page

Figure 12-6 illustrates the transitions that occur for a global read-only page that is mapped by two processes. The mapping is shown separately from the operation of section creation to simplify the figure. A second simplification in the figure is that the page is assumed to be read only. The implications of a read/write global page are described without the benefit of a figure.

- (START) When the global section is initially created, the data structures described in the previous chapter are all set up. The global page table entry for the page we will follow contains a global section table index, which locates the global section table entry containing information about the global image file.
 - (1) When Process A maps to the section, the process page table entry contains a global page table index, effectively a pointer to the global page table entry.
 - (2) When Process B maps to the section, its page table entry contains exactly the same global page table index as found in Process A's PTE.




Figure 12-6 Example of Page Transitions Made by a Global Page Mapped by Two Processes

- (3) Process B happens to incur a page fault on this global page first. Several things happen.
 - a. The pager notes that the process PTE contains a GPTX. This is used to locate the global page table entry (GPTE).
 - b. The GPTE contains a global section table index (GSTX), indicating that the global page resides on disk somewhere. Exactly the same things are done to initiate the read here as in the case of a process private page.
 - c. A physical page is allocated.
 - d. Its state is set to read in progress.
 - e. The reference count is incremented.
 - f. The BAK array element is loaded with the GSTX.
 - g. Note that the PFN PTE array element is loaded with the address of the GPTE, not the address of the process PTE. Note also that, while the read is in progress, the GPTE contains the transition PTE but the process PTE still contains the GPTX.
 - h. The reference count is two, one for the read in progress and one to record the fact that the page is in some process working set (the global share count is nonzero). The global share count array element contains a one while the read is in progress.
- (4) Several steps are taken when the read completes.
 - a. The state of the page is changed to active and valid.
 - b. The global page table entry is set to valid, to record the fact that this page is in some process working set.
 - c. The process page table entry, located through its address stored in the I/O request packet, is set up to contain exactly the same contents as the global page table entry, with the valid bit set and the PFN stored in the low 21 bits.
 - d. The reference count and share count are both one at this point.
- (5) When Process A faults the same global page, the initial pager action is the same as it was in Step 4, because the page table entry is again a global page table index. Now, however, the pager finds a valid GPTE. Resolution of this page fault is trivial.

A working set list is created for Process A. The global page table entry is simply copied to Process A's page table. The share count is incremented and the fault is dismissed.

(6) When the global page is removed from Process B's working set, the share count is decremented. Because the share count is still positive, nothing dramatic happens to the physical page.

At this time, Process B's page table entry must be restored to its previous state. (The page table entry does not assume some transition form.) The PTE array element contains the address of the global page table entry so the global page table index must be recalculated.

The calculation is trivial. The contents of MMG\$GL_GPTBASE are subtracted from the PTE array element, the result is divided by four (to create a longword index), and the quotient stored in the process page table entry in the GPTX field.

(7) When the global page is removed from Process A's working set, the process page table entry is restored as described in Step 7.

The share count is decremented. Now the share count reaches zero so the reference count is also decremented. If we assume that the page is unmodified and there is no outstanding I/O, the physical page is placed on the free page list.

The GPTE contains a transition PTE. The STATE array element indicates free list. The other PFN array elements are unchanged.

(8) When the physical page is reused, the ties must be broken between the physical page and, in this case, the global page table entry. (None of the processes mapped to this page are affected in any way by this step.)

The contents of the BAK array element (a GSTX) are inserted into the GPTE located by the contents of the PFN PTE array element. The PFN PTE array element is then cleared, breaking the connection between the physical page and the global page table.

This puts the process and global page tables back to the state they were in following Step 2 (although it is pictured here as a different state to make the figure simple).

12.3.2 Global Read/Write Pages

The transitions that occur for global writable pages are no different from the transitions for a process private page that is not copy on reference. The only difference between such transitions and the transitions illustrated in Figure 12-3 is that the global page table entry, not the process page table entry, is affected by the transitions that the physical page makes.

The process page table entry for global pages contains a global page table index up until the time that the page is made valid. Only then is a PFN inserted into the process PTE. As soon as the page is removed from the process working set, the process PTE reverts to the GPTX form. All ties to the PFN data base are made through the global page table entry, which retains the PFN while the physical page is in the various transition states.

12.3.3 Global Copy-on-Reference Pages

The global pages just described are all shared pages. One form of global page is shared only in its initial state. As soon as the fault occurs, the page is treated exactly like a process private page.

These pages are global copy-on-reference pages and commonly occur in shareable images that contain impure data areas. For example, all of the local variables in a FORTRAN shareable image would be in a global copy-on-reference section. Each process that uses the image would get its own private copy of the local variables, but all processes would get the same initial values for the variables.

Figure 12-7 illustrates the transitions that occur for a global copy-on-reference page.




Figure 12-7 Example of Page Transitions for Global Copy-on-Reference Pages

- (1) The initial conditions are identical to those used in Figure 12-6. The section is created and the GPTEs contain a GSTX, although here the copy-on-reference bit is set.
- (2) Process A maps the page and has its PTE set to contain a GPTX.
- (3) Process B maps the page and gets the same GPTX in its PTE. Nothing is different up to this point.
- (4) Now when Process B incurs a page fault, the pager follows the GPTX to the GPTE, noting that the page is located in a global image file and is copy on reference. A read is initiated and the following modifications are made to the process PTE and the PFN data base.
 - a. The global page table entry is not touched. It retains its GSTX contents.
 - b. The process page table entry is set to a transition PTE.
 - c. The state of the physical page is set to read in progress.
 - d. The BAK array element contains a page file index (with no block allocated yet).
 - e. The PTE array element contains the address of Process B's PTE.

Note that all ties between Process B and the global section are broken. The page is now treated exactly like a private copy-on-reference page. The two boxes for Process B in Figure 12-7 are the boxes within the dashed outline in Figure 12-4.

(5) When Process A faults the same page, exactly the same steps are taken, this time with a totally different physical page.

Thus, both Process A and Process B get exactly the same initial copy of the global page from the global image file but, from that point on, each process has its own private copy of the page to modify as it wishes.

12.4 WORKING SET REPLACEMENT

The working set list replacement algorithm that VMS uses is a modified first-in first-out scheme. The page that has been in the working set list for the longest time is the first candidate for replacement.

12.4.1 Scan of Working Set List

When the pager needs an empty working set list entry, it calls routine MMG\$FREWSLE. This routine manipulates the working set list (Figure 11-4) in the following fashion.

1. If the WSLE indexed by PHD\$W WSNEXT is already free (contents are zero), that entry is used.

- 2. If not, the WSNEXT pointer is incremented. If the WSNEXT pointer exceeds the end of the list (WSLAST), it is reset to the beginning of the dynamic working set list (WSDYN), thus implementing the working set list as a circular buffer.
- If the newly indexed WSLE is available, then it is simply used.
- 4. If the new WSLE is locked into the dynamic portion of the working set list, that entry is skipped. (This means going back to Step 2.) Only process page table pages can be locked into the dynamic portion of the working set list. Pages locked by user request result in a shuffling of the working set list (Chapter 11 and Chapter 13).

Dropping through the previous checks indicates that the virtual page indicated by the WSLE must be removed before this WSLE can be used. If working set list skipping (described in the next section) is not enabled, the working set list entry is removed, whatever its state.

For global pages, the share count is decremented. If the share count goes to zero, the reference count is decremented.

For process private pages, the reference count is decremented. If the page is placed into a transition state, the balance slot reference count for this process header is incremented to prevent the outswap of the process header.

12.4.2 Skipping Working Set List Entries

The special SYSBOOT parameter SKIPWSL (default value of zero) is used by the working set removal routine to permit frequently referenced pages to remain in the working set. This allows VMS to modify its strict first-in first-out page replacement algorithm with some frequency of use information.

The modified algorithm works in the following manner. As working set list entries are scanned, any valid page is skipped over after clearing the valid bit in the PTE. The page remains in the working set list and its PFN state indicates active and valid. There are two possible future courses for this page, called an active transition page.

• The page will be referenced again, causing a page fault because the valid bit is off. The pager resolves this page fault by simply turning the valid bit back on. There is nothing else to do because the working set list scan did nothing except to turn the valid bit off. This type of page fault is the fastest path through the pager.

The main reason for this efficiency is that the working set list does not have to be scanned, looking for a WSLE to discard. That working set scan is where the pager spends most of its time when resolving page faults from the free or modified page lists or when a page fault occurs for a global page that is already in the working set of some other process.

• The page will not be referenced again soon. On the next pass through the working set list, the page will still be invalid (according to the valid bit in the PTE) but active (according to the PFN STATE array). On this second pass, the page will be removed from the working set.

The SKIPWSL parameter is used by the working set list scan to determine how many WSLEs to scan ahead looking for a suitable candidate for removal before abandoning the search. Before the search begins, the first working list entry that will be examined is saved for possible removal if no active transition page is found and removed. A number of working list entries up to SKIPWSL is scanned until either

- a page in an active transition state is found. This page is removed from the working set list. Or ...
- SKIPWSL entries have been examined and no active transition page found. In this case, the first entry looked at is removed from the working set list, regardless of its state. By removing the first entry rather than any other, a page is not prematurely removed from the working set by this modified algorithm.

The following pages in the working set are skipped over in this modified scan.

- Pages that are valid (The valid bit is turned off for such pages.)
- Pages that are in the read-in-progress transition state
- Global pages where the global page table entry indicates a transition state (which must be read in progress)

If no active transition page is found after SKIPWSL pages have been skipped, the first entry looked at is removed from the working set, regardless of its state.

The default value of the SKIPWSL special SYSBOOT parameter is zero, which turns off this entire modification of the working set list replacement algorithm. In addition, if SKIPWSL is zero, then active transition pages will never exist, because they only come into existence during the modified working set list scan. Care should be exercised when using this feature (setting SKIPWSL to nonzero) because certain aspects of this modification defeat the optimizations achieved by clustered I/O and the physical page caches. Too large a value of SKIPWSL also causes more time to be spent each time the working set list is scanned looking for a page to be replaced.

12.5 INPUT AND OUTPUT THAT SUPPORT PAGING

There is very little special purpose code in the I/O subsystem to support pager I/O and swapper I/O. The pager and swapper each build their own I/O request packets but these packets are queued to the device driver in the normal fashion. These are the only differences.

 Module SYSQIOREQ contains special entry points for pager and swapper I/O that insert special I/O function codes into the I/O request packet.

• These codes are detected by the I/O postprocessing service routine. There are special completion paths for page read (process is removed from PFW state and made computable) and for other forms of I/O (address of special kernel AST stored in IRP\$L_ASTPRM field is used to notify modified page writer or swapper that I/O has completed).

In order to make reading and writing as efficient as possible, the pager supports a feature called clustering, where it checks to see whether pages adjacent to the virtual page that it is reading are located in the same file in adjacent virtual blocks. If so, a multiple block read is issued and several pages are brought into the working set at one time.

The modified page writer and the Update Section system service also cluster their write operations, both to make their writes as efficient as possible and to allow subsequent clustered reads for the pages that are being written.

12.5.1 Page Reads

When the pager determines that a read is required to satisfy a page fault, it allocates an I/O request packet and fills it with parameters that describe the read. Table 12-1 lists those fields that are used for special purposes by the pager.

- 12.5.1.1 Page Read Clustering The pager attempts to create a cluster of pages to read. The manner in which this cluster is formed depends on the initial state of the faulting page table entry.
- 12.5.1.1.1 Terminating Condition for Clustered Reads The pager scans PTEs that map larger virtual addresses, checking for more virtual pages that are located in the same backing store location, until the desired cluster size is reached or until one of the following other terminating conditions is reached.
 - A page table entry different from the original faulting PTE is encountered.
 - The cluster size is reached.
 - The page table page is itself not valid. (Satisfying this fault would offset the benefits gained by clustering.)
 - No more working set list entries are available. (Each page in the cluster is added to the working set.)
 - No physical page is available.

If, after scanning the adjacent page table entries toward higher virtual addresses, no pages have been clustered, the process is repeated toward lower virtual addresses with the same terminating conditions.

The scan is made initially toward higher virtual addresses because programs typically execute sequentially toward higher virtual addresses and these pages are likely to be needed soon. If the forward attempt fails, the pager attempts to read pages adjacent to the faulting page on the assumption that even pages at lower virtual addresses but near the faulting page are likely to be needed soon.

12.5.1.1.2 Matching Conditions While Scanning Page Table - The match that is looked for when scanning the adjacent page table entries depends on the form of the initial page table entry.

- If the original PTE contains a process section table index, successive PTEs must contain exactly the same PSTX.
- If the original PTE contains a page file virtual block number, successive PTEs must contain PTEs with successively increasing (or decreasing) virtual block numbers.
- If the original page table entry contains a global page table index, successive PTEs must contain successively increasing (or decreasing) indices. In addition, the global page table entries must all contain exactly the same global section table index.

12.5.1.1.3 Maximum Cluster Size for Page Read - The maximum number of pages that can be in a cluster is determined in several ways, depending on the type of page being read.

- Global page table pages are not clustered.
- The cluster factor for process page table pages is taken from offset PHD\$B_PGTBPFC in the fixed portion of the process header. Unless some user-written kernel mode routine has modified this field, the value of this field is taken from the special SYSBOOT parameter PAGTBLPFC for all processes in the system.

The default value for this parameter is two. This value is chosen to avoid an artificial end to building a cluster when the page table page also had to be faulted. Two page table pages are guaranteed to span 127 pages, regardless of the initial faulting virtual address. Decreasing this value may defeat clustered reads. Increasing it above two is likely to have negligible effects in most systems.

• The cluster factor for page file pages is taken from the PFL\$B_PFC field of the page file control block (Figure 11-22). The usual contents of this field are zero. In that case, the cluster factor is taken from the PHD\$B_DFPFC field of the process header. In the absence of user-written modification, the value placed into this field is the SYSBOOT parameter PFCDEFAULT.

Table 12-1 Description of I/O Requests Issued by Memory Management

Description of I/O Request Type of I/O Request	Priority IRP\$B PRI	Process ID	System Virtual Address of PTE IRP\$L SVAPTE	AST Address IRP\$L_AST	
	-	_			
Process Page Read 1. Page in Image File(1) 2. Page in Page File 3. Page Table Page	Priority of Faulting Process	PID of Faulting Process	1. POPT/P1PT 2. POPT/P1PT 3. SPT	1. 0 2. 0 3. 0	
System Page Read 1. System Page(2) 2. Global Page 3. Global CRF Page 4. Global Page Table Page	Priority of "System" Process 16	PID of "System" Process	1. SPT 2. GPT 3. Process Page Table 4. SPT	1. 0 2. Slave PTE Address(<0) 3. Master PTE Contents(>0) 4. 0	
Modified Page Write 1. To Page File 2. To Image File(3) 3. To Swap File (SWPVBN=0)	MPW_PRIO	PID of Modified Page Writer (PID of Swapper)	Points to Modified Page Writer's Map	0	
Update Section Page Write(4)	Priority of Caller	PID of Caller	a. Process Page Table b. Global Page Table	AST Address (if specified)	
Swapper I/O	SWP_PRIO	PID of Swapper	Points to Swapper Map	0	

- (1) One field in the I/O request packet (IRP\$L_ASTPRM) for page reads from a private section is sensitive to whether the section is copy on reference. These two cases are distinguished as:
 - a. Not Copy on Referenceb. Copy on Reference
- (2) Pageable executive routines originate in one of three image files (SYS.EXE, RMS.EXE, and SYSMSG.EXE) described by three system section table entries (SSTE) located in the system header.

The static executive data is all located in the nonpaged executive. The only pageable writable data is the paged pool area, which starts out as a series of demand zero pages. Paged pool pages are written to and subsequently faulted from the page file.

These two cases are distinguished as:

- a. Pageable executive routinesb. Paged pool pages
- (3) The modified page writer takes special note of whether pages that are written back to an image file are part of a
 - a. Private sectionb. Global section
- (4) In a similar manner, the Update Section system service behaves differently depending on whether the pages are part of a
 - a. Private sectionb. Global section

Table 12-1 (cont.)

Description of I/O Requests Issued by Memory Management

AST Parameter	Address of Window Control Block IRP\$L_WIND	Cluster Factor	Priority Boost at I/O Completion	Description of I/O Request Type of I/O Request
la.0 lb.PSTX 2. 0 3. 0	1. From PSTE 2. From PFL 3. From PFL(5)	1. pfc/PFCDEFAULT(6) 2. PFCDEFAULT 3. PAGTBLPFC	Class=0 Boost=0	Process Page Read 1. Page in Image File(1) 2. Page in Page File 3. Page Table Page
1. 0 2. 0 3. GSTX (PFNSV GBLBAK is set) 4. 0	la.From SSTE lb.From PFL 2. From GSTE 3. From GSTE 4. From PFL(5)	la.SYSPFC 1b.PFCDEFAULT 2. pfc/PFCDEFAULT(6) 3. pfc/PFCDEFAULT(6) 4. 1	Class=0 Boost=0	System Page Read 1. System Page(2) 2. Global Page 3. Global CRF Page 4. Global Page Table Page
Address of MPW's special kernel AST (WRITEDONE)	1. From PFL 2a.From PSTE 2b.From GSTE 3. From SFTE	1. MPW_WRTCLUSTER 2. MPW_WRTCLUSTER 3. 1	None(7)	Modified Page Write 1. To Page File 2. To Image File(3) 3. To Swap File (SWPVBN=0)
AST Parameter (if specified)	a. PSTE b. GSTE	MPW_WRTCLUSTER	Class=1 Boost=2	Update Section Page Write(4)
Swapper's KAST (IODONE)	SFTE	Not Applicable	None(7)	Swapper I/O

- (5) Process page tables and global page tables originate as demand zero pages that are written to and faulted from the page file.
- (6) The cluster factor for a private section or a global section can be specified at link time or when the section is mapped by explicitly declaring a cluster factor (pfc). In the absence of such a specification, the pager uses the default system cluster factor determined by the SYSBOOT parameter PFCDEFAULT.
- (7) The swapper (and by implication the modified page writer) is a real-time process and is therefore not subject to priority boosts.

• The cluster factor for process or global sections is taken from the SEC\$B_PFC field of the process or global section table entry (Figures 11-7 and 11-16). These fields usually contain values of zero, in which case, the default page fault cluster is used. (Just as for clustered reads from the page file, this default is taken from the PHD\$B_DFPFC field in the process header, which is usually equal to the PFCDEFAULT SYSBOOT parameter.)

There are two methods available to the user to control the cluster factor of process or global sections. By including the options line

CLUSTER = cluster-name, [base-address], [pfc], file-spec[,...]

in the linker options file, the page fault cluster factor in the image section descriptor can be set to nonzero contents.

Sections that are mapped manually by the user (with a Create and Map (Private or Global) Section system service) can have their page fault cluster factor specified by including the optional pfc argument in the system service call.

12.5.1.2 Page Read Completion - The page read completion is detected by the I/O postprocessing routine (IPL = 4 software interrupt service routine) by the special code inserted into the IRP before the request was queued.

Page read completion is not reported to the faulting process in the normal fashion with a special kernel AST because none of the postprocessing has to be performed in the context of the faulting process. Instead, the work is done by this service routine and the process made computable by reporting a page read completion event to the scheduler.

The details that the service routine takes care of when a page read successfully completes include the following steps for each page.

- The reference count is decremented, indicating that the read in progress has completed.
- 2. The physical page state is set to active and valid.
- 3. The valid bit in the page table entry is set.
- 4. If the page is a global page, the valid bit set in Step 3 was in the global page table entry. In this case, the process (slave) PTE must be loaded with the PFN and made valid.

After the individual pages have been tended to, the scheduler is notified that a page read has completed (by reporting a page fault completion event with a null priority increment) so that the process that was put into a page fault wait state when the read was initiated can be made computable. (If any of the pages just read were collided pages, the collided page wait queue is also emptied. That is, all processes in that state are made computable. Collided pages are discussed in the next section.)

12.5.2 Modified Page Writing

The modified page writer also attempts to cluster when writing modified pages to their backing store addresses. There are not so many special cases here as there are in the page read situation. The three different cases encountered by the modified page writer depend on the three possible backing store locations that pages on the modified page list can have.

- 12.5.2.1 Operation of the Modified Page Writer The modified page writer proceeds in approximately the following fashion.
 - The first page is removed from the modified page list. Its page table entry address is retrieved from the PFN PTE array.
 - 2. Adjacent page table entries are scanned (first toward lower virtual addresses and then toward higher virtual addresses) looking for transition page table entries that map pages on the modified page list until either the desired cluster size is reached or until one of the other terminating conditions is reached.

This scan begins first toward smaller virtual addresses for the same reason that the read cluster routine begins toward larger addresses. If the program is more likely to reference higher addresses, the modified page writer does not want to initiate a write operation, only to have the page immediately faulted (and likely modified again). The modified page writer chooses to first write those pages with a smaller likelihood of being referenced in the near future.

- 3. The write is initiated, the state of all of the pages is changed to write in progress, and their reference counts are incremented.
- 4. The modified page writer returns to its caller until notified by its special kernel AST that the modified page write has completed.
- 12.5.2.2 Modified Page Write Clustering The terminating conditions for the scan of the page table include the following.
 - The page table page is not valid. This implies that there are no transition pages in this page table page. The special check is made to avoid an unnecessary page fault.
 - The page table entry does not indicate a transition format.
 - The page table entry indicates a page in transition, but the physical page is not on the modified page list.
 - The physical page number is greater than the contents of global location MMG\$GL_MAXPFN. This check avoids pages in shared memory, which have no PFN data associated with them.

- The SWPVBN array element must be zero. Pages with nonzero SWPVBN contents are treated in a special way by the modified page writer.
- If the contents of the BAK array indicates that the backing store location for the page is a (private or global) image file, the section index must be the same for all pages in the cluster.
- If the BAK array element indicates that the pages are to be written to the page file, the contents of the virtual block number field are ignored. However, all pages must contain the same page file index in their BAK array elements.

12.5.2.3 Backing Store Addresses for Modified Pages - There are three different kinds of backing store address that the modified page writer encounters as the modified page writer removes pages from the modified page list.

- If the SWPVBN array element is nonzero, this indicates that the process is outswapped and this page remained behind, probably due to an outstanding read request. The modified page writer does not attempt to cluster. Instead, a write of a single page to the designated block in the swap file is issued. A description of how the SWPVBN array element can be loaded is found in Chapter 14, where the entire outswap operation is discussed.
- If the backing store address is a section, the modified page writer creates a cluster (up to the value of the SYSBOOT parameter MPW_WRTCLUSTER). Any of the terminating conditions listed above will limit the size of the cluster.
- If the backing store address is a page file, adjacent pages bound for the same page file are also written at the same time.

The modified page writer attempts to allocate a number of blocks in the page file equal to MPW WRTCLUSTER. The desired cluster factor is reduced to the number of blocks actually allocated.

The actual cluster created for a write to the page file consists of several smaller clusters, each one representing a series of virtually contiguous pages (Figure 12-8).

- The modified page writer creates a cluster of virtually contiguous pages, all bound for the same page file.
- 2. If the desired cluster size has not yet been reached, the modified page list is searched until another physical page bound for the same page file is found.
- Pages virtually contiguous to this page form the second minicluster that is added to the eventual cluster to be written to the page file.

4. This process continues until either the cluster size is reached or no more pages on the modified page list have the designated page file as their backing store address.

The modified page writer is building a large cluster that consists of a series of smaller clusters. The large cluster only terminates when the desired size is reached or the modified page list contains no more pages bound to the page file in question. Each smaller cluster can terminate on any of the conditions listed above, or on the two terminating conditions for the large cluster.




Figure 12-8 Example of Clustered Write to a Page File

12.5.2.4 Example of Modified Page Write to a Page File - Figure 12-8 illustrates a sample cluster for writing to a page file. The modified page list (pictured in the upper right hand of the figure) is shown as a sequential array to simplify the figure.

- 1. The first page on the modified page list is PFN A. By scanning backwards, first PFN F and then PFN H are located. The PTE preceding the one that contains PFN H is also a transition PTE but the page is on the free page list. This page terminates the backward search.
- 2. The modified page writer map begins with PFN H, PFN F, and PFN A. The search now goes in the forward direction, with each page bound for the page file added to the map up to and including PFN E. The next page table entry is valid so the first minicluster is terminated.
- 3. The next page on the modified page list, PFN B, leads to the addition of a second cluster to the map. This cluster begins with PFN G and ends with PFN J. The backward search was terminated with a PTE containing a section table index. The forward search terminated with a demand zero PTE.

Note that this second cluster consists of pages belonging to a different process from the first cluster. This is reflected in the word array element for each PTE in the map that contains a process header vector index for each page (Figure 11-24).

- 4. The next page on the modified page list is PFN C. This page belongs in a global image file and is skipped over during the current write attempt.
- 5. PFN D leads to a third cluster that was terminated in the backward direction with a page table entry that contains a global page table index. The search in the forward direction terminated when the desired cluster size was reached, even though the next PTE was bound to the same page file. This size is either MPW WRTCLUSTER or a number of virtually contiguous blocks available in the page file, whichever is smaller. In any case, this cluster will be written with a single write request.
- 6. Note that reaching the desired size resulted in leaving some pages on the modified page list bound for the same page file, such as PFN I in the figure.

12.5.2.5 Modified Page Write Completion - The modified page writer is notified that the write is complete by a special kernel AST (whose address was stored in the ASTPRM field of the IRP while the write was in progress). Modified page writing is recorded in the IRP as a swap write to allow this completion method to be used. For the purposes of the I/O postprocessing routine, the only form of page write request is the one issued by the Update Section system service.

This kernel AST decrements various reference counts that indicated the write in progress. If the reference count is now zero, the pages are placed on the free page list. If the number of pages on the modified page list (SCH\$GL_MFYCNT) is still above the low limit threshold for

the modified page list (SCH\$GL_MFYLOLIM), then the modified page writer removes the new first page from the modified page list and starts all over.

12.5.3 Update Section System Service

The Update Section system service allows a process to write pages in a section to their backing store addresses in a controlled fashion, without waiting for the modified page writer to do the backup. This system service is especially useful for frequently accessed pages that may never be written by the modified page writer, because they are always being faulted from the modified page list back into the working set before they are backed up.

This system service is a cross between modified page writing and a normal write request. Like any Queued I/O request, this service can receive completion notification with an event flag, an AST, or through an I/O status block. The number of pages written is specified by the address range passed as an input parameter to the service. The cluster factor is the minimum of MPW_WRTCLUSTER and the number of pages in the input range. The direction of search for modified pages is determined by the order that the address range is specified to the service.

12.5.3.1 Page Selection - If the section that is being backed up is a process private section, only those pages that have the modified bit set in the page table entry (or in the PFN state array for transition pages) are written out.

If the section is a global section, then information about whether the page is modified is found in both the PFN data base and the page table entries of all processes mapped to this global page. (The modify bit in the global page table entry is inaccessible to hardware and contains no useful information.) Because there are no back pointers for valid global pages, this information is unavailable. Therefore, all pages in a global section are written to their backing store location, regardless of whether the pages have been modified.

If the flags parameter passed to Update Section has its low bit set, this indicates that the caller is the only process capable of modifying the section. In that case, the process page table entries (and the PFN data base) are used to select candidate pages for backing up. Only modified pages are written.

12.5.3.2 Write Completion - The process that issued the Update Section system service is first notified about write completion with a special kernel AST. This AST first checks whether all the pages requested by the original call have been written or whether another write is required. If more pages have to be written, another cluster is set up and queued. If all requested pages have been written, the normal I/O completion path involving event flags, I/O status blocks, and user-requested ASTs is entered and the process notified.

12.6 PAGING AND SCHEDULING

Page fault handling can influence the scheduling state of processes in several different ways. If a read is required to satisfy a page fault, the faulting process is placed into a page fault wait state. If a resource such as physical memory or page file space is not available, the process is placed into an appropriate wait state. There are several wait states that a process may be placed into as a result of a page fault.

12.6.1 Page Fault Wait State

The most obvious wait state is page fault wait (PFW), which is required if a read is required to resolve the fault. The process that requires the read to resolve its page fault is placed into a page fault wait state. The I/O completion routine detects that a page read has completed and reports a page fault completion event to the scheduler. The scheduler removes the process from the page fault wait state and makes it computable. There is no priority increment due to page fault read completion so the scheduling decision is made based on the process's current priority.

12.6.2 Free Page Wait State

If there is not enough physical memory available to satisfy the page fault, the process is placed into a free page wait state (FPG). The physical page manager (module ALLOCPFN) checks for processes in this state whenever pages are added to an empty list. If the free page wait state is not empty, all processes in the state are made computable.

The physical page manager makes no scheduling decision about which process will get the page. There is no first-in first-out approach to the free page wait state. Rather, all processes waiting for the page are made computable. The next process to execute will be chosen by the scheduler, using the normal algorithm that the highest priority resident computable process executes next.

12.6.3 Collided Page Wait State

It is possible for a page fault to occur for a page which is already being read from disk. Such a page is referred to as a collided page. The collided bit (in the PFN TYPE array) is set and the process placed into the collided page (COLPG) wait state.

One of the details that the page read completion routine checks is the collided bit in the TYPE array element for the page. If the collided bit is set, the collided page wait state is emptied. There is no check for the page that is being waited for by each process as it is made computable.

This lack of check has two advantages.

- As was the case for free page availability, there is no special code to determine which process will get the page first. All processes are made computable and the normal scheduling algorithm selects the process that executes next.
- The probability of a collided page is small. The probability of two different collided pages is even smaller. If a process waiting for another collided page is selected for execution, that process will incur a page fault and get put right back into the collided wait state. Nothing unusual occurs and VMS avoids a lot of special case code to handle a situation that rarely if ever occurs.

12.6.4 No Available Space in the Page File

When an entry for a copy-on-reference page or a demand zero page is made in the working set, a page must be reserved in the page file. (The actual allocation of a specific block does not occur until the modified page writer backs the page up.) If there is no room in the page file, the process is placed into a resource wait state (MWAIT). The particular resource being waited for is page file space (RSN\$_PGFILE).

As virtual address space is deleted (by specific request or as a side effect of image exit or process deletion), page file space becomes available. The page file deallocation routine checks for transitions from the empty state and notifies the scheduler that the resource of page file space is now available. The scheduler (specifically routine SCH\$RAVAIL) determines whether any processes are waiting for this resource and makes them computable again.

CHAPTER 13

MEMORY MANAGEMENT SYSTEM SERVICES

The previous two chapters described the data structures used by the memory management subsystem to describe physical and virtual memory, and the action of the page fault handler when a page was referenced in which the valid bit was not set. This chapter describes the system services available to the user (and also used internally by VMS) that allocate these structures and initialize their contents. The services are divided into four separate categories.

- Some system services are associated specifically with the layout of virtual address space. Virtual address space can be created or deleted almost at will within the limitations imposed by process quotas and limits and the constraints of the SYSBOOT parameters set up when the system was initialized.
- 2. Private and global sections can be created that allow the blocks of a file to be mapped as a portion of a process address space. Although the section services are also associated with the layout of virtual address space, they are treated in a separate section because of their added level of complexity.
- 3. System services allow users to lock portions of their working sets into memory, avoiding the overhead of page faults or allowing portions of code to execute at elevated IPL. A process can also disable swapping, preventing itself from being removed from memory.
- 4. There are other miscellaneous operations associated with the memory management available to a process such as forcing the contents of all modified pages to be written to their backing store addresses (Update Section system service) or purging some or all pages from the process working set.

13.1 DISPATCH METHOD FOR MEMORY MANAGEMENT SYSTEM SERVICES

Almost all of the memory management system services specify a desired address range as an input parameter. The page table entries associated with these addresses contain an owner field (Figure 11-3), indicating whether the caller of each service can manipulate the pages in the desired fashion. Another peculiarity of the memory management system services is that many of the services can partially succeed (because they are done on a page-by-page basis). This partial success is indicated by returning an error code combined with the address

range over which the operation was completed (in the RETADR parameter).

A common dispatch method is used by most of the memory management system services to reflect the similarity of the services.

- Information about the specific service, including the input parameters, is placed on the stack for later retrieval.
- Page ownership is checked to insure that a less privileged access mode is not attempting to alter the properties of some pages owned by a more privileged access mode.
- The address of a page-by-page routine to accomplish the desired action of the original service is placed into R6.
- A common routine is called that performs general page processing and calls the single page service-specific routine for each page in the desired range.
- The address range actually operated on is returned to the caller (if requested).

13.2 VIRTUAL ADDRESS CREATION AND DELETION

The first level of memory management available to a process is the creation or deletion of virtual address space. These services are also used by the system when an image first begins executing (the image activator calls several services to create process address space) and as part of image exit (the image reset routine deletes all of PO space and a small part of PI space). The memory management performed by the system as part of image activation or process deletion is described in Chapter 18.

13.2.1 Address Space Creation

Address space creation is essentially a simple operation. A series of demand zero pages are created, either at the end of the designated address space (Expand Region) or in the specified address range (Create Virtual Address Space). If any pages already exist in the requested range, they must be deleted first.

These two system services can partially succeed. That is, a number of pages smaller than originally requested may be created. Once the specified address range is determined, the demand zero pages are created one at a time. It is possible to run into one of the limits on the number of pages that can be created after several pages have already been successfully created. For this reason, it is especially important for the caller of either \$CRETVA or \$EXPREG to look at the RETADR argument to determine whether the service (\$CRETVA or \$EXPREG) was partially successful.

13.2.1.1 Limits on Virtual Address Space Creation - There are three limitations on the amount of virtual address space that can be created.

- The SYSBOOT parameter VIRTUALPAGECNT controls the total number of page table entries (POPTEs plus PlPTEs) that any process can have in its process header. The division of these pages between PO space and Pl space is totally arbitrary and process specific. It is only the sum of PO and Pl pages that is limited by the SYSBOOT parameter.)
- The size of a process working set also controls the size of that process's address space. When a process page is valid, the page table page for that page is not only valid but also dynamically locked into the working set. For small address spaces, the set of valid process pages can be represented by a small number of page table pages.

As the address space grows, the probability that a given page table page maps more than one valid process page decreases. (The limiting case, one that can usually be reached only with very large process address spaces, requires two working set list entries for each valid process page.) In any case, there is an implicit limit to the process address space imposed by the process working set quotas.

The specific check that is made is whether the size of the dynamic working set list can lock all the page table pages necessary to map the process address space and still leave enough fluid working set (PHD\$W_FLUID) to allow the process to perform useful work. If this check fails, the working set list is expanded. If the working set is at its limit, the virtual address creation fails with the status of SS\$ INSFWSL.

- The third constraint on the total size of the process address space is the paging file quota. Each demand zero page and each copy-on-reference section page is charged against the job's paging file quota (JIB\$L PGFLCNT).
- 13.2.1.2 Expand Region System Service The Expand Region system service is a special case of the Create Virtual Address Space system service. The requested number of pages is simply converted into a PO or Pl page range and control is passed to a page creation routine that is common between the two services.
- 13.2.1.3 Automatic User Stack Expansion A special form of Pl space expansion occurs when a request for user stack space exceeds the remaining size of the user stack. Such a request can be reported by the hardware as an access violation exception, or by software when insufficient user stack space is detected. (Software detection is done by the AST delivery routine and the Adjust Stack system service if the request is for user mode stack space).

The routine EXE\$EXPANDSTK is called directly by the two software routines and invoked by the Access Violation exception handler if the access violation occurred in user mode. This routine checks that a

length violation (as opposed to a protection violation) occurred and that the inaccessible address is in Pl space. If so, Pl space is expanded from its current low address end to the specified inaccessible address. For the usual case, one in which a program requires more user stack space than requested at link time, the expansion typically occurs one page at a time.

Because this automatic expansion cannot be disabled on a process-specific or system-wide basis, a runaway program (one that is using stack space without returning it) will not be aborted until it exceeds the virtual address size determined by the VIRTUALPAGECNT SYSBOOT parameter (which is indicated by \$CRETVA returning an error status of SS\$_VASFULL). In addition, a program that makes a random (and probably incorrect) reference to an arbitrary Pl address smaller than the top of the user stack will probably continue to execute (after the creation of many demand zero pages) rather than exiting with some error status.

If the stack expansion fails for whatever reason (the Create Virtual Address system service can fail for several reasons), the process is notified in a way that depends on who originally called EXE\$EXPANDSTK.

- The Adjust Stack system service for user mode can fail with several of the error codes returned by \$CRETVA.
- An attempt to deliver an AST to a process with insufficient user stack space results in an AST delivery stack fault exception being reported to the process. (Enough information is removed from the stack by the error routine that the exception dispatcher can at least get started in reporting the exception.)
- If the user stack cannot be expanded in response to a Pl space length violation, then an access violation fault is reported to the process. If there is not enough user stack to report the exception, the normal condition handler search is bypassed and the exception is reported directly to the last chance handler (Chapter 2). In the default case, this handler causes the currently executing image to terminate.

13.2.2 Address Space Deletion

For a couple of reasons, page deletion is more complicated than page creation.

- 1. Creation involves taking the process from one known state (address space does not yet exist) to another known state (the page table entries contain demand zero PTEs). Page deletion must deal with initial conditions that include all the possible states that a virtual page can be in.
- 2. The second reason is that page creation may first require that the specified pages be deleted in order to put the process page tables into their known state. That is, page deletion is often an integral part of page creation.

- 13.2.2.1 Delete Virtual Address Space System Service When a page is deleted, all process and system resources associated with the page must be returned. These include
 - 1. a page frame for valid and transition pages,
 - a page file virtual block for pages whose backing store address indicates an already allocated block,
 - a working set list entry for a page in the process working set list, and
 - 4. page file quota for all pages with a page file backing store address, including pages that have not yet allocated a block in the page file.

Private section pages that are deleted cause the reference count in the process section table entry (Figure 11-7) to be decremented. If the reference count goes to zero, the PSTE itself can be released.

In addition, valid or modified pages with a section backing store address (as opposed to a page file backing store address) must have their latest contents written back to the section file. (The contents of pages with a page file backing store address are unimportant after the virtual page is deleted and do not have to be saved before the physical page is reused.)

13.2.2.2 Page Deletion and Scheduling - Pages that have I/O in progress cannot be deleted until the I/O completes. Such processes are placed into a page fault wait state (requesting that a system event be reported when I/O completes) until the page read or write completes. Pages in the write-in-progress transition state will cause the same effect. Pages in the read-in-progress transition state are faulted, with the immediate result that the process is placed into the collided page wait state. Special action must be taken for global pages with I/O in progress because there is no way to determine if the process deleting the page is also responsible for the I/O. In such cases, the process is placed into a miscellaneous wait state (MWAIT) until its direct I/O completes. (If the process has no direct I/O in progress, the problem does not arise in the first place and the deletion is allowed to proceed.)

Once all reasons for keeping the page around have been taken care of, the page is deleted. Deletion of a physical page means that the contents of the PFN PTE array are cleared, destroying all ties between the physical page and any process virtual address. In addition, the page is placed at the head of the free page list, causing it to be used before other pages whose contents are still useful.

13.2.2.3 Contract Region System Service - The Contract Region system service is a special case of the Delete Virtual Address Space system service. The requested number of pages is simply converted into a PO or Pl page range and control is passed to a page deletion routine that is common between the two services.

13.2.3 Controlled Allocation of Virtual Memory

There is a second level of memory management available to a process. The Run-Time Library procedures LIB\$GET_VM and LIB\$FREE_VM provide a mechanism for allocating small blocks of virtual memory in a controlled fashion. Allocation from the free memory pool is performed in much the same way as pool space is allocated by VMS (Chapter 25). If there is not a block of memory in the pool large enough to satisfy the request, PO space is expanded (by calling \$EXPREG) and the pool is extended to include the newly created virtual address space.

13.3 PRIVATE AND GLOBAL SECTIONS

A second method of creating address space is available. The Create and Map Section system service allows a process to associate a portion of its address space with a specified portion of a file. The section may be specific to a process (private section) or shared among several processes (global section). The Map Global Section system service allows a process to map a portion of its virtual address space to an already existing global section. These two services are used by the image activator (Chapter 18) to map portions of process address space to either the image file or previously installed global sections.

The Create and Map Section system service also provides two special options. Rather than mapping a portion of process address space to a file, a suitably privileged process (with PFNMAP privilege) can associate (map) virtual addresses to specific physical addresses. Global sections can be created and mapped in shared memory as well as in local memory.

13.3.1 Create and Map Section System Service

The Create and Map Section system service is the system service that performs all of these operations. (In a sense, the Map Global Section system service is a special case of \$CRMPSC where the section does not have to be created.) The particular path that is taken through the service is determined by the contents of the flags argument passed to the service. (The VAX/VMS System Services Reference Manual lists those flags that can be used together and those that are incompatible.) One way of looking at the action of this service is to examine the data structures that are created as a result of exercising one of the several options available to it.

13.3.1.1 Private Section Creation - When a process private section is created, a process section table entry (Figure 11-7) is allocated from the area of the process header set aside for PSTEs. The information that associates the virtual address range with virtual blocks in the file is loaded into the PSTE. (When the private section is being created as a part of image activation as described in Chapter 18, the original source for much of the data stored in the PSTE is an image section descriptor contained in the image file.) In addition, each process page table entry in the designated address range is loaded with identical contents, namely a process section table index (Figure 11-3).

Because of the way space is allocated in the process header (Appendix E), it is possible that the space to hold a section table entry may extend into the working set list. When this occurs, the entire process section table can slide down into one of the empty pages set aside in the process header for exactly this purpose. All references to process section table entries are relative to the bottom (high address end) of the table that is located through offset PHD\$L_PSTBASOFF. That is, the entire structure is position independent. Header expansion involves mapping the first empty page, moving the entire structure down one page, and changing PHD\$L_PSTBASOFF to locate the new bottom of the table.

- 13.3.1.2 Global Section Creation The creation of a global section (located in local memory) is similar to the creation of a private section except that the data structures are located in the system header (Figures 11-15 and 11-18) instead of the process header.
 - 1. A global section descriptor (Figure 11-14) is allocated from paged dynamic memory and loaded with information that describes the name and protection attributes of the section. This data structure is used by subsequent Map Global Section system service calls to determine whether the named section exists and to locate the Global Section Table Entry in the system header that more fully describes the section.
 - A global section table entry (Figure 11-16) in the system header (Figure 11-15) is the analogous structure to the process section table entry.
 - 3. A series of global page table entries are created in a virtual extension to the system header (Figure 11-17). These page table entries contain information that describes the current state of each global page in the section. They are not available to the memory management hardware but are used by the page fault handler when a process incurs a page fault for a global page.
 - 4. A global section can be created and mapped by a single system service call. Alternatively, the section can be created in one step and mapped later on by either the creating process or by any other process allowed to map the section. In any case, mapping to a global section results in no changes to the global data base. Rather, the process page table has a series of page table entries of the form global page table index (Figure 11-19) added to describe the designated address range. The process page table entries for global pages can be in one of two states, either valid or containing the appropriate global page table index.

13.3.1.3 Global Sections in Shared Memory - Global sections that are located in shared memory are treated in a slightly different fashion from local memory global sections. The sections are created by the INSTALL utility after shared memory has been initialized. (See Chapter 11 for a description of the data structures that describe global sections in shared memory.)

- 1. A special global section descriptor (Figure 11-27) is created that contains, among other things, a list of the physical pages in shared memory that will contain the section. The section is temporarily mapped by INSTALL and each page of the section is loaded from the image file.
- 2. A global section table entry is created only on the CPU that originally creates the section. This GSTE allows the initial read to be performed and allows subsequent section updates (with SYS\$UPDSEC) for writable sections. Pages are also written back to the image file on the creating CPU when the section is deleted.
- 3. No global page table entries are needed for global sections in shared memory because the state of each page is known to be valid. The PFN information necessary to allow processes to map into this section is contained in the shared memory GSD.
- 4. When a process maps to the shared memory global section, the process page table entries are set to valid with the appropriate page frame numbers loaded into the PTEs. These pages are not counted against the process working set.

13.3.1.4 Map by PFN - The Create and Map Section system service allows a privileged process (one with PFNMAP privilege) to map a portion of its virtual address space to specific physical addresses. Although the primary intention of this service is to allow process address space to be mapped to I/O addresses, it can also be used to map specific physical memory pages.

When a private PFN-mapped section is created, the only effect is to add a series of valid PTEs to the process page table. The PFN fields in these PTEs contain the requested physical page numbers. The PTE\$V_WINDOW bit in the PTE (Figure 11-3) is set in each PTE to indicate that each of these virtual pages is PFN mapped. These pages are not counted against the process working set. In addition, no record is maintained in the PFN data base that such pages are PFN mapped.

When a global PFN mapped section is created, the only data structure created to describe such a mapping request is a special form of global section descriptor (Figure 11-14). There are no global page table entries nor is there a global section table entry. When a process maps to such a section, its process page table entries are set to valid, mapped by PFN (PFN\$V_WINDOW is set), and the PFN fields are filled in according to the contents of the extended GSD (Figure 11-14).

13.3.2 Map Global Section System Service

The Map Global Section system service can be considered a special case of the Create and Map (Global) Section system service, where the global section already exists. This service usually has no effect on the global data base (other than to include the latest mapping in various reference counts). Rather, this service allows a range of process addresses to become mapped to the named global section.

The actual effect of this service is to load each of the designated process PTEs with a global page table index (Figure 11-3, Figure 11-19). These global page table indices are effectively pointers to global page table entries in the system header, where the current state of each global page is actually recorded.

When a process maps to a global section in shared memory or to a section that is PFN-mapped, there are no global page table entries to be pointed to. Instead, each process page table entry is set to valid with the PFN field containing a physical page number either in shared memory (for shared memory global sections) or anywhere in physical address space (as indicated by the extended GSD for PFN-mapped global sections).

13.3.3 Delete Global Section System Service

Like the Delete Virtual Address Space system service, the Delete Global Section system service is more complicated than global section creation because the section must be reduced from one of many states to nothing. In addition, global writable pages must be written to their backing store addresses before a global section can be fully deleted. For these reasons, the global section deletion is often separated in time from the system service call.

When the Delete Global Section system service is called, the named section is marked for delete. This means that the GSD is moved from the normal doubly linked GSD list to the delete pending list. The delete pending bit in the GSD is set. In addition, the permanent indicator in the GSD is turned off. However, the actual section deletion cannot occur until the reference in the global section table entry, the count of process page table entries mapped to the section, goes to zero. Although it is possible for the reference count to be zero when the section is marked for delete, the more typical global section deletion occurs as a side effect of virtual address deletion (which itself might occur as a result of image exit or process deletion).

When the reference count goes to zero, this indicates that no more process page table entries are mapped to the section. At that time, the data structures that describe the system can be deallocated.

- The global page table entries in the system header are freed for further use. If an entire page of global page table entries is freed, that page can be unlocked from the system working set.
- The global section table entry in the system header is removed from the active list and placed on the free list of system section table entries for possible later use.
- The global section descriptor is placed on the free list of GSDs. When a global section is later created, this list is checked for a GSD before a new structure is allocated from paged dynamic memory.

Global sections in shared memory and PFN mapped global sections exercise some of the same logic when the sections are deleted but the effects are different because not all of the global data structures exist for these special global sections. A PFN mapped section is described entirely by an extended global section descriptor (Figure 11-14). In addition, no reference counts are kept for such sections so the GSD can be placed on the free list of GSDs immediately.

When a shared memory global section is deleted, there are no global page table entries to delete. In addition, a global section table entry only exists on the port from which the section was created (to allow the section to be loaded when it was initially created and to allow the Update Section system service or Delete Global Section system service to preserve its contents).

13.3.4 Update Section System Service

The Update Section system service requests that a specified range of process private or global pages be written to their backing store addresses. When a private section is being updated, only those pages that have been modified (as indicated either by the PTE\$V_MODIFY bit in the PTE or by the PFN\$V_MODIFY bit in the PFN STATE array) are written. With global pages, the modify state of a physical page is the logical OR of the PFN STATE array modify bit and the modify bits in all of the process page table entries mapped to the section. Because there are no back pointers to all of these PTEs, this information is not available. Instead, when a global section is updated, all pages in the designated address range are written back to the global image file. (When the "exclusive writer" flag is passed to the Update Section system service, only those pages modified by the caller are written.) The interaction between the Update Section system service and the I/O subsystem is described in Chapter 12.

13.4 RELATED SYSTEM SERVICES

Other memory management system services allow a process to control its working set, alter page protection, and lock pages into the working set or into physical memory.

13.4.1 Working Set Size Adjustment

It is possible to make the process working set either larger or smaller, either manually with the Adjust Working Set Limit system service or automatically as a part of the quantum end routine. When the working set is expanded, new pages can be added to the working set without removing already valid entries. This decreases the probability of a process incurring a page fault.

It is unlikely that a program will voluntarily reduce its working set limit, unless it has a good understanding of its paging behavior. The system reduces a process working set as a part of the automatic working set adjustment. In addition, a process working set limit is reset to its default value as a part of the image rundown procedure (Chapter 18) that is invoked when an image exits. Table 13-1 lists the process-specific and system-wide working set list parameters.

Table 13-1
Working Set Lists Limits and Quotas

Description	Location or Name	Comments
Beginning of Working Set List	PHD\$W_WSLIST	Always has the value 60 (hex) (This is <phd\$k_length 4="">)</phd\$k_length>
Beginning of list of permanently locked entries	PHD\$W_WSLOCK	The same for all processes in a given system
Beginning of dynamic portion of working set list	PHD\$W_WSDYN	Identical to WSLOCK unless this process has called SYS\$LKWSET or SYS\$LCKPAG
Index of most recently inserted working set list entry	PHD\$W_WSNEXT	Updated each time an entry is added to the working set
End of working set list	PHD\$W_WSLAST	Updated by calling SYS\$ADJWSL and at image exit
Default working set size	PHD\$W_DFWSCNT	Set by LOGINOUT, altered by SET WORKING_SET/LIMIT= command
Upper limit to working set size	PHD\$W_WSQUOTA	Set by LOGINOUT, altered by SET WORKING_SET/QUOTA= command
Upper limit to working set quota	PHD\$W_WSAUTH	Set by LOGINOUT, cannot be altered
Lower limit to size of dynamic working set size	PHD\$W_WSFLUID	Set up by SHELL, equal to the value of MINWSCNT SYSBOOT parameter
Size of dynamic working set after allowing room for PHD\$W_WSFLUID process page entries and a reasonable number page table pages	PHD\$W_EXTDYNWS	Updated each time size of dynamic working set is changed
Authorized default working set size	UAF\$W_DFWSCNT	Loaded into PHD\$W_DFWSCNT
Authorized default working set limit	UAF\$W_WSQUOTA	Loaded into both PHD\$W_QUOTA and PHD\$W_WSAUTH
System wide minimum working set size	MINWSCNT	SYSBOOT parameter
System wide maximum working set size	WSMAX	SYSBOOT parameter
Working set size for system paging	SYSMWCNT	SYSBOOT parameter
Default value for working set size default (used by SYS\$CREPRC)	PQL_DWSDEFAULT	SYSBOOT parameter
Minimum value for working set size default (used by SYS\$CREPRC)	PQL_MWSDEFAULT	SYSBOOT parameter
Default value for working set quota (used by SYS\$CREPRC)	PQL_DWSQUOTA	SYSBOOT parameter
Minimum value for working set quota (used by SYS\$CREPRC)	PQL_MWSQUOTA	SYSBOOT parameter

13.4.1.1 Adjust Working Set Size System Service - The effective result of altering the process working set size is to change the value of the WSLAST working set list pointer (Figure 11-4).

In the case of working set list expansion, the working set size is limited by the working set quota (PHD $\$W_WSQUOTA$). If the expanded working set extends into the process section table (Figure 11-1), the

process section table is moved down in exactly the same manner as is done to accommodate process section table expansion. There is always enough room in the process header to accommodate the expanded working set list because the process header size is determined by WSMAX (and PROCSECTCNT) and the working set parameters (PHD\$\(^{\text{WSQUOTA}}\) and PHD\$\(^{\text{WSAUTH}}\)) are minimized with WSMAX. (The calculation of the sizes of each piece of the process header are described in Appendix E.)

In the case of working set list contraction, the working set cannot be contracted below MINWSCNT (a SYSBOOT parameter). In addition, the extra dynamic working set size (PHD\$W_EXTDYNWS) cannot be reduced below zero. If the PHD\$W_WSNEXT pointer locates an entry beyond the new end of the list, it is reset to point to the new end. If there are any valid entries in the portion of the list that is no longer being used (between the old and the new PHD\$W_WSLAST pointers), they are moved into the dynamic portion of the list into the area located by the PHD\$W_WSNEXT pointer. (The attempt to locate free slots in which to move any active entries can cause the process to be placed into a resource wait state, waiting for space in the page file.)

13.4.1.2 SET WORKING_SET Command - The SET WORKING_SET command allows the default working set size (PHD\$W_DFWSCNT) or the working set quota (PHD\$W_WSQUOTA) to be altered at the command level. Neither the quota nor the limit can be set to a value larger than the authorized upper limit (PHD\$W_WSAUTH).

- If the quota is altered, it changes the upper limit for future calls to the Adjust Working Set Limit system service.
- If the limit (default size) is altered, it affects the working set list reset operation performed by the routine MMG\$IMGRESET invoked as a result of image exit. If the limit is set to a value larger than the current quota, both the quota and the limit are altered to the new value. (Note that automatic working set adjustment is disabled for any process that has its quota and default (limit) set to the same value.)

13.4.1.3 Automatic Working Set Size Adjustment - In addition to manual working set adjustment as a result of explicit calls to SYS\$ADJWSL or as a side effect of image exit, VMS also provides automatic working set adjustment to keep a process's page fault rate within limits set by one of several SYSBOOT parameters (Table 13-2). All of the SYSBOOT parameters listed in this table are dynamic and can be altered without rebooting the system.

Table 13-2
Process and System Parameters Used by Automatic Working Set Size Adjustments

Description	Location or Name	Comments
Total amount of CPU time charged to this process	PHD\$L_CPUTIM	Updated by hardware clock service routine
Amount of CPU time when last adjustment took place	PHD\$L_TIMREF	Updated by quantum end routine when adjustment check is made
Total number of page faults for this process	PHD\$L_PAGEFLTS	Updated each time this process incurs a page fault
Number of page faults when last adjustment took place	PHD\$L_PFLREF	Updated by quantum end routine when adjustment check is made
Most recent page fault rate for this process	PHD\$L_PFLTRATE	Recorded but not used each time an adjustment check is made
Amount of CPU time that process must accumulate before a page fault rate check is made	AWSTIME (S)	
Lower limit page fault rate	PFRATL (S)	
Amount by which to decrease working set size	WSDEC (S)	
Lower bound for decreasing working set size	AWSMIN (S)	Do not adjust if PCB\$W_PPGCNT is less than or equal to this value
Upper limit page fault rate	PFRATH (S)	
Amount by which to increase working set size	WSINC (S)	Disables automatic adjustment for entire system if zero
Upper bound for decreasing working set size	AWSMAX (S)	Do not adjust if PCB\$W_PPGCNT is greater than or equal to this value

(S) These values are SYSBOOT parameters.

The automatic working set adjustment takes place as part of the quantum end routine (Chapter 8). This is a reflection of the fact that a process that cannot execute for even a single quantum will not benefit from an increased working set size. (Note that no adjustment takes place for real-time processes.) The adjustment takes place in several steps.

- If the WSINC parameter is set to zero, the adjustment is disabled on a system-wide basis so nothing is done.
- If the process default working set size (PHD\$\(\text{PHD}\$\) DFWSCNT) is equal to its quota (PHD\$\(\text{WSQUOTA} \)), then adjustment is disabled for this process so, again, nothing is done.
- 3. If the process has not been executing long enough since the last adjustment (difference between accumulated CPU time, PHD\$L_CPUTIM, and time of last adjustment attempt, PHD\$L_TIMREF, is less than the SYSBOOT parameter AWSTIME), no adjustment is done at this time. If the process has accumulated enough CPU time, the reference time is updated (PHD\$L_CPUTIM is loaded into PHD\$L_TIMREF) and the rate checks are made.

- 4. The current page fault rate is calculated. The guiding philosophy to the automatic working set adjustment consists of two pieces. If the page fault rate is too low, the system can benefit from a smaller working set size (because more physical pages become available) without harming the process (by causing it to incur many page faults). If the page fault rate is too high, the process can benefit from a larger working set size (by incurring fewer faults) without degrading the system.
 - If the current page fault rate is too high (greater than or equal to PFRATH), the working set is increased (by WSINC). However, if the contents of PCB\$W_PPGCNT are greater than or equal to AWSMAX, no adjustment takes place. The assumption being made here is that the program is not well behaved (makes many nonlocalized address references) and will probably not benefit from any more working set. The system will certainly suffer by losing still more physical memory to this process.
 - If the current page fault rate is too low (strictly less than PFRATL), the working set is decreased (by WSDEC). However, if the contents of PCB\$W_PPGCNT are less than or equal AWSMIN, no adjustment takes place. This decision is based on the assumption that many of the pages in the working set are global pages and the system will not benefit (and the process may suffer) if the working set is decreased.
- 5. The actual working set adjustment is accomplished by a regular kernel AST that executes an Adjust Working Set system service. The AST parameter passed to this AST is the amount of previously determined increase or decrease. This step is required because the system service must be called from process context (at IPL 0) and the quantum end routine is executing in response to the IPL 7 software timer interrupt.
- 13.4.1.4 Purge Working Set System Service The Purge Working Set system service requests that all virtual pages in the specified address range that happen to be in the working set be removed from the working set. A program could use this service if it recognized that a certain set of routines or data were no longer required. By voluntarily removing entries from the working set, a process can exercise a little control over the working set list replacement algorithm, increasing the chances for frequently used pages to remain in the working set. VMS uses this service as part of the image startup sequence (Chapter 18) to insure that a program starts its execution without unnecessary pages such as CLI command processing routines in its working set.

13.4.2 Locking and Unlocking Pages

For time critical applications and other situations where a program wishes to access code or data without incurring a page fault, system services are provided to lock pages into the process working set or into memory.

13.4.2.1 Locking Pages in the Working Set - A set of virtual pages can be locked into the process working set to prevent page faults from occurring on references to these pages. This guarantees that when this process is executing (is the current process), these pages are always in the process working set. In addition to the obvious benefit of this service, it can also be used by routines that execute at elevated IPL (above IPL 2) because VMS does not allow page faults to occur above IPL 2. There is no implication that these pages remain resident when the process is not current because the entire working set can be outswapped. (Residency is guaranteed by either a combination of this system service and the Set Swap Mode system service or by using the Lock Pages in Memory system service.)

All pages in the specified range are faulted into the working set if they are not already valid. The working set list (Figure 11-4) must be reorganized so that the locked pages appear in the list following the WSLOCK pointer. This is accomplished by exchanging the locked WSLE with the entry pointed to by WSDYN, and then incrementing WSDYN to point to the next element in the list. The WSLX PFN array elements for the two valid pages must also be exchanged. In addition, the WSL\$V WSLOCK bit is set in the working set list entry.

A check is made to insure that the process will be left with enough dynamic working set after the specified number of pages are locked. Enough dynamic working set means that the extra dynamic working set size, the size of the dynamic working set after space has been allocated for page table pages and a minimum working set size, is greater than zero. (Like most of the memory management system services, this service can partially succeed. In this case, the address range that is actually locked is returned to the caller by means of the RETADR argument.)

When a process is being outswapped, global read/write pages are dropped from the process working set (Chapter 14) to avoid cumbersome accounting problems about whether the outswapped page contains the most up-to-date information. For this reason, global read/write pages cannot be locked into the process working set. (Such pages can be locked into memory because the Lock Pages in Memory system service prevents outswap of either the process header or the locked pages, avoiding the swapping situation altogether.) The swapper also performs an optimization with global read-only pages by dropping them from the working set on outswap if the global share count is larger than one. If such pages are locked into the working set, they are not dropped from the working set, independent of the contents of the PFN SHRCNT array.

13.4.2.2 Locking Pages in Memory - The Lock Page in Memory system service is similar to the Lock Page in the Working Set service except that the WSL\$V_PFNLOCK bit in the WSLE is set and the process header is locked into memory. This service performs an implicit working set lock in addition to guaranteeing permanent residency to the specified virtual address range. Because this operation is permanently allocating a system resource, physical memory, it requires a privilege (PSWAPM).

13.4.2.3 Unlocking Pages - The converse of either of the two locking services unlocks pages from either the working set or physical memory. In addition, the working set list entries may have to be exchanged with other locked entries to place the unlocked entries back into the dynamic portion of the list. As with the exchange associated with locking pages, the WSLX PFN array elements must also be exchanged. Finally, the appropriate bit in the WSLE (WSL\$V_WSLOCK or WSL\$V_PFNLOCK) is cleared.

13.4.3 Process Swap Mode

A process with PSWAPM privilege can prevent itself from being removed from memory. This service simply sets the PCB\$V_PSWAPM bit in the status longword (PCB\$L_STS) in the software PCB. When the swapper is searching for suitable outswap candidates, processes with this bit set are passed over.

13.4.4 Altering Page Protection

It is possible for a process to alter the page protection of a set of pages in its address range with the Set Protection on Pages system service (\$SETPRT). In general, the operation of this service is straightforward. However, there is one interesting side effect. If a section page for a read-only section has its protection set to writable, the copy-on-reference bit is set. This will force the page to have its backing store address changed to the page file when the page is faulted, preventing a later attempt to write the modified section pages back to a file to which the process may be denied write access.

The symbolic debugger uses this service to implement its watchpoint facility. The page containing the data element in question is set to no write access for user mode. When the program attempts to access the page, an access violation occurs, which is fielded by the debugger's condition handler. This handler

- checks whether the inaccessible address is the one being watched and reports the modification if it is,
- sets the page protection to PRT\$C_UW to allow the modification,
- sets the TBIT in the PSL to give the debugger control after the instruction completes,
- 4. and dismisses the exception.

When the instruction completes, the debugger's TBIT handler gains control, sets the page protection back to no write access for user mode, and allows the program to continue its execution.

CHAPTER 14

SWAPPING

VAX/VMS does not allow the amount of physical memory to totally limit the number of processes allowed in the system. Physical memory is effectively extended by keeping only a subset of the total number of active processes resident at a given time. The remaining processes reside in backing store locations. The movement of low priority processes to backing store and the subsequent filling of memory with high priority computable processes is the responsibility of the swapper.

14.1 SWAPPING OVERVIEW

Before we discuss the details of swapper operation which involves moving a process into or out of memory, we will review some basic swapper concepts. We will also point out the specific uses of each of the memory management data structures manipulated by the swapper.

14.1.1 Swapper Responsibilities

The swapper has two main responsibilities.

- The subset of processes that are currently resident should represent the highest priority executable processes in the system. When nonresident processes become computable, the swapper must bring them back into memory.
- The swapper is also responsible for keeping the number of pages on the free page list above the low limit threshold established by the SYSBOOT parameter FREELIM. Requests for physical pages come from several sources. One request comes from the pager in resolving a page fault for a page that is not currently in memory. Another originates with the swapper's attempting to acquire enough physical pages to inswap a computable but outswapped process. There are three operations that the swapper performs to fulfill this responsibility.
 - Process headers of previously outswapped process bodies may be eligible for outswap. (Process headers for already deleted processes are simply deleted.)

- The swapper will write modified pages until the number of pages on the modified list falls below the low limit threshold stored in global location SCH\$GL MFYLOLIM.
- 3. As a last resort to maintaining the size of the free page list, the swapper will select an eligible process for outswap and remove that process from memory.

14.1.2 Swapper Implementation

The swapper is a separate process in VAX/VMS. As such, it can be selected for execution just like any other process in the system. It also has its own resources and quotas that are charged when the swapper does I/O.

By making the swapper a separate process, the pieces of the system that detect a need for one of the swapper's duties simply have to wake the swapper up (by issuing a JSB to routine SCH\$ SWPWAKE). As already noted in Chapter 8, this routine does not simply wake the swapper. Instead, it performs a series of checks to determine whether there is a need for swapper activity. If so, the swapper process is awakened. If not, the routine simply returns. By performing these checks in this routine rather than in the swapper process itself, the overhead of two needless context switches is avoided.

When the swapper is the current process, it executes entirely in kernel mode. All of the swapper code resides in system space. (The swapper makes use of its PO space when it swaps a newly created process from module SHELL in the executive image. This operation is described in Chapter 17.)

14.1.3 Comparison of Paging and Swapping

VMS uses two different techniques to make efficient use of available physical memory. The ability to support programs with virtual address spaces larger than physical memory is the responsibility of the pager. The swapper allows a running system to support more active processes than can fit into physical memory at one time. The swapper's responsibilities are more global or system wide than the pager's. Table 14-1 compares and contrasts the pager and swapper in several details.

14.2 SWAP SCHEDULING

The swapper is a part of the system that performs both memory management and scheduling functions. The scheduling aspects of the swapper are discussed from two points of view. First, the actions that the swapper takes to determine whether to inswap or outswap a particular process are discussed. Then, those system events that trigger swapper activity are mentioned.

Table 14-1 Comparison of Paging and Swapping

Differences				
Paging	Swapping			
Paging supports programs with very large address spaces.	Swapping supports a large number of concurrently active processes.			
Process wide component of the executive that moves pages into and out of process working sets.	System wide component of the executive that moves entire processes into and out of physical memory.			
The page fault handler is an exception service routine that executes in the context of the process that incurred the page fault.	The swapper is a separate process that is awakened from its hibernating state by components that detect a need for swapper activity.			
The unit of paging is the page, although the pager attempts to read more than one page with a single disk read.	The unit of swapping is the process (or more accurately, the process working set).			
Page read requests for process pages are queued to the driver according to the base priority of the process incurring the page fault. Modified page write requests are queued according to the SYSBOOT parameter MPW_PRIO.	Swapper I/O requests are queued according to the value of the SYSBOOT parameter SWP_PRIO.			
Simila	rities			

- (1) The pager and swapper work from a common data base. The most important structures that are used for both paging and swapping are the process page tables, the working set list, and the PFN data base.
- (2) The pager and swapper do conventional I/O. There are only slight differences in detail between pager I/O and swapper I/O on the one hand and normal Queued I/O requests on the other.
- (3) Both components attempt to maximize the number of blocks read or written with a given I/O request. The pager accomplishes this with read and write clustering. The swapper attempts to inswap or outswap the entire working set in one (or a small number of) I/O request(s).

14.2.1 Selection of Inswap Candidate

The scheduler maintains 32 quadword listheads for outswapped computable (COMO) processes, one for each software priority (Figure 8-3). These queues are identical to the 32 queues maintained for the computable resident (COM) processes. The steps that the swapper takes to locate an inswap candidate (once it has decided that an inswap can be performed) exactly parallel the steps that the rescheduling interrupt service routine takes (Chapter 8) to select the next candidate for execution.

- A FFS instruction on the COMO queue summary longword (SCH\$GL_COMOQS) locates the highest priority nonempty COMO queue.
- The first process in this queue is removed and prepared for being swapped into memory.

Figure 14-1 shows the parallel between the inswap candidate selection and the operation of the rescheduling interrupt service routine. The key instructions in the two routines are identical. The only differences are in the global data items referenced by the instructions.

After a process has been chosen for inswap, the swapper checks if there are enough pages on the free page list to hold the inswap candidate and leave at least FREELIM pages remaining on the list. If so, the inswap proceeds. If not, the swapper attempts to make more pages available by outswapping one or more processes, writing modified pages, or deleting process headers of already deleted process bodies.

There is one optimization that the swapper performs that may prevent an outswap. The swapper only inswaps compute bound low priority processes at a rate determined by the special SYSBOOT parameter SWPRATE. The definition of such a process is one whose current priority is equal to its base priority, which priority is less than or equal to the SYSBOOT parameter DEFPRI. If

- the swapper is attempting to inswap such a process,
- and the process will not fit,
- and the SWPRATE interval has not yet expired,

the inswap attempt is abandoned. Each time that the swapper successfully inswaps one of these so-called cruncher processes, it resets its inswap clock to contain the current time plus SWPRATE.

14.2.2 Selection of Outswap Candidates

When the swapper determines that it must outswap a process (either to free up physical pages or to make room for a higher priority computable but outswapped process), it must select such a process. The order in which potential outswap candidates are examined attempts to remove first those processes that benefit the least from remaining resident.

The routine SCH\$SCHED that selects the next execution candidate has an exact parallel in the swapper. The first half of the parallel shows the swapper's selection of the next inswap candidate and the nearly identical instructions in the scheduler.

Swapper's Selection of Inswap Candidate		Notes Scheduler's Selection of Execution Car			
QEMPTY	: BUG_CHE	CK QUEUEMPTY, FATAL		SCH\$IDLE: SETIPL MOVB BRB	#IPL\$_SCHED #32,W [*] SCH\$GB_PRI SCH\$SCHED
SWAPSC	HED:		1	SCH\$SCHED::	
	DSBINT BBSS	#IPL\$ SYNCH S^#SCH\$V SIP,W^SCH\$GB SIP,5\$	(1)	SETIPL	#IPL\$_SYNCH
5\$:	FFS BNEQ BBCC ENBINT RSB	#0,#32,W~SCH\$GL_COMOQS,R2 10\$ S^#SCH\$V_SIP,W^SCH\$GB_SIP,5\$	(2)	FFS BEQL	#0,#32,W^SCH\$GL_COMQS,R2 SCH\$IDLE
10\$:	PUSHR MOVAQ MOVL CMPB BNEQ	<pre>#^M<r6,r7,r8,r9,r10,r11,ap,fp> W^SCH\$AQ_COMOH[R2],R3 (R3),R4 #DYN\$C_PCB,PCB\$B_TYPE(R4) QEMPTY</r6,r7,r8,r9,r10,r11,ap,fp></pre>	(3)	MOVAQ REMQUE	W^SCH\$AQ_COMH[R2],R3 @(R3)+,R4
	•				

At this point, the swapper has found an inswap candidate. It then takes the steps necessary to bring this process into memory. The scheduler, on the other hand, continues execution. The REMQUE instruction shown above for the scheduler is duplicated below to emphasize that, while a long time elapses between inswap candidate selection and completion of the inswap, there is no time lapse for execution selection.

- (1) IPL is raised to SYNCH to synchronize access to the scheduler's data base.
- (2) The highest priority (computable but outswapped/computable) queue is selected.
- (3) The address of its forward pointer is loaded into R3.
- (4) The address of the selected PCB is loaded into R4.

(continued on next page)

Figure 14-1 Parallels Between Inswap Candidate Selection by the Swapper and Execution Candidate Selection by the Scheduler

Some time later, the inswap operation completes. The swapper rebuilds the working set list and the process page tables. The parallel resumes when the swapper calls the scheduler to make the newly inswapped process computable.

	State C	hange from COMO to COM	Notes	State (Change f	rom Computable to Current
SCH\$SC	CHEP:					
	REMQUE BNEQ MOVZWL BBC	(R4),R1 10\$ PCB\$W STATE(R4),R1 R1,EXESTATE,10\$ PCB\$B PRI(R4),R1	(5)		REMQUE BVS BNEQ	@(R3)+,R4 QEMPTY 20\$
5\$: 10\$:	MOVZBL BLBC ADDL BBCC MOVB MOVL	PCB\$W_STATE(R4),5\$ #32,RI R1,W^SCH\$GL COMQS,10\$ R0,PCB\$B_PRI(R4) #SCH\$C_COM,R1	(6) (7)	20\$:	ввсс	R2,W^SCH\$GL_COMQS,20\$
	•			205:	CMPB BNEQ	#DYN\$C_PCB,PCB\$B_TYPE(R4) QEMPTY
30\$:	MOVW MOVAQ	R1, PCB\$W_STATE(R4) L^SCH\$AQ_COMT[R0],R1	(8)		MOVW	#SCH\$C_CUR,PCB\$W_STATE(R4)
40\$:	BBSS INSQUE RSB	R0,W $^{\circ}$ SCH \overline{GL} COMQS,40\$ (R4), $^{\circ}$ (R1) $^{+}$	(9)		MOVL	R4,W^SCH\$GL_CURPCB

At this point, the parallel ends. If the process just made computable is of higher priority than the swapper, that process will be scheduled as soon as the IPL is lowered below 3 and the rescheduling interrupt occurs. In other cases, the process will not execute until it becomes the highest priority computable process. The scheduler's service routine continues its operation, placing the selected process into execution.

(5) Remove the selected PCB from its former state (COMO/COM).

14 - 6

- (6) Bias Rl so that is points to SCH\$GL COMOQS, the summary longword for the computable but outswapped state. (This is not a parallel step but is merely noted so the BBCC instruction makes sense.)
- (7) If the removal of the PCB emptied the queue, clear the associated priority bit in the summary longword.
- (8) Load the STATE field in the PCB with the new state (COM/CUR). of the process.
- (9) Finally, place the PCB into its new scheduling queue.

Figure 14-1 (Cont.) Parallels Between Inswap Candidate Selection by the Swapper and Execution Candidate Selection by the Scheduler

The swapper maintains a table (in module OSWPSCHED) that determines the order in which the various resident scheduling states are examined. Table 14-2 shows this order and mentions other considerations that are made in finding a suitable outswap candidate.

Table 14-2
Order of Search for Potential Outswap Candidates

Process State (Mnemonic)	Priority Important	Initial Quantum	Additional Notes
Suspended (SUSP)	No	No	
Local Event Flag Wait (LEF)	No	No	Direct I/O Count
Hibernating (HIB)	No	No	Must Be Zero
Common Event Flag Wait (CEF)	No	No	Direct I/O Count Must Be Zero
Free Page Wait (FPG)	YES	No	
Collided Page Wait) (COLPG)	YES	No	
Miscellaneous Wait (MWAIT)	No	No	
Common Event Flag Wait (CEF)	YES	YES	Direct I/O Count Cannot Be Zero
Local Event Flag Wait (LEF)	YES	YES	Direct I/O Count Cannot Be Zero
Page Fault Wait (PFW)	YES	YES	
Computable (COM)	YES	YES	

- (1) The priority that is used for comparison is found in global location SWP\$GB_ISWPRI. If the priority of the potential outswap candidate is greater than (but not equal to) the priority of the potential inswap process, the outswap candidate is bypassed.
- (2) An assumption is made about direct I/O for processes in local or global event flag wait states. The assumption is that the event flag wait will be satisfied when the direct I/O completes.

Such a process is passed over, rather than incur the overhead of swapping it, only to have the process become computable very soon, perhaps even before the outswap is complete.

There are three general considerations that the swapper takes into account when checking each process state.

• For some of the states toward the bottom of the list (those states looked at last), the swapper tests the setting of the initial quantum flag (PCB\$V_INQUAN in PCB\$L_STS). Processes in their initial quantum of residency and in one of the scheduling states where the setting of this flag is

significant will be bypassed when looking for a suitable outswap candidate. For other process states, the setting of this flag is ignored.

The setting of the initial quantum flag is also ignored under a different set of circumstances. The swapper maintains a failure counter that records the number of times that it attempted to locate an outswap candidate and failed. When this count reaches a value equal to the SYSBOOT parameter SWPFAIL, the swapper begins ignoring the setting of this initial quantum flag for potential outswap candidates, independent of process state. The counter is reset each time that an outswap candidate is successfully located. (The actual implementation resets the count parameter to SWPFAIL and decrements the count following each failure. The initial quantum flag is ignored once the count goes to zero.)

- Processes in those states where priority is listed as being important are only selected for outswap if their priority is smaller than or equal to the priority of the potential inswap process (stored in global location SWP\$GB ISWPRI).
- The swapper does not initially remove processes that are presumably doing direct I/O. (If a process is doing direct I/O, and the process is waiting on an event flag, the swapper assumes that the event flag wait is associated with the direct I/O.) The motivation behind this decision is the desire to avoid the overhead of swapping the process, only to have the process's state change to COM, even before the outswap completes.

14.2.3 System Events That Trigger Swapper Activity

The swapper spends its idle time in a hibernating state. Those components who detect a need for swapper activity wake the swapper (by calling routine SCH\$SWPWAKE). Table 14-3 lists the system events that trigger a need for swapper activity, the module that contains the routine that detects each need, and the reason why the swapper needs to be informed about these system events.

The swapper does not worry about ...hy it was awakened. Every time that it is awakened, it tends to all of its responsibilities. The main loop of the swapper looks like the following.

- The free page count is balanced. This might result in an outswap of a process if modified page writing (Step 2) will not free enough physical pages.
- 2. Modified pages are written. Every time the swapper is awakened, the modified page writer is called. If the size of the modified page list exceeds its upper limit threshold (SCH\$GL MFYLIM), modified pages will be written until the size of the list falls below the low limit threshold (SCH\$GL MFYLOLIM).

There are times when the swapper wants to flush the entire modified page list. The logic of the modified page writer requires that both of these threshold parameters be zeroed for this to happen. The last step that the modified page

writer takes before exiting is to restore the two modified page list thresholds to the values described by the SYSBOOT parameters MPW HILIM and MPW LOLIM.

- 3. The swapper attempts to inswap a process in the COMO state (if one exists). This attempt can fail if there are not enough physical pages to accommodate the outswapped process and none of the resident processes are suitable outswap candidates.
- 4. The fact that the swapper is a separate process that executes fairly frequently (at least once a second) makes it a convenient vehicle for testing whether a powerfail recovery has occurred and, if so, notifying all processes that have requested power recovery AST notification (with the Set Powerfail Recovery AST system service). The details of this delivery mechanism are described in Chapter 23.
- 5. Finally, the swapper puts itself into the hibernate state, after checking its wake pending flag. If anyone (including the swapper itself in one of its three main subroutines) has requested swapper activity since the swapper began execution, the hibernate is skipped and the swapper goes back to Step 1.

Table 14-3

Events That Cause the Swapper or Modified Page Writer to Be Awakened

Event	Module	Additional Comments
Process that is outswapped becomes computable	RSE	Swapper will attempt to make this process resident.
Quantum End	RSE	Outswap previously blocked by initial quantum flag setting may now be possible.
CPU Time Expiration	RSE	Process may be deleted, allowing previously blocked inswap to occur.
Process Enters Wait State	SYSWAIT	Process that entered wait state may be suitable outswap candidate. (For example, priority may not be important for this wait state.)
Modified Page List Exceeds Upper Limit Threshold	ALLOCPFN	Modified page writing is performed by swapper.
Free Page List Drops Below Low Limit Threshold	ALLOCPFN	Swapper Must Balance Free Page Count by: 1. Writing modified pages 2. Swapping headers of previously outswapped process bodies 3. Swapping more processes
Free Page Limit Exceeds High Limit Threshold	ALLOCPFN	Process that could not be inswapped due to lack of physical pages may now fit.
Balance Slot of Deleted Process Becomes Available	SYSDELPRC	Previously blocked inswap may now be possible.
Process Header Reference Count Goes to Zero	PAGEFAULT	Process header can now be outswapped to join previously outswapped process body.
System Timer Subroutine Executes	TIMESCHDL	The swapper is awakened every second to check if there is any work to be done.

14.3 SWAPPER'S USE OF MEMORY MANAGEMENT DATA STRUCTURES

In Chapter 11, the memory management data structures that are used by both the pager and the swapper were described. We will review those structures here, and add descriptions of those structures that are used exclusively by the swapper.

14.3.1 Process Header

The bulk of information that the swapper uses in managing the details of either inswap or outswap are contained in the process header. The process page tables contain a complete description of the address space for a given process.

The working set list describes those PTEs that are valid. This list is crucial for the swapper because it is only the process working set that will be written to backing store when the process is outswapped. In a similar fashion, when it is time for a process to be inswapped, the working set list in the process header in the swap image of a process describes what the rest of the swap image looks like.

14.3.1.1 Working Set List - The working set list describes the subset of a process virtual address space that must be written to the swap file when the process is outswapped. There are four different states that a page in the process working set can be in.

- 1. The page is valid.
- The page is in transition but the PFN STATE array indicates that the page is active. (If the SKIPWSL parameter is zero, its default value, this state can never exist.)
- 3. The page is currently being read into memory. The swapper treats page reads like any other I/O in progress when swapping a process. This treatment is described in Section 14.4.
- 4. The process page table contains a global page table index and the indexed global page table entry indicates a transition state. The swapper handles global pages in a special manner when outswapping a process. This treatment is also described in Section 14.4.

The operation of the swapper's scan of the process working set list at outswap is discussed in Section 14.4.

14.3.1.2 Process Page Tables - The working set list does not supply the swapper with all the information necessary to outswap a process. Other information is contained in either the valid (or transition) PTE or in one of the PFN array elements associated with the physical page. Each working set list entry effectively points to a different process (or system) page table entry that contains a page frame number. The PTE is copied to the swapper's I/O map and then the contents of the BAK array element for this physical page are put back into the process PTE. This eliminates any ties between an outswapped process's page tables and physical memory.

14.3.1.3 Process Header Page Arrays - The breaking of ties between process PTEs and physical memory is straightforward for process pages. The contents of the BAK array element is simply merged into the PTE. However, process header pages are also a part of the process working set. These pages reside in system space and are mapped by system page table entries that map the balance slot in which the process header resides.

The relinquishing of the balance slot implies that these SPTEs must also be surrendered. There is no analogous way to store the BAK array contents for process header pages. This is why the process header page arrays (Figure 11-8) exist in the process header. There exists an array element for each page in the process header. When a process is outswapped, those process header pages currently in the working set have their BAK addresses put into the corresponding array elements in the process header page BAK array. When the process is swapped back into memory, the process header pages can be scanned and the BAK contents copied from the array back into the PFN BAK array elements for the physical pages that contain the process header.

In a similar manner, it is necessary to remember where each process header page fits into the working set. This is done by storing the WSLX PFN array element into the corresponding process header page WSLX array element. The use of this array while the process header is being rebuilt following inswap prevents a prohibitively long search of the working set list for each process header page.

14.3.2 Swapper I/O Data Structures

Like the pager, the swapper uses the conventional VMS I/O subsystem. It allocates its own I/O request packet and fills in some of the fields that will be interpreted in a special manner by the I/O postprocessing routine. After these fields have been filled in, it jumps to one of the swapper I/O entry points in module SYSQIOREQ (EXE\$BLDPKTSWPR or EXE\$BLDPKTSWPW) that fills in an appropriate function code and queues the packet to the appropriate disk driver. Table 12-1 shows how the I/O request packet is used by the swapper for its I/O activities.

Two other structures are used by the swapper. There is a swap file table entry for each swap file in the system. The swapper uses a special I/O array that allows it to read or write a process working set, a collection of virtually discontiguous pages, in one or a small number of I/O requests.

14.3.2.1 Swap File Table Entries - Figure 11-22 shows the layout of a swap file table entry, the structure that allows the swap file to be located on disk. Notice that the window control block pointer and virtual block number field are located at the same offsets in swap file table entries, page file control blocks, and process or global section table entries. This allows these data structures to be used by common routines that need not distinguish the type of structure being used to describe a memory management I/O request.

14.3.2.1.1 Swap File Initialization - When the system is initialized, the SYSINIT process initializes the swap file SWAPFILE.SYS. The size of the swap file is divided by the maximum possible working set size (governed by SYSBOOT parameter WSMAX) to yield the number of slots in the file. (The slots are all the same size, each slot capable of holding WSMAX number of pages.)

The number of available slots can also cause the maximum number of processes that the system can support to decrease. The swap slot count (plus two to account for the two processes, NULL and SWAPPER, that do not swap) is compared to MAXPROCESSCNT and the smaller is chosen as the actual maximum number of processes that the system will support.

If a second swap file is installed (with the SYSGEN INSTALL command), its SFTE is initialized. It is also partitioned into swap slots of equal size (still WSMAX pages). The additional number of slots can increase the maximum number of processes that can exist in the system (but never more than the initial value of MAXPROCESSCNT).

NOTE

A slight change to this algorithm has been patched into VMS with the Version 2.2 binary update. This change removes the restriction of 258 processes that previously existed. The details of this change are described in Appendix F.

14.3.2.1.2 Allocation of Swap Slots - The indication of which SFTE to use is contained in the software PCB in field PCB\$L_WSSWP. The upper byte is a longword index into the array of pointers (Figure 11-22) to SFTEs and page file control blocks. When a process is first created, this field is clear, which implies virtual block zero in swap file zero, the Shell process.

When a process is selected for outswap for the first time, a swap slot is allocated for it. The swap file number and the virtual block number of the beginning of the slot are recorded in the PCB. This swap slot remains allocated to this process for the life of the process.

14.3.2.2 Swapper PTE Array - The need for the swapper PTE array that allows it to write pages that are virtually discontiguous in the context of the process being swapped was described in Chapter 11. This array contains WSMAX longwords and is used for both outswap and inswap operations.

At outswap, the PFN of each page that will be written to the swap file is loaded into the array. This array is then passed on to the I/O system to perform the write. At inswap, the swapper allocates a number of PFNs to hold the process and reads the swap image into these pages. Each PFN is then placed into the appropriate page table as the working set list and process page tables are rebuilt.

14.4 OUTSWAP OPERATION

Outswap is described before inswap because it is easier to explain inswap in terms of what the swapper put into the swap file. The swapper does not remove processes from the balance set indiscriminately. Processes are only removed if there is a need for physical pages by a higher priority process.

14.4.1 Selection of Outswap Candidate

As we mentioned in Section 14.2, the outswap selection is driven by tables that contain a weight for each resident scheduling state. The swapper selects the process that it judges will benefit the least from remaining in memory. Once a candidate is selected, the swapper prepares the working set of that process for outswap.

14.4.2 Outswap of the Process Body

The swapper outswaps the process body (PO and Pl pages) separately from the process header. There are two reasons for doing this.

- Fields in the process header (most notably working set list entries and process page table entries) are modified as the working set list is processed:
- The process header may not be swappable at this time due to outstanding I/O, pages on the modified page list, or some other reason.

14.4.2.1 Scanning the Working Set List - The process body is prepared for outswap by scanning the working set list. Each page in the working set list must be looked at to determine if any special action is required. The swapper looks at a combination of the page type (found in the working set list entry as well as the PFN TYPE array) and the valid bit. Table 14-4 lists all combinations of page type and valid bit setting that the swapper encounters and the action that it takes for each. Several cases are discussed further here.

The basic step that the swapper must take as it scans the working set list is to move each swappable page into the swapper's I/O map. This causes the virtually discontiguous pages in the process's working set to appear virtually contiguous to the I/O system (Figures 14-3 and 14-6). The steps that the swapper takes for each page are to

- locate the page table entry from the virtual page number field in the working set list entry,
- determine any special action based on page validity and page type,
- 3. move the PFN from the page table entry to the swapper map,
- record the modify bit (logical OR of PTE modify bit and PFN STATE array saved modify bit) in the working set list entry, and

5. set the Delete Contents bit in the PFN STATE array element. This will cause the page to be placed at the head of the free page list when its reference count goes to zero (which in normal circumstances will be when the swap write completes).

Note that the swapper does not have to explicitly put the contents of the PFN BAK array into each PTE. That happens naturally when the page is released (after the swap write completes and all other references to the page are eliminated).

14.4.2.2 Pages with Direct I/O in Progress - If a (modified) page has outstanding I/O while the process is being outswapped, the swapper takes note of this by loading the SWPVBN PFN array element with the virtual block number in the swap file where the page is being written to. The page is nevertheless swapped at this time to reserve a place for it in the swap file.

If the I/O operation is a read (or it is a write and some other action has caused the page to be modified), the physical page will be placed on the modified page list when the I/O completes. (This occurs because MMG\$RELPFN, the routine that releases the page, puts pages on the modified page list if either the modify bit in the PFN STATE array is set or if the PFN SWPVBN array has nonzero contents.)

The modified page writer takes special action for modified pages with nonzero contents in the SWPVBN array. That is, it writes each page to the designated block in the swap file rather than to its normal backing store address.

If the I/O operation is a write (from memory to mass storage) and the page was not otherwise modified, the contents that are currently being written to the swap file are good. The page will be placed on the free list when the write completes.

14.4.2.3 Global Pages - Global pages are also given special treatment at outswap. If the global page is writable, it is dropped from the process working set before the process is swapped to disk. The task of recording whether the contents that are swapped are up to date when the process is brought back into memory is more complicated than simply refaulting the page (often without I/O) when the process is swapped back into memory.

Global read-only pages are only swapped if the global share count (PFN SHRCNT array) is one. In all other cases, the page is dropped from the working set and must be refaulted (most likely without I/O) when the process is inswapped. (Global pages that are explicitly or implicitly locked into the process working set are not dropped from the working set.) Global transition pages are also dropped from the process working set.

- 14.4.2.4 Example of Process Body Outswap Figures 14-2 through 14-4 show some of the special cases encountered by the swapper while it is scanning the process working set list. As mentioned in connection with Table 14-4, the key information about each page is a combination of the PTE valid bit and the physical page type. The order of the scan is determined by the order defined by the working set list. Figure 14-2 shows the process working set, the process page tables, and the associated PFN data base entries before the swapper begins its working set scan. Figure 14-3 shows the modified working set and the swapper map after the working set list scan but before the I/O request is initiated. Figure 14-4 shows the state of the page table entries after the swap write has completed and the physical pages have been released.
 - 1. The first working set list entry is a global read-only page. The VPN field of the working set list entry locates the page table entry. The PFN field of the PTE locates the PFN data associated with this physical page. In particular, the global share count for this page is one. (This process is the only process that currently has this page in its working set.) The swapper will write this page out as part of the swap image for this process. Thus, PFN A is the first page in the swapper's PTE array (Figure 14-3).

When the swapper's write operation completes, the page will be deleted. That is, the PTE array element will be cleared and the page will be placed at the head of the free page list (Figure 14-4).

2. The second working set list entry is a process page that also has I/O in progress (REFCNT = 2). This page will be swapped. This is illustrated by the inclusion of PFN C in the swapper map.

If the page was previously modified (either PTE modify bit or saved modify bit in STATE array was set), the virtual block number in the swap file will be loaded into the SWPVBN array. This will force the page to the modified page list when it is released. If the process is still outswapped by the time that the modified page writer gets around to writing this page, the page will be written to the block reserved for it when the process is first outswapped.

The page is marked for delete. That is, when the reference count for the page reaches zero (due to completion of both the outstanding I/O and the swapper's write), the page is placed at the head of the free page list and its PTE array element cleared.

- The third working set list entry is a global read/write page. The page is dropped from the process working set (Figure 14-3). This means that the process page table entry is replaced with a global page table index (that locates global page table entry R) and the share count for PFN B is decremented. Notice that PFN B is not a part of the swapper map, which contains a list of the physical pages that will be written to the swap file.
- 4. The last working set list entry in this example is a process page with nothing special about it. This page is added to the swapper map (PFN D) and its contents marked for delete. The deletion will actually occur when the swapper's write operation completes.

Table 14-4 Scan of Working Set List on Outswap

The scan of the working set list on outswap is keyed off a combination of the physical page type (WSL<3:1>) and the valid bit (PTE<31>).				
Type of Page	Valid	Action of Swapper for This Page		
1. Process Page	Transition	 a. (STATE = Read in Progress) Treat as page with I/O in progress. Special action may be taken at inswap or by modified page writer. b. (STATE = Active) Outswap but set Goodpage bit in WSLE. Page will be put back into active transition state at inswap time. c. (STATE = Read Error) DROP from working set. d. No other transition states are possible for a page in the working set. 		
2. Process Page	Valid	for a page in the working set. Outswap page. If there is outstanding I/O and the page is modified, load SWPVBN array element with block in swap file where the updated page contents should be written when the I/O completes.		
3. System Page		Impossible for system page to be in process working set. Swapper generates an error.		
4. Global Read Only	Transition	a. If the process page table entry still contains a PFN, this is an active transition page. Outswap the page but set the Goodpage bit in the WSLE.		
		b. If the process page table entry contains a global page table index, then the global page table must contain a transition PTE. The page is dropped from the process working set.		
5. Global Read Only	Valid	a. If SHRCNT = 1, then outswap.		
		b. If SHRCNT > 1, DROP from working set. It is highly likely that process can fault page later without I/O. This check avoids multiple copies of same page in swap file.		
6. Global Read/Write		DROP from working set. It is extremely difficult to determine whether page in memory was modified after this copy was written to the swap file.		
7. Page Table Page		Not part of process body. However, while scanning process body, VPN field in WSL is modified to reflect offset from beginning process header because page table pages will probably be located at different virtual addresses following inswap.		




Figure 14-2 Example Working Set List Before Outswap Scan




Figure 14-3 Example Working Set List After Outswap Scan




Figure 14-4 Process Page Table Changes After Swapper's Write Completes

14.4.3 Outswap of Process Header

The process header is not outswapped until after the process body has been successfully written to the swap file. The reason for this illustrates two other cases that can keep the process header in memory. Before the process header can be outswapped, all ties to physical memory that exist in the process page tables must be severed. This includes not only those pages that were in the process working set and written to the swap file but also those pages that are in some transition state, most notably pages on the free and modified page lists.

14.4.3.1 Partial Outswap - After the process body has been outswapped, the process header becomes eligible for outswap. In fact, the header of an outswapped process is the first thing that the swapper looks for in an attempt to balance the free page list.

The indication that the process header cannot be outswapped yet is found in the process header vector reference count array (Figure 11-21). This array counts the number of reasons (transition pages, active page table pages, and so on) that prevent the process header from being outswapped.

Because the outswap of the header does not have to immediately follow the body outswap, it is possible (even probable) that a process header will not be swapped in the time between when a process body is outswapped and when that process is brought back into memory. Such a situation is referred to as a partial outswap. It has an obvious counterpart, a partial inswap, where the swapper does not have to allocate a balance slot and bring the process header into memory because the header is already resident.

An important system management point is illustrated here. Process bodies, which consume physical memory, are relatively easy to remove from memory. Process headers consume a smaller amount of physical memory but they also occupy a balance slot. The balance slot is not freed for other use until the entire header is outswapped. If the SYSBOOT parameter BALSETCNT is set to too small a value, the system can reach the unfortunate state where there is more than enough physical memory but computable processes cannot be brought into memory because the balance slots are still tied to already outswapped processes. This situation can be avoided by setting BALSETCNT to an adequate value.

14.4.3.2 Scanning the Free Page List - When the swapper locates a process header that can be removed from its balance slot, it takes whatever actions are required to remove the ties that bind the process header to physical memory. The first such step is to eliminate any transition PTEs where the physical page is on the free page list.

This is accomplished by scanning the entire free page list and looking for pages whose PTE array contents lie within the PO or Pl page tables of the process header being examined. Whenever such a page is found, the process PTE is reset to the contents of the BAK array, the reference count and PTE array elements are cleared, and the page is moved from its current location to the head of the free page list.

14.4.3.3 Flushing the Modified Page List - Because the free page list is only one of several transition states, the scan of the free page list may not free the process header for removal. Pages may be in some other transition state. Transition states that represent some form of I/O in progress (release pending, read in progress, write in progress) are left alone because there is nothing that the swapper can do until the I/O completes.

However, the modified page list can be manipulated. The desired effect is removal of all pages from the modified page list. This is triggered by setting to zero both the lower and upper limit thresholds for the modified page list. Clearing the upper limit guarantees that a nonempty list has exceeded its threshold, initiating a request for modified page writing. Clearing the lower limit causes modified page writing to continue until the list is empty (below the low limit threshold).

14.4.3.4 Outswap of the Process Header - Once the reference count for the process header reaches zero, the header can be outswapped and the balance slot freed. The outswap of the process header is entirely analogous to the outswap of a process body. That is, the header pages that are not page table pages and the active page table pages are scanned and put into the swapper's PTE array to form a virtually contiguous block for the I/O system.

There are several differences between the outswap of a process header and a process body. When a process body is outswapped, the header that maps that body is still resident. When the swapper's write completes and each physical page is deleted, the contents of the BAK array element for each page are put back into the process PTE.

Process header pages are mapped by system page table entries for that balance slot. The SPTEs are not available to hold the BAK array contents because they will be used by the next occupant of this balance slot. One of the process header page arrays (Chapter 11) is set aside for exactly this purpose. As the process header is processed for outswap, the contents of the BAK array for each active header page are stored in the corresponding process header page array element.

At the same time, the location of each header page within the working set list is stored in the WSLX array. This array prevents a prohibitively long search to rebuild the process header when the process is swapped back into memory.

Once the header is successfully outswapped, the header resident bit $(PCB\$V_PHDRES)$ in the PCB is cleared and the balance slot is available for further use.

14.5 INSWAP OPERATION

The inswap is exactly the opposite of the outswap operation. The swapper brings the process header, including active page tables, and the process body back into physical memory. It then uses the contents of the working set list to rebuild the process page tables, which mostly means updating each valid PTE to reflect the PFN that contains it. At the same time that each page is being processed, the swapper

can resolve any special cases that existed when the process was outswapped.

14.5.1 Selection of an Inswap Candidate

As mentioned earlier in the chapter, the swapper selects a process for inswap exactly like the scheduler selects a candidate for execution. Potential candidates for inswap may be

- newly created processes,
- processes in some outswapped wait state that were just made computable, or
- processes that were outswapped while in the computable state.

The highest priority process in this collection is the one selected for inswap.

14.5.2 Inswap of the Process Header

If the process header was outswapped when the body was outswapped, it must be brought back into memory before the process body can be reconstructed. Unlike the special operations that took place when the process was outswapped, an outswapped process header merely adds two details to the inswap operation.

- If the header is resident, the number of header pages is subtracted from the size of the outswap image in the swap file. That is, whether the header is resident or not determines the total number of blocks that must be read from the swap file and the virtual block number where the read should begin.
- 2. If the header was swapped, those process parameters that are tied to a specific balance slot (that is, specific system virtual or physical addresses) must be adjusted to reflect the new locations in virtual or physical address space. These include the following.
 - Obviously, each SPTE must be loaded with the PFN that contains the contents of each process header page.
 - The virtual addresses of the PO and Pl page tables must be calculated and loaded into their locations in the hardware PCB.
 - The physical address of the hardware PCB must be calculated and loaded into the software PCB (in field PCB\$L PHYPCB).
 - Finally, the Pl pages that double map the process header pages that are not page table pages must be loaded with the new page frame numbers that contain these pages.

14.5.2.1 Rebuilding the Process Header - When a process header is read from the swap image into a new balance slot, the SPTEs that map each balance slot page must be loaded with the PFNs from the swapper map that contain each header page. In addition, the PFN data base must be set up for each of these physical pages. The swapper does all this work in a very simple loop that it executes for each header page.

The simplicity (and speed) of the loop results from the use of the two process header page arrays that exist in the process header. These arrays allow the PFN BAK and WSLX arrays to be loaded with their previous contents (because the two header arrays were loaded when the process was outswapped).

14.5.2.2 Pl Window to the Process Header - All of the process header pages except process page tables are double mapped with a range of Pl addresses. This is done for the following reason. When a process header is outswapped and subsequently inswapped, it probably resides in a different balance slot. Any routine that stores that process header address in a register and then references header locations with a displacement from this register might be referencing the header of another process if some scheduling and swapping occurred between obtaining the header base address and later references.

To avoid this problem, a range of Pl space is set up by the swapper to map these same header pages. The Pl pages are mapped in such a way that, even if an outswap and later inswap occur between two instructions, the Pl virtual addresses of the process header pages do not change. The conventions that VMS observes about header references are these.

- Any reference to the process header should use the Pl address (CTL\$GL_PHD contents point to the Pl map of the process header).
- Any reference to the system space header must execute at IPL 7 (IPL\$ SYNCH) to prevent a swap.
- Any reference to process page tables must execute at IPL 7 because the page table pages are not double mapped.

There are two implications for VMS here.

- These physical pages are not kept track of in any way through reference counts or any other technique. However, all of these header pages are a permanent part of the process working set.
- The Pl page table page that maps these pages must also be a permanent member of the process working set.

14.5.3 Rebuilding the Process Body

The process header must be put into a known state before the process body can be put back into the approximate shape it was in before the process was outswapped. If the header was never outswapped, there is very little that has to be done. If the header was outswapped, the steps just described are taken to put the process header back together again.

14.5.3.1 Rebuilding the Working Set List and Process Page Tables - The rebuilding of the process body involves a simple scan of both the swapper map and the process working set list. Recall that at outswap, the key to each special case was the combination of physical page type and the setting of the valid bit in the page table entry. On inswap, the key to each special case is the contents of the page table entry located by the virtual page number field in the working set list entry. An approximation of swapper activity for each page is as follows.

- The page table entry is located from the VPN field of the WSLE.
- In the usual case, the original contents of the PTE are put into the PFN BAK array and the PFN from the swapper map is loaded into the now valid PTE.
- 3. If for some reason a copy of the page already exists in memory, then that page is put into the process working set and the duplicate page from the swapper map is released to the front of the free page list.

Table 14-5 contains a detailed list of the different cases that the swapper can encounter when rebuilding the process page tables. Three of the cases deserve special comment.

14.5.3.2 Pages with I/O in Progress When Outswap Occurred - Pages that had I/O in progress when the process was outswapped were written to the swap file anyway to reserve space. If the page was previously unmodified, then it would be put onto the free page list when both the swap write and the outstanding write operation completed. If the page was previously modified, then it would be put onto the modified page list when both the swap write and the outstanding write operation completed (because the contents of the SWPVBN array were nonzero).

In either case, it is possible for the process to be swapped back in before one of these physical pages was reused. The swapper uses the physical page that is already contained in the process PTE (as a transition page) and releases the duplicate physical page from the swapper map to the front of the free page list.

In the case of a page on the free page list, this decision is simply one of convenience. In the case of a page on the modified page list, the contents of the page in the swap image are out of date and the swapper has no choice but to use the physical page that is already in memory.

Table 14-5

Rebuilding the Working Set List and the Process Page Tables at Inswap

	At inswap time, the swapper uses the contents of the page table entry to determine what action to take for each particular page.				
	Type of Page Table Entry		Action of Swapper for This Page		
1.	PTE is valid		Page is locked into memory and was never outswapped.		
2.	PTE indicates a transition page (probably due to outstanding I/O when process was outswapped)		Fault transition page into process working set. Release duplicate page that was just swapped in.		
3.	PTE contains a global page table index (GPTX)		Swapper action is based on the contents of the global page table entry (GPTE)		
	(Page must be global read-only because global read/write pages were dropped from the working set at outswap time.)	а.	If the global page table entry is valid, add the PFN in the GPTE to the process working set and release the duplicate page.		
		b.	If the global page table entry indicates a transition page, make the global page table entry valid, add that physical page to the process working set, and release the duplicate page.		
		c.	If the global page table entry indicates a global section table index, then keep the page just swapped in, and make that the master page in the global page table entry as well as the slave page in the process page table entry.		
4.	PTE contains a page file index or a process section table index		This is the usual contents for pages that did not have outstanding I/O or other page references when the process was outswapped.		
			The PFN in the swapper map is inserted into the process page table. The PFN arrays are initialized for that page.		

14.5.3.3 Resolution of Global Read-Only Pages - The only possible global page that could be in the swap file is a global read-only page that had a share count of one when the process was outswapped (or a page that was explicitly locked). All other global pages were dropped from the process working set before the process was outswapped.

There are two different cases that the swapper will find when rebuilding the process page tables. In either case, the process page table entry contains a global page table index so the determining factor is the contents of the global page table entry.

- The global page table entry contains a global section table index. In this case, the physical page from the swapper map is added to the global page table entry as well as the process page table entry.
- 2. It is possible that the global page was referenced by some other process while this process was outswapped. In that case, the global page table entry might contain a transition or valid PTE. In either case, the PFN that is already in the global page table entry is kept. (If the GPTE is in transition, it is made valid.) The duplicate PFN from the swapper map is released to the front of the free page list.

14.5.3.4 Active Transition Pages - One other form of PTE deserves note. Recall from Chapter 12 that it is possible to modify the working set list scan by setting the special SYSBOOT parameter SKIPWSL to nonzero. The modified scan of the working set list turns off the valid bit for pages on its first pass, leaving the pages in the active transition state.

The swapper signals such pages when a process is outswapped by setting a bit (WSL\$V_GOODPAGE) in the WSLE for the active transition pages. When such pages are encountered as part of the inswap loop, the swapper treats them exactly like valid pages except that the valid bit in the PTE is never turned on. In this way, the occurrence of an outswap does not interfere in any way with the modified scan of the working set list. (If SKIPWSL is set to zero, its default value, such active transition pages can never exist.)

14.5.3.5 Example of an Inswap Operation - To illustrate at least some of the special cases that the swapper encounters when a process body is swapped back into memory, Figures 14-5 through 14-7 contain an example of an inswap operation. Note that this example is not related to the outswap example used before (Figures 14-2 to 14-4). This example is tailored to illustrate the interesting cases the swapper can encounter during an inswap operation.

Figure 14-5 shows the state of the process header after the process has been selected as an inswap candidate. Figure 14-6 shows that four physical pages have been allocated to contain the four working pages that the example is describing. Figure 14-7 shows the rebuilt process page tables and the PFN data base changes that result from rebuilding the working set and process page tables.

 The first working set list entry locates virtual page number X. This PTE contains a global page table index. The referenced global page table entry (GPTE T) contains a global section table index, indicating that the global page table entry is not valid.

The page frame number (PFN D) is put into the process page table. It is also added to the global page data base by making the GPTE valid (Figure 14-7), putting PFN D into the GPTE, and updating the PFN data for physical page D to reflect its new state.

- 2. The next working set list entry is a process page mapped by PTE W (Figure 14-6). This PTE contains a process section table index. The PTE is updated to contain PFN C and the PSTX is stored in the BAK array element for that page (Figure 14-7). Other PFN arrays are updated accordingly.
- 3. The next working set list entry (that locates PTE Y) is exactly like the first, as far as the process data is concerned. However, the global page table entry (GPTE S) is valid, indicating that another copy of this page already exists. (This could only have happened if another process faulted the page while this process was outswapped.)


The duplicate page (PFN E) is released to the front of the free list. The process page table entry is updated to contain the physical page that already exists (PFN B) and the share count for that page is incremented (from three to four).

4. The fourth working set list entry looks just like the second. However, the process page table entry indicates a transition page. (This implies that the header in this example was never outswapped.)

The action taken here is similar to step 3, where a duplicate global page was discovered. The page just read (PFN F) is released to the head of the free list. The transition page (PFN A) is faulted back into the process working set by removing the page from the free list, setting its state to active, and turning the valid bit in the PTE back on.

14.5.3.6 Final Processing of the Inswap Operation - After the working set list has been scanned and the process page tables rebuilt, the process is ready to have its state changed from computable but outswapped to computable and resident. Several other scheduling details must be taken care of before the scheduler is notified.

- 1. A new value of ASTLVL is calculated and loaded into the hardware PCB in the process header. ASTs may have been enqueued to the process while it was outswapped. The hardware PCB, which contains a copy of the ASTLVL register, was not available while the header was not resident.
- 2. The resident bit and the initial quantum bit in the status longword in the software PCB are set.
- 3. A new quantum interval is loaded into the process header.
- Finally, the scheduler is called to make the process computable.



14 - 28

Figure 14-5 Working Set List and Swapper Map Before Physical Page Allocation




Figure 14-6 Working Set List and Swapper Map After Physical Page Allocation




Figure 14-7 Working Set List and Rebuilt Page Tables

PART V

INPUT/OUTPUT

Delay not Caesar. Read it instantly.

Julius Caesar -- III,1

Here is a letter, read it at your leisure.

Merchant of Venice -- V,1

CHAPTER 15

VAX/VMS DEVICE DRIVERS

A VAX/VMS device driver is a collection of tables and routines used to control I/O operations on a peripheral device. The VAX/VMS Guide to Writing a Device Driver describes the general structure of a driver, and introduces the system routines commonly called by device drivers. This chapter highlights various techniques used by selected system drivers, and documents some of the device-specific processing performed by them. The intent is to present those techniques that are helpful in understanding the VAX/VMS I/O subsystem but are not described in the VAX/VMS Guide to Writing a Device Driver. No attempt is made to discuss each VAX/VMS device driver, nor is every feature of a particular driver described. For detailed descriptions of the features and capabilities provided by each supported device driver, see the VAX/VMS I/O User's Guide.

15.1 DISK DRIVERS

Disks are random access mass storage devices placed either on the MASSBUS (RM03, RM05, RM80, RP06) or on the UNIBUS (RL02, RX02, RK06/7). The drivers written for these devices are designed to

- take advantage of the hardware error recovery and correction capabilities such as data checking, offset recovery, and error code correction (ECC),
- optimize controller operations by overlapping seek and data transfer operations,
- perform dynamic bad block handling,
- support on-line diagnostics and error logging, and
- support I/O requests at the logical and physical levels, and cooperate with an Ancillary Control Processor (ACP) to support virtual I/O requests.

The <u>VAX/VMS I/O User's Guide</u> contains a general discussion of some of the disk driver characteristics listed above. The following sections supplement the information presented there.

15.1.1 ECC Error Recovery

ECC errors occur only on read operations (read data, read header and data, write check data, and write check header and data). They are corrected by applying a hardware-specified correction mask to the appropriate memory data. The transfer is then continued as if an error never occurred.

The actual error correction code consists of

- an 11-bit mask that must be exclusive ORed with the appropriate memory data, and
- a bit number within the sector that specifies the start of the error burst.

Disk drivers call routine IOC\$APPLYECC (in module IOSUBRAMS) to actually apply the ECC correction. IOC\$APPLYECC requires the use of a system page table entry (SPTE). Device drivers that support ECC recovery specify the DPT\$V_SVP flag in the flags argument to the DPTAB macro. When this flag is set, the SYSGEN CONNECT command allocates an SPTE for each unit and stores the system virtual page number in field UCB\$L_SVPN in the unit control block. The system page table entry is used to double map a byte to be corrected. The driver must also specify the number of bytes that were transferred into memory (up to, but not including, the block to be corrected). This can be calculated by adding the remaining byte count (loaded by the driver from a MASSBUS adapter control register, MBA\$L_BCR, into the unit control block, in field UCB\$W_BCR) to the transfer byte count (UCB\$W_BCNT). The following steps are performed to apply the correction.

- The transferred byte count is decremented, and then ANDed with ^XIFF to calculate the byte offset from the start of the buffer to the block that contains the data to be corrected.
- 2. The starting bit number of the error burst (a number in the range from 1 to 4096) is decremented to convert it to a relative bit number, and the result is separated into a byte offset within block and a mask shift count.
- 3. The byte offset within block is added to the byte offset from buffer calculated in step 1. The result is the byte offset within buffer to the start of the error burst.
- The exclusive OR pattern mask is shifted left by the mask shift count calculated in step 2.

At this point the longword exclusive OR pattern and the byte offset within buffer to the first byte to be corrected have been calculated. All that remains is to double map the data block to be corrected, and exclusive OR the pattern mask with memory. However, the following considerations must be made.

a. The transfer may have been satisfied part way through the last block, and the error correction is outside the data of interest. For example, the byte count terminated after 20 bytes into the sector, and the correctable data starts at byte 35.

b. The transfer may have been satisfied part way through the last block, and the error correction is partly inside and partly outside the data of interest. For example, the byte count terminated after 20 bytes into the sector, and the correctable data started at byte 19.

Thus, the correction must be applied one byte at a time. Steps 5 through 7 are repeated four times, if necessary.

- 5. The offset to the next byte to be corrected is compared with the transfer byte count. If the offset byte count is greater than or equal to the transfer byte count, remaining corrections are outside the area of interest. Step 8 is executed next.
- 6. The byte to be corrected is double mapped using the system virtual page number stored in UCB\$L_SVPN, and the translation buffer is invalidated for that page.
- 7. The next byte (lowest) of the longword pattern mask is exclusive ORed with the memory data, the offset in buffer is incremented, and the pattern mask is right shifted 8 bits. If all four correction bytes have not been applied, steps 5, 6, and 7 are repeated.
- 8. The transfer is continued by reexecuting the appropriate function after updating the current transfer parameters (byte count, disk address, and system virtual address of the next page table entry that maps the transfer).

15.1.2 Offset Recovery

Offset recovery is a technique whereby the drive read heads are moved in small increments (usually 200 to 400 microinches) from the track centerline in an attempt to pick up a stronger reading signal. The technique is performed only for read operations such as read header and data, write check data, and write check header and data.

Upon encountering an error that may be correctable using offset recovery, the following steps are taken by a disk driver.

- 1. The read heads are returned to the centerline.
- Up to 16 attempts are made to read the data at the centerline.
- The heads are offset an increment, and 2 retries are performed at that offset. This procedure is repeated up to 6 times.
- 4. If after 28 attempts (16 at the centerline, and 2 at each of 6 offset positions) the data still cannot be retrieved, a failure is returned.

15.1.3 Dynamic Bad Block Handling

Dynamic bad block handling is implemented as a cooperative effort between driver FDT routines, I/O postprocessing routines, and ACPs. FDT routines for IO\$_READVBLK and IO\$_WRITEVBLK construct an I/O packet (IRP), and set the virtual bit in the IRP status word (IRP\$V_VIRTUAL in IRP\$W_STS). The I/O postprocessing routines (in module IOCIOPOST) discover transfer errors on virtual I/O functions, and route the IRP to the appropriate ACP.

The ACP, using information in the IRP, calculates the bad block address, and stores that information. In addition, a bit is set in the file control block (FCB) that causes the entire cluster containing the bad block to be recorded in the bad block file ([0,0]BADBLK.SYS;1) when the file is deleted.

Note that a bad block is not discovered until it is already part of a file, and is not recorded as bad until that file is deleted. When a bad block is discovered while writing a file, the bad block information is recorded, a bit is set in the FCB for the file, and an error indication is returned to the requesting process.

Bad block support is restricted to virtual I/O functions (that is, file I/O). Processes performing logical or physical I/O functions must provide their own bad block handling.

15.1.4 Multiple-Block Noncontiquous Virtual I/O

When a read or write virtual I/O function is processed by the \$QIO system service (by routine EXE\$QIO in module SYSQIOREQ), an attempt is made to perform the transfer without the intervention of an ACP. Conversion of virtual block numbers to logical block numbers is accomplished using mapping information contained in a data structure called a Window Control Block (WCB) that was previously created by an ACP when the corresponding file was first accessed. If the WCB contains enough mapping information to convert the entire virtual range of the transfer into corresponding logical block numbers on the volume, then the virtual I/O transfer will be handled directly by the driver and I/O completion routines, even if the transfer consists of several noncontiguous pieces. If the WCB does not contain enough information to entirely map the virtual range of the transfer, the intervention of an ACP will be required at some time in order to complete the transfer.

15.1.4.1 Mapping Information - The WCB is pointed to by the Channel Control Block (CCB), which is established by the Assign Channel system service (as described in Chapter 16). The WCB contains a base virtual block number and a variable number of map entries (controlled by the /WINDOWS=n qualifier to the INITIALIZE DCL command, and by the ACP_WINDOW SYSBOOT parameter for disks mounted /SYSTEM). The map entries form a subset of the file retrieval information for the file. Each map entry consists of an extent size and a starting logical block number. The map entries represent a virtually contiguous set of blocks that are not necessarily physically contiguous on the disk.

When a virtual read or write request is specified, FDT routines initialize two fields in the IRP that will be used by the I/O

postprocessing routines. The total byte count in the original request is stored in the original byte count field (IRP\$W_OBCNT). The accumulated byte count field (IRP\$W_ABCNT), a count of bytes actually transferred, is set to zero.

Routine IOC\$MAPVBLK is then called to convert the virtual range specified in the transfer to a logical block range, using information in the WCB. There are three possible cases that can occur here.

- The virtual range is logically contiguous and mapping information is contained in the window control block.
- The window control block contains mapping information for the beginning of the virtual range but the virtual range is not virtually contiguous.
- The mapping information that maps the first virtual block in the range to its logical counterpart is not in the WCB.

15.1.4.2 No ACP Intervention - In either of the first two cases, IOC\$MAPVBLK returns a nonzero number of bytes mapped, and a starting logical block number. These are loaded into the IRP (at fields IRP\$W_BCNT and IRP\$L_MEDIA respectively) and the I/O request packet is queued to the driver. Further processing of this request takes place in the I/O postprocessing routines. These routines (found in module IOCIOPOST) provide the additional processing necessary to effect the total transfer. They are responsible for accumulating the total number of bytes transferred, and for propagating further processing of the request, if necessary.

Whenever the I/O postprocessing code encounters an I/O request packet (IRP) with the virtual bit set (IRP\$V_VIRTUAL in IRP\$W_STS), it updates the accumulated byte count (stored In IRP\$W_ABCNT) by adding the number of bytes just transferred (IRP\$W_BCNT). This updated accumulated byte count is then compared with the original byte count (stored in IRP\$W_OBCNT). If the two numbers agree, the request is completed exactly like other direct I/O requests (as described in Chapter 16).

Otherwise, the remaining byte count is placed into IRP\$W_BCNT, and the segment starting virtual block number (IRP\$L_SEGVBN) is retrieved. Routine IOC\$MAPVBLK is again called to map the remaining virtual range. If the mapping is successful (a nonzero count of the number of bytes mapped is returned), the IRP\$W_BCNT and IRP\$L_MEDIA fields are updated and the IRP is again queued to the driver. In this way, the virtual request continues until it completes or until a virtual range that cannot be mapped by information in the WCB is encountered.

15.1.4.3 ACP Intervention - If routine IOC\$MAPVBLK cannot convert a virtual range to its logical counterpart, the files ACP associated with the volume involved in the transfer must be called upon to obtain the required mapping information. Note that this failure can be detected by FDT routines at the beginning of the transfer or by the I/O postprocessing routines after the request has been partially satisfied. In either case, the IRP is placed into a work queue and the associated ACP is awakened.

When the ACP processes this IRP, it reads the file header to obtain the mapping information necessary for the transfer in question. This information is stored in the WCB, perhaps replacing other mapping information already contained there. The ACP then updates the BCNT and MEDIA fields in the IRP in order to transfer the first piece of the remaining virtual range, and queues the IRP to the driver to continue the transfer. When the I/O postprocessing routine receives this packet, it will usually find that the remaining virtual range can be mapped, allowing the request to complete without further ACP intervention (even though several discrete transfers may still be required). The only time that more than one ACP intervention, a so-called window turn, occurs is when a file is so badly fragmented that it cannot be mapped by the number of retrieval pointers established for this volume.

15.2 MAGNETIC TAPE DRIVERS

Magnetic tapes are sequential access mass storage devices placed either on the MASSBUS (TE16, TU45, TU77) or on the UNIBUS (TS11). Up to eight TE16 or TU45 tape drives or up to four TU77 tape drives may be placed on each TM03 magnetic tape controller (although different drives cannot be connected to the same controller). In order to perform data transfer operations, the MASSBUS magnetic tape driver (in TMDRIVER) has to obtain ownership of both the TM03 controller (primary channel) and the MASSBUS Adapter (secondary channel) by issuing the REQPCHAN and REQSCHAN macros, respectively. At times, the secondary channel may be released (using the RELSCHAN macro) so that other disks may use the MASSBUS. Appendix F of the VAX/VMS Guide to Writing a Device Driver contains information on how drivers are written for devices on the MASSBUS.

The <u>VAX/VMS I/O User's Guide</u> describes the features and capabilities provided by the magnetic tape drivers, and discusses the general error recovery and data check logic employed by them. The specific algorithm used to correct NRZI (non-return-to-zero-inverted) read errors is the following.

- If the error occurred while reading in the forward direction, the tape is backspaced, and the record is read again.
- If an error occurs while reading in the reverse direction (as the result of a read physical block reverse function), the following steps are taken.
 - a. The record is read in the forward direction to set up the error correction in the hardware.
 - b. The tape is backspaced over the record just read.
 - c. The record is reread in the forward direction to apply the error correction.
 - d. The tape is backspaced over the record to position the tape properly (because the initial request was for a read in the reverse direction).

A magnetic tape ACP is called from various driver FDT routines to perform functions like writing tape labels.

15.3 TERMINAL DRIVER

The terminal I/O system is a collection of routines (in separate modules) that provide a flexible approach to terminal input and output (as described in the <u>VAX/VMS I/O User's Guide</u>). The logical components of the terminal I/O system are illustrated in Figure 15-1. (The console interface is discussed in a later section of this chapter.)




Figure 15-1 Terminal I/O System

15.3.1 Alternate Terminal Drivers

When the system is bootstrapped, module INIT reads the terminal driver image (which must be contiguous) into nonpaged pool. The terminal driver image is a separate, loadable image. It is not linked with the executive. Therefore, changes can be made to the terminal driver modules, and those modules can then be assembled and linked independent of the executive (Figure 15-2).

	SYS\$SYSTEM: TTYLIB/LIBRARY	l
	\$! This is done for each of the following modules \$! \$! TTYSUB \$! TTYFDT \$! TTYDRVDAT \$! TTYCHARI \$! TTYCHARO \$! TTYCHARO \$! TTYSTRSTP \$! TTZINTDSP	
Link Phase	\$ LINK/SHARE=SYS\$SYSTEM:TTDRIVER/CONTIGUOUS/MAP=SYS\$SYSTEM:TTDRIVER/FULL/CROSS -	

\$ LIBRARY/CREATE/MACRO SYS\$SYSTEM:TTYLIB SYS\$SYSTEM:TTYUCBDEF.MAR

\$ MACRO/LIST=SYS\$SYSTEM:'module'/OBJECT=SYS\$SYSTEM:'module' SYS\$SYSTEM:'module'+-

SYS\$LIBRARY: LIB/LIBRARY+-

Command

\$! \$!

Figure 15-2 Commands that Assemble and Link the Terminal Driver

BASE = 0

\$! where the file OPTIONS.OPT contains the single line

Build Phase

Assembly Phase

Macro Library Creation

When the system is rebooted, the new terminal driver can be tested. A reboot is necessary to use the new terminal driver on, for example, autoconfigured DZ1ls because the SYSGEN RELOAD command will not reload a driver while a device unit serviced by the driver is busy, and the terminal from which the RELOAD command is being issued is always busy.

The fact that the terminal driver is loaded by INIT has implications for anyone who writes a new terminal driver. A system disk with the original terminal driver must be kept around to reboot the system in the event that the modified terminal driver contains errors that prevent the system from completing its initialization sequence.

Normally, the only module that will need to be altered (or replaced) is TTZINTDSP to provide the device dependent processing for a specific device (such as a DLll). If the device is to operate in a DMA (direct memory access) mode, then the entire driver interface may have to be changed. TTZINTDSP contains the driver prologue table (which has some nonstandard, but required, CRB initialization instructions in the REINIT section to provide linkages to the device independent processing routines), and some self-relative offsets which are used by INIT to load the driver.

15.3.2 Full Duplex Operation

The terminal driver implements full duplex operation (unless specifically asked to operate in half duplex mode for a particular terminal) by utilizing an alternate start I/O entry point (specified as the ALTSTART parameter to the DDTAB macro). Whenever a write request is issued to a full duplex terminal, the write FDT routine (TTY\$FDTWRITE in TTYFDT) allocates and initializes a write buffer packet to describe the write request, and calls routine EXE\$ALTQUEPKT (in SYSQIOREQ) to enter the alternate start I/O routine of the driver. In the half duplex case, routine EXE\$QIODRVPKT, also in SYSQIOREQ, is called.

Normally, FDT routines call on EXE\$QIODRVPKT to invoke the start I/O routine of the driver, if the unit is not busy, or to queue the IRP to the UCB if the unit is busy. EXE\$ALTQUEPKT differs from EXE\$QIODRVPKT in several respects.

- 1. No check is made to see if the UCB is busy (UCB\$V_BSY in UCB\$W_STS). Therefore, the request is never queued to the UCB by EXE\$ALTQUEPKT. This is desirable because there may currently be a read request in progress, and if the IRP were queued until the read request finished, and the busy bit cleared, full duplex operation would not be possible.
- 2. The cancel and timeout bits in the UCB (UCB\$V_CANCEL and UCB\$V_TIMOUT in UCB\$W_STS) are unaffected (not cleared) because they may be being used by the current IRP, if the UCB is busy.
- 3. The SVAPTE, BCNT, and BOFF fields are not copied from the IRP to the UCB because this would effect the current I/O operation if the UCB is busy.
- The alternate start I/O routine in the driver is entered (rather than the regular start I/O routine).

TTY\$WRTSTARTIO (in TTYSTRSTP) is the alternate start I/O routine entry point. This entry point is also used by the broadcast system service, as described in Chapter 16. This routine raises IPL to device IPL to block device interrupts from the current I/O operation, in case the device is busy, and processes the packet as follows.

- If a write is currently in progress, the write buffer packet is queued.
- If a read is occurring, but the buffer header specifies write breakthrough, the write is started.
- If a read is occurring, but no characters have been received yet, the write is started.
- 4. Otherwise, the write buffer is queued.

In order to complete write I/O requests for full duplex operation, the driver exits by calling routine COM\$POST (in COMDRVSUB) rather than issuing the REQCOM macro. COM\$POST places the I/O request packet in the postprocessing queue, requests an IPL\$_IOPOST software interrupt if the queue was previously empty (Chapter 4), and returns. Routine IOC\$REQCOM is avoided so that the next IRP queued to the UCB (which must be a read request) is not initiated (because the current read request, if any, has not yet terminated). Also, the status of the UCB busy bit is unaltered by COM\$POST. All read requests, however, are terminated by invoking the REQCOM macro, so that the next read request may be processed in the normal fashion.

In full duplex operation the device can be expecting more than one interrupt at a time (one for a read request, and one for a write request). Therefore, two fork PCs must be stored. (Usually drivers only expect one interrupt at a time, and store the fork PC in UCB\$L FPC.) The terminal driver stores more than one fork PC by altering the value of R5 (which normally points to the UCB), to point to the write buffer packet or the IRP before forking (by invoking the FORK macro). A fork block is therefore formed in the write buffer packet or in the IRP (containing R3, R4, and the fork PC). The fork block in the UCB is not used for read or write requests, although it is used at other times, such as when allocating a type-ahead buffer or when handling unsolicited data.

The technique of altering R5 before forking can easily be extended by any driver to allow more than one outstanding interrupt for a particular device, provided the driver can distinguish which interrupt is associated with which fork block. Therefore, any number of outstanding I/O requests may be handled by a driver entered at the alternate start I/O entry point. Of course, the driver must maintain queues for outstanding I/O requests, and synchronize I/O operations. The driver should operate almost exclusively at device IPL (as the terminal driver does), to block out device interrupts in order to achieve synchronization with multiple I/O request processing.

15.3.3 Channels and the DZ11

The DZ11 has no controller channel concept. Therefore, the terminal driver never requests or releases a controller channel (with the REQCHAN and RELCHAN macros). The locations normally used in the CRB as listheads for the controller channel wait queue (CRB\$L WQFL and

CRB\$L_WQBL) are instead used to contain modem control status information (and are renamed to CRB\$L_TT_DIAL, CRB\$B_TT_ATTN, and CRB\$B_TT_EXPEC by TTZINTDSP).

15.3.4 Type-Ahead Buffer

A type-ahead buffer is allocated from nonpaged pool for each terminal. Every character typed is placed into the buffer, even if a read request is active. If the buffer is within 8 characters of being full and the terminal is in host-sync mode, the driver sends an XOFF character to the terminal to tell it to stop sending data. An XON character is not sent to the terminal to tell it to start sending data until the buffer is emptied. Using this technique prevents characters from being lost in block I/O transmissions from high-speed terminals.

15.4 PSEUDO DEVICE DRIVERS

VMS supports drivers for devices that do not physically exist (pseudo devices), including the null device (NL:), the network device (NET:), and mailboxes (MB:). Users can assign channels to these devices and issue I/O requests, just as though they were real devices. The following sections highlight some of the features of these pseudo device drivers.

15.4.1 Null Device Driver

The null device driver (in NLDRIVER) is assembled and linked with the system image (SYS.EXE). It is a very simple driver, consisting of two FDT routines (one to handle read requests, and one to handle write requests). The FDT routines in the null driver respond to read requests by returning an SS\$_ENDOFFILE status code to the user, and they respond to write requests by returning an SS\$_NORMAL status code. No data is transferred, nor are any privilege or quota checks made.

15.4.2 Network Device Driver

The network device driver (in NETDRIVER) is used to implement some of the DECnet interprocessor communication protocols (see the VAX/VMS DECnet-VAX User's Guide and DECnet-VAX System Manager's Guide). This driver is not a part of the system image. It must be explicitly loaded with a CONNECT command, usually as a part of DECnet initialization.

All DECnet users assign a channel to device NETO, at which time a network UCB is created to describe the logical link formed with another process on another CPU, and that UCB is given a unique number, such as NET100. The channel number returned to the user points to the newly created UCB, which will be deleted when the user no longer desires the logical link.

All read and write requests (from all DECnet users) are passed to NETDRIVER. NETDRIVER consists primarily of FDT routines that preprocess the I/O request, and queue the IRP to a separate process,

NETACP (the network ACP), by calling routine EXE\$QIOACPPKT (in SYSQIOREQ). NETACP has a channel assigned to the real communication device (a DMC-11), and issues I/O requests to the real device on behalf of the user, which are processed by the real device driver (Figure 15-3). XMDRIVER is the name of the device driver for the DMC-11.




Figure 15-3 Role of NETDRIVER in Processing Network I/O Requests

The communication device (DMC-11) is normally a nonshareable device, and therefore only one process can have a channel assigned to it. In order to implement DECnet protocols, NETACP must assign a channel to the device. Other processes, therefore, cannot assign channels to the device, because assigning a channel to a nonshareable device implicitly allocates the device, as described in Chapter 16. The pseudo device NET is therefore used to allow many user processes to issue I/O requests for the network, which may be passed to NETACP, and eventually to the driver for the nonshareable communications device (in effect, making the device shareable). NETACP and NETDRIVER are responsible for managing all of the logical links established by users, and returning status information to the appropriate user regarding each I/O request.

15.4.3 Mailbox Driver

Mailboxes are software-implemented devices that can perform read and write operations. Normally, mailboxes are used for communication between processes. Although mailboxes transfer information in much the same way that other I/O devices do, they are not actual devices. The following sections describe how the mailbox driver (in MBDRIVER, a module in the system image) buffers messages written to mailboxes, and serializes mailbox read requests.

15.4.3.1 Processing Set Mode Requests - A process may request notification of a mailbox read or write request by issuing a \$QIO request with an IO\$_SETMODE function code (and an IO\$_READATTN or IO\$_WRTATTN function code modifier). See the VAX/VMS I/O User's Guide for details. The mailbox driver's FDT routines respond to these requests by

1. verifying that the process may access the mailbox,

- 2. queueing the request to the appropriate listhead (UCB\$L_MB_W_AST for write requests, or UCB\$L_MB_R_AST for read requests) by calling on routine COM\$SETATTNAST in COMDRVSUB (which allocates, initializes, and queues an AST control block to the specified listhead, as described in Chapter 5), and
- 3. raising IPL to IPL\$_MAILBOX (IPL 11), and checking to see if the notification condition requested is present (current read or write request outstanding). If so, routine COM\$DELATTNAST in COMDRVSUB is called to queue the attention AST to the requesting process (Chapter 5). Otherwise, the attention AST request remains queued to the mailbox UCB, but the I/O request is completed by calling EXE\$FINISHIOC. The attention AST will be queued to the process when a read or write request, as appropriate, is issued for the mailbox.

Note that mailboxes use fork IPL\$_MAILBOX (IPL 11, the highest fork IPL), to avoid possible synchronization problems with other drivers that reference mailboxes while at their respective fork IPLs (for example, to send a "device is off line" message to the operator's mailbox).

15.4.3.2 Processing a Mailbox Read Request - When a user issues a read mailbox \$QIO, the mailbox driver FDT routines perform the following general functions.

- 1. The user request is validated to make sure the requesting process's UIC is given access to the mailbox, that the message size requested is allowed for the mailbox, and that the user has write access to the buffer specified (into which the mailbox message will be placed).
- 2. The address of the specified buffer, into which the mailbox message will be written, is saved in IRP\$L MEDIA.
- 3. The IRP\$V_MBXIO bit in IRP\$W_STS is set so that the I/O postprocessing routines will recognize a mailbox I/O request completion and announce the availability of the RSN\$_MAILBOX resource.
- 4. If the IO\$M_NOW function code modifier was not specified in the \$QIO call, the request is queued to the driver's start I/O routine.
- 5. If the IO\$M_NOW modifier was specified, IPL is raised to IPL\$ MAILBOX (IPL 11), and if any messages are available (UCB\$W_MSGCNT is nonzero) the request is queued to the driver's start I/O routine. Otherwise, the SS\$_ENDOFFILE message is returned to the user, and the I/O operation is completed.

The mailbox driver's start I/O routine performs the following steps.

1. It first tries to dequeue a message written to the mailbox (messages are queued to the UCB, with listhead at UCB\$L_MB_MSGQ).

- 2. If no message is found, any pending read attention ASTs are queued to their process(es) (by passing the listhead address, UCB\$L MB R AST, to COM\$DELATTNAST, as described in Chapter 5).
- 3. The mailbox UCB remains "busy" (the UCB\$V_BSY bit is set in UCB\$W_STS), although no further processing occurs until a write request is issued. Subsequent read requests will wait to enter the start I/O routine (although they will be preprocessed by FDT routines), because the busy bit is set. As soon as this read request terminates, the next read request will be processed by the start I/O routine.
- 4. If a message was found (or a write request occurs and a read request is outstanding, as discussed in step 3), then special action is taken.
 - a. The address of the message block built by the write FDT routine (Figure 15-4) is placed in IRP\$L_SVAPTE in the read request's IRP so that the I/O postprocessing routines can locate the message and copy it into the user's buffer.




Figure 15-4 Layout of Mailbox Message Block

- b. The first two longwords in the message block are initialized to contain values expected by the I/O postprocessing routines. (The first longword points to the message data, stored in the message block, and the second longword points to the user buffer, where the data will be copied by the I/O completion special kernel AST.) The address of the user's buffer is retrieved from the IRP\$L MEDIA field in the read request's IRP.
- c. The outstanding message count (UCB\$W_MSGCNT) for the mailbox is decremented.
- d. The process ID of the read request is placed in IRP\$L_MEDIA+4 (so that it will become the high-order longword of the IOSB for the write request \$QIO), and the SS\$_NORMAL success code is placed in the low-order word of the IOSB (IRP\$L MEDIA).
- e. Routine COM\$POST (in COMDRVSUB) is called to insert the write request's IRP on the I/O postprocessing queue. This routine is called, rather than issuing the REQCOM macro, so that another IRP is not dequeued (because only read request IRPs are queued to the UCB waiting to enter the start I/O routine). Also, the busy status of the unit is not changed (UCB\$V BSY in UCB\$W STS).
- f. When COM\$POST returns control, the process ID of the write request's IRP is placed in Rl (and will eventually become the high-order longword of the read request's IOSB), and the REQCOM macro is called to complete the read request. The next read request (if any) will automatically be dequeued, and the start I/O sequence repeated. If no read request is outstanding, the busy bit will be cleared.
- 15.4.3.3 Processing a Mailbox Write Request When a user issues a write mailbox \$QIO, the mailbox driver FDT routines perform the following general functions.
 - The same validation checks that were made in steps 1 and 2 of the read \$QIO FDT routines are performed here, except that the buffer containing the data to be written is checked for read access instead of write access.
 - 2. A message block is allocated from nonpaged pool (by routine EXE\$ALONONPAGED), and initialized (as shown in Figure 15-4). The data to be written to the mailbox is copied into the message block. There are 22 bytes of overhead (not message data) in the message block.
 - 3. IPL is raised to IPL\$_MAILBOX, and the mailbox is examined to see if there is enough room for the message. If not, IPL is restored, the message block is deallocated, and the request is placed in a resource wait state (waiting for the RSN\$_MAILBOX resource).
 - 4. The message block is inserted on the queue of messages with listhead UCB\$L_MB_MSGQ+4 (unless there is a read request outstanding, in which case control is transferred to step 4 in the start I/O routine, discussed in the previous section).

- 5. Any queued write attention ASTs are delivered (by passing the listhead address, UCB\$L_MB_W_AST, to COM\$DELATTNAST, as described in Chapter 5).
- 6. IPL is lowered to what it was before step 3 was executed, and a check is made to see if the IO\$M_NOW function code modifier was specified in the \$QIO call.
- 7. If specified, the write I/O request is completed (by calling EXE\$FINISHIOC). Otherwise, the processing of the write I/O request is suspended (until a read request is issued), and control is passed to EXE\$QIORETURN, so some other process in the system may resume execution.

15.5 CONSOLE INTERFACE

The console interface, the portion of the processor that initiates a bootstrap operation and permits microdiagnostics to execute, is not specified by the VAX architecture but is CPU specific. The \underline{VAX} $\underline{Hardware}$ $\underline{Handbook}$ contains more details about the console interfaces for each CPU.

15.5.1 VAX-11/750 Console Interface

The console interface on the VAX-11/750 consists of a terminal, a TU58 cartridge device, an optional remote diagnosis port, and some microcode in the VAX-11/750 processor. When the console program has control (the three angle bracket prompt has been typed on the console terminal), the VAX-11/750 processor is not executing macro code (because it is executing the console microcode).

There are eight processor internal registers on the VAX-11/750 for communicating with the two console devices. In addition, the VAX architecture specifies that the PR\$_TXDB register is to be used for communication from VAX macro code to the console subsystem. The special uses of this register (some of which are not used by the VAX-11/750) are listed in Table 15-1.

15.5.2 VAX-11/780 Console Interface

The VAX-11/780 console interface consists of an LSI-11 microcomputer, a floppy disk, the console terminal, and an optional remote diagnosis port (as described in the VAX Hardware Handbook). The console program executes on the LSI-11 (using the PDP-11 instruction set). Because the console program is executing on a separate processor, it is possible for the console subsystem to perform a limited set of functions without halting the VAX-11/780 CPU.

The VAX-11/780 uses four processor internal registers to communicate to the two console devices. That is, unlike the VAX-11/750, the same registers are used to communicate to two devices. The device ID is encoded into the control bits to allow VAX-11 macro code to distinguish between the two devices. All console data transfer operations are performed between the VAX-11/780 CPU and the LSI-11 CPU using these four internal processor registers. That is, no direct

transfers are made between the VAX-11/780 CPU and the console terminal or floppy disk. As with the VAX-11/750, the PR\$_TXDB register is also used for communication to the console program (Table 15-1).

Table 15-1 Special Uses of the Console PR\$ TXDB Register

Register Contents	Meaning	Comments
F01	Software Done	Used by the VAX-11/780 Memory ROM program to notify console program that it has located 64K bytes of good memory
F02	Reboot the CPU	Used by the bugcheck routine to reboot the system after a fatal bugcheck
F03	Clear Warm-start Flag	This flag is maintained by the VAX-11/780 console program. There is no analogue on the VAX-11/750.
F04	Clear Cold-start Flag	This flag is maintained by the console program on either processor to prevent nested bootstrap attempts.

15.5.3 Data Transfer between the VAX-11 CPU and Console Devices

The internal processor registers, PR\$_TXCS and PR\$_RXCS (and PR\$_CSRS and PR\$_CSTS on the VAX-11/750) are used for control and status information (to enable interrupts and to indicate that a device is ready). The other two internal registers, PR\$_RXDB and PR\$_TXDB (and PR\$_CSRD and PR\$_CSTD on the VAX-11/750) are used to transfer data. The TXxx (and CSTx) registers are used for transmit operations (with respect to the VAX-11 CPU) while the RXxx (and CSRx) registers are used for receive operations.

Most drivers treat device registers as if they were memory locations, using MOVB or MOVW instructions to read or write data in those registers. In the case of the console, the MTPR and MFPR instructions are used to transmit and receive data, respectively. For example, the following instructions on the VAX-11/780

MTPR data, #PR\$ TXDB ; transmit data

MFPR #PR\$ RXDB,data ; receive data

transmit and receive data. The data is sent or received as a longword, with bits <7:0> containing the ASCII character, and bits <11:8> identifying which console device (terminal or floppy disk) is sending or receiving the data. On the VAX-11/750, the distinction between devices is made by choice of register instead of by including a device code in a data buffer register. Note that all data is passed a character at a time, even to the floppy disk. Therefore, it is recommended that a separate files ACP be requested to service the console block storage device.

15.5.4 Console Interrupt Dispatching

As the previous discussion of processor registers indicates, the two console devices (terminal and block storage device) are treated slightly differently on the VAX-11/750 and the VAX-11/780. On the VAX-11/750, the block storage device (a TU58 cartridge) has its own control registers and its own interrupt vectors. On the VAX-11/780, the two devices are handled more as a single entity, with common routines distinguishing terminal operations from floppy disk operations. This difference is also reflected in the different forms of interrupt dispatching on the two processors.

15.5.4.1 Console Terminal Interrupts - When the system is bootstrapped, the System Control Block (SCB) is initialized (from the SCB template in SCBVECTOR) so that the two vectors at offsets F8 and FC (hex) point to console interrupt service routines (CON\$INTDISI for console input and CON\$INTDISO for console output). Both routines respond to an interrupt by saving registers R0 through R5, and transferring control to routines in CONINTDSP (CON\$INTINP for console input, CON\$INTOUT for console output).

CON\$INTINP reads the data and console device identification from the PR\$_RXDB register and determines whether the interrupt was from the console terminal or block storage device. If the interrupt was from the console terminal, then the character read operation is handled by the terminal driver's character buffering routine whose address is stored in global location TTY\$GL_PUTNXTCH. The character is also echoed back to the console terminal by being placed in the PR\$_TXDB register.

Routine CON\$INTOUT transmits data to the console terminal through the PR\$_TXDB register and determines whether the resulting interrupt is from the terminal or the console block storage device. If the interrupt was caused by the terminal, then the terminal output routine (whose address is stored in location TTY\$GL_GETNXTCH) is called to get the next character for output.

Note that the handling of console terminal I/O is done by the normal terminal driver routines. Only the initial fielding of interrupts and the device registers that are read or written distinguish console terminal I/O from operations through the regular terminal interface. Note also that the console terminal always interrupts at IPL 20 (the lowest device IPL used by drivers) on both the VAX-11/750 and the VAX-11/780.

15.5.4.2 Console Block Storage Device I/O - The device driver and associated data base for the console block storage device are not loaded until an explicit CONNECT CONSOLE command is issued to SYSGEN. At that time, the device driver and data structures appropriate to the specific processor are loaded into memory and initialized.

A CONNECT CONSOLE command that is issued to SYSGEN on a VAX-11/750 causes the TU58 driver (called DDDRIVER) to be loaded and data structures for a device called CSA1 to be built. In addition, two dedicated vectors in the SCB (at offsets F0 and F4 hex) are loaded to point to interrupt dispatch code contained in the CRB for CSA1.

VAX/VMS DEVICE DRIVERS

The DDDRIVER thus responds to console TU58 interrupts in exactly the same way that it responds to interrupts generated by a TU58 on the UNIBUS. The only difference between the two interrupts is that console TU58 interrupts occur at IPL 23 while UNIBUS TU58 interrupts occur at IPL 20.

A CONNECT CONSOLE command that is issued to SYSGEN on a VAX-11/780 causes the console floppy disk driver (called DXDRIVER) to be loaded and data structures for a device called CSA1 to be built. Because the console floppy interrupts through the same vectors used by the console terminal, no further SCB modification is required at this time.

When a console device interrupt occurs, the interrupt service routine determines whether the interrupt was from the console terminal or from the block storage device. If the interrupt was from the block storage device, if the console has been connected (a UCB exists for device CSAl), and if the interrupt was expected (the UCB\$V_INT bit is set in the status word in the UCB), then the driver context is restored from the UCB and the driver process is resumed at the saved PC (UCB\$L_FPC). Otherwise, the interrupt is considered spurious and simply dismissed.

15.5.4.3 Double Mapping of Buffer Pages - One interesting feature of the TU58 driver and the floppy disk driver, drivers that transfers data one character at a time, is that they use the routines IOC\$FILSPT, IOC\$MOVFRUSER, and IOC\$MOVTOUSER (in BUFFERCTL) to double map a page in the user's data buffer into system address space (so that data can be transferred directly to and from the user's buffer). User buffer pages are not normally accessible because device drivers execute in system context and do not have process address space available to them. By double mapping a buffer page into a system address range, the entire user buffer can be accessed by the device driver one page at a time. The system page table entry used to map the page is reserved in the driver, by setting the DPT\$V_SVP bit in the FLAGS argument to the DPTAB macro.

By making the user buffer is accessible through system virtual addresses, these two drivers can use VMS direct I/O, even though they are not DMA devices. This allows them to issue virtual I/O requests, call existing ACP FDT routines, and use the virtual I/O completion routines in the I/O postprocessing code.

CHAPTER 16

I/O SYSTEM SERVICES

All I/O operations performed on a device are requested using the I/O system services. Sometimes, the I/O system services are called on behalf of a user by system components such as RMS. This chapter describes $\frac{1}{2}$

- what must be done before an I/O request can be made (channel assignment and device allocation),
- how an I/O request is sent to a device driver,
- how a user is notified of the completion of an I/O request, and
- how a user can obtain information about a particular device or I/O request.

16.1 ASSIGNING AND DEASSIGNING CHANNELS

In order to request an I/O operation on a device, a process needs to identify the device to the system. The software mechanism used to link a process to a device is called a channel. Once a user establishes a channel to a device (using the \$ASSIGN system service), the user may issue I/O requests (with the \$QIO system service) for that device by specifying the channel number assigned to the device. If the user no longer wants to use the device, the \$DASSGN system service can be used to deallocate the channel assigned to the device.

16.1.1 Channel Assignment

A channel is described by a Channel Control Block (CCB), located in a dedicated portion of Pl space (Figure 1-7, Table E-4). When a channel is assigned to certain nonshareable devices, the user may also associate a mailbox with that device to receive status information such as the arrival of unsolicited input from a terminal. It is up to the device driver for each device to either use or ignore this associated mailbox. Appendix A of the VAX/VMS Guide to Writing a Device Driver contains a complete description of the CCB.

The ASSIGN system service calls on IOCFFCHAN and IOCARCHDEV (in IOSUBPAGD) to find a free I/O channel (CCB), and to find the Unit Control Block (UCB) for the device that is being assigned. After

that, one of the following paths is taken, depending on whether the device is

- a local (not a network) device,
- a spooled device,
- the network device NET:, or
- a remote device (a device located on another node).

16.1.1.1 Local Device Assignment - This is the normal path through the Assign Channel system service.

 The DEV\$V_SHR bit in UCB\$L_DEVCHAR is checked to see if the device is a shareable device. If the device is nonshareable, then the device is implicitly allocated to the process (by placing the process ID, from PCB\$L PID, into UCB\$L PID).

The UCB address is stored in CCB\$L_UCB. Whenever the user issues an I/O request, this pointer is used to identify the device. In this way, the device can be found much faster than by repeatedly calling on IOC\$SEARCHDEV, which finds a device UCB from the device name (such as TTB3).

- 2. If an associated mailbox was requested, it is identified by placing the UCB address (of the mailbox) in the UCB\$L_AMB field of the UCB for the device to which the channel is being assigned. The UCB\$W_REFC field of the associated mailbox is incremented, and the CCB\$V_AMB flag is set in CCB\$B_STS to indicate that an associated mailbox is present. Note that no association is made if
 - the device is a file-oriented device (identified by the DEV\$V_FOD bit in UCB\$L_DEVCHAR),
 - the device is shareable (DEV\$V SHR in UCB\$L DEVCHAR), or
 - the device already has an associated mailbox (the UCB\$L AMB field is nonzero).
- 3. The device reference count (UCB\$W REFC) is incremented.
- 4. The access mode (plus one) at which the channel is being assigned is stored in CCB\$B_AMOD. IOC\$FFCHAN identifies an unused CCB by looking in the CCB\$B_AMOD field. If the value stored there is a zero, the CCB is not being used.
- 5. Any flags associated with the channel (such as CCB\$V_AMB indicating that an associated mailbox is present) are stored in CCB\$B_STS.
- 6. The channel number (really an index into the CCB table in process Pl space, provided by IOC\$FFCHAN) is returned to the user at the address specified in the CHAN argument to \$ASSIGN.
- The normal successful completion code (SS\$_NORMAL) is returned to the user.

16.1.1.2 Special Action When Assigning a Spooled Device - If the DEV\$V_SPL bit in UCB\$L_DEVCHAR is set, then the device being assigned is a spooled device. The only difference in channel assignment for spooled devices is that the status field in the channel control block (CCB\$B_STS) is cleared. The device associated with the spooled device had its UCB address stored in the UCB\$L_AMB field when the device was set to spooled. When an I/O request is passed to a spooled device, the \$QIO system service recognizes that the device is spooled and actually performs the I/O request to the associated device.

16.1.1.3 Assigning a Channel to the Network Device - If the device being assigned is a network device (that is, the user is assigning a channel to the NET device, probably to perform task-to-task communication), then the following steps are taken.

- 1. A network UCB is created by IOC\$CREATE UCB (in IOSUBPAGD).
- 2. The UCB is made to look like a mailbox UCB that is marked for delete (the UCB\$V_DELMBX bit in UCB\$W_DEVSTS is set). When the user deassigns the channel, the UCB will be deleted.
- The user's byte count quota and limit are reduced by the size of the UCB.
- Further processing proceeds as in the case of a local, nonshareable device.

16.1.1.4 Devices Located on Another Node - If the device being assigned is a remote device (that is, the file specification contains a double colon), then a message must be transmitted to that node.

- 1. The device name is translated in case it is a logical name.
- 2. An \$ASSIGN is issued on behalf of the user to the NET: device.
- 3. A \$QIO (with the IO\$_ACCESS function code) is issued on behalf of the user (specifying event flag number 31) to establish a network connection. If the \$QIO fails, the channel is deassigned using the \$DASSGN system service.
- 4. The channel number to the NET: device is returned to the user.
- The SS\$_REMOTE successful completion status is returned to the user.

16.1.2 Channel Deassignment

The \$DASSGN system service deassigns a previously assigned I/O channel and clears the linkage and control information in the corresponding CCB. This is accomplished with the following steps.

- Any outstanding I/O is cancelled. (A \$CANCEL system service call is issued for the channel on behalf of the user.)
- 2. If a file is open on the channel (indicated by CCB\$L WIND being nonzero), then that file is closed (by issuing a \$QIOW with the IO\$ DEACCESS function code, and specifying event flag number 31).
- 3. If any I/O is still outstanding (indicated by CCB\$W_IOC being nonzero), the process is placed into an RSN\$_ASTWAIT wait state (waiting for the I/O completion AST(s) to be delivered). Chapter 8 discusses wait states in detail.
- 4. The channel is actually deassigned by clearing the CCB\$B_AMOD field.
- 5. If this was the last channel assigned to the device (UCB\$W_REFC contains a 0), the device is deallocated (by clearing UCB\$L PID).
- 6. If the device is marked for dismount (the DEV\$V_DMT bit in UCB\$L_DEVCHAR is set) and it was mounted with a VMS ACP (the foreign bit DEV\$V_FOR is clear), the dismount, mounted (DEV\$V_MNT), read check (DEV\$V_RCK), write check (DEV\$V_WCK), and software write locked (DEV\$V_SWL) bits in UCB\$L_DEVCHAR are cleared. The UCB\$L_VCB field is cleared, and if that field was not zero, the Volume Control Block pointed to by that field is deallocated. Also, the volume protection mask (UCB\$W_PROT) and the software volume valid bit (UCB\$V_VALID in UCB\$W_STS) are cleared.
- 7. The associated device driver's cancel I/O routine is called to perform any device-dependent operations (see the VAX/VMS Guide to Writing a Device Driver), unless the UCB\$W_REFC is greater than 1, and the device is not allocated (or unless the device is not allocated to the current process).
- 8. If a mailbox was associated with the device when the channel was assigned (indicated by CCB\$V_AMB in CCB\$B_STS), then the linkage with the mailbox is cleared by
 - a. clearing UCB\$L AMB,
 - b. decrementing UCB\$W REFC for the mailbox UCB, and
 - c. calling IOC\$DELMBX (in IOSUBNPAG) to see if the mailbox UCB should be deleted (in case this was the last process referencing a temporary mailbox).
- 9. If the device to which the channel was assigned was a mailbox (indicated by the DEV\$V_MBX bit in UCB\$L_DEVCHAR), IOC\$DELMBX is again called to see if that mailbox should be deleted.

16.2 DEVICE ALLOCATION AND DEALLOCATION

A process allocates a device (using the \$ALLOC system service) to reserve that device for exclusive use. A process deallocates a device (using the \$DALLOC system service) to relinquish exclusive ownership.

16.2.1 Device Allocation

The following steps are taken by EXE\$ALLOC to allocate a device.

- The process ID (PCB\$L_PID) is stored in the device owner field (UCB\$L PID).
- The device allocated bit (DEV\$V_ALL in UCB\$L_DEVCHAR) is set.
- 3. The device reference count (UCB\$W_REFC) is incremented.
- 4. The access mode at which the device is allocated is placed in UCB\$B AMOD.

Any of the following conditions will prevent device allocation.

- The device is already allocated by another process (UCB\$L_PID is nonzero).
- The device reference count (UCB\$W_REFC) is nonzero.
- The mounted bit (UCB\$V MNT in UCB\$L DEVCHAR) is set.
- The spooled bit (UCB\$V_SPL in UCB\$L_DEVCHAR) is set, and the process does not have ALLSPOOL privilege.
- The device is nonshareable, and the requesting process does not have access rights (located through PCB\$L_ARB) allowing it to allocate the device, as determined by the device's owner UIC (UCB\$L OWNUIC).

16.2.2 Device Deallocation

A process may choose to deallocate a single device, or all devices allocated to it. For each device that is to be deallocated, EXE\$DALLOC finds its UCB address either directly, from the DEVNAM argument in the \$DALLOC call, or by examining each UCB in the system. Each UCB in the system can be found by following a linked list of Device Data Blocks (DDBs), that name each device controller in the system (the first DDB is pointed to by global symbol IOC\$GL_DEVLIST). Each DDB contains a pointer to the first device UCB on the controller, and all of the UCBs for the devices on a given controller are linked together.

A device is deallocated if

- the UCB\$L_PID field matches the PCB\$L_PID field of the process issuing the \$DALLOC,
- the access mode at which the deallocate request is being made is at least as privileged as the access mode at which the device was allocated,
- the allocated bit (DEV\$V_ALL in UCB\$L_DEVCHAR) is set, and
- the reference count (UCB\$W_REFC) equals 1.

The device is deallocated by

- clearing the device allocated bit (DEV\$V_ALL in UCB\$L DEVCHAR),
- clearing the device owner process id field (UCB\$L PID),
- 3. decrementing the device reference count (UCB\$W REFC).
- 4. calling the device driver's cancel I/O routine, and
- returning the normal successful completion code to the user in R0 (SS\$_NORMAL).

16.3 \$QIO SYSTEM SERVICE

The \$QIO system service (in SYSQIOREQ) provides the capability for a user to initiate an I/O operation by queuing a request to the device's associated driver. Once the I/O operation has been initiated, control will be returned to the user, who can synchronize I/O completion in one of three ways.

- The process can enter an event flag wait state until the I/O request completes, waiting for the specified event flag to be set.
- The address of an AST routine that will be executed when the I/O completes can be passed to \$QIO. In this case, the process can continue executing or wait, depending on the particular method of synchronization.
- The I/O status block can be polled for a completion status.
 The status field in the IOSB is cleared by \$QIO and set by the special kernel AST that completes an I/O request in process context.

Alternatively, the \$QIOW system service may be used, which is equivalent to the \$QIO system service followed by a \$WAITFR system service. Using the \$QIOW system service guarantees that the I/O operation will complete before control is transferred back to the user.

16.3.1 Device-Independent Preprocessing

EXE\$QIO begins preprocessing an I/O request by

- validating the device-independent \$QIO parameters (event flag number, channel number, I/O function code, and I/O status block),
- checking for nonzero ASTCNT quota if an AST address argument is present,
- clearing the specified event flag (or event flag number 0 if no event flag was specified),

- 4. clearing the I/O status block (if one was specified), and
- 5. verifying that the device is on line (UCB\$V_ONLINE in UCB\$W STS must be set).

An I/O request packet (IRP) is allocated from nonpaged pool. If possible, this allocation is done from a queue of preallocated IRPs (pointed to by IOC\$GL_IRPFL). Otherwise, routine EXE\$ALLOCIRP in MEMORYALC is called to allocate an IRP from the general nonpaged pool area. Obtaining an IRP from the preallocated queue takes less time than calling the allocation routine.

The device-independent section of the IRP is initialized, including the following fields:

- the device-independent \$QIO parameters
- the process base priority (from PCB\$B PRIB)
- the process ID (from PCB\$L_PID)
- the device UCB address
- the IRP\$V_BUFIO flag in IRP\$W_STS (which is set for a buffered I/O operation, and cleared for a direct I/O operation)

The process's privileges are checked to guarantee that it may perform the requested I/O function. In the course of checking process privileges, a read or write virtual I/O request function code is converted into the corresponding read or write logical function code (unless the virtual request is for a file-oriented device, DEV\$V_FOD in UCB\$L_DEVCHAR is set).

If an AST was requested, the AST quota (PCB\$W_ASTCNT) is decremented, and the AST quota update flag (ACB\$V QUOTA) is set in IRP\$B_RMOD.

Control is then transferred to a function decision table (FDT) routine (by a JSB) in the selected device driver. This routine is responsible for interpreting the device-dependent \$QIO parameters (Pl to P6). If the FDT routine returns control to EXE\$QIO (by issuing an RSB), EXE\$QIO calls another FDT routine in the driver (and repeats this process until some FDT routine exits using a method other than RSB).

16.3.2 FDT Routines

Function decision table (FDT) routines are device-specific extensions to \$QIO. Their primary purpose is to validate the device-dependent \$QIO parameters (Pl to P6). A device driver can include customized FDT routines or use some of the general purpose routines that are a part of the system image. Although some FDT routines are included in a driver image, they are logically a device-dependent extension of the \$QIO system service.

FDT routines execute in the context of the process that issued the \$QIO request. Therefore, they have access to data in the user's PO and Pl address space. FDT routines communicate information about the I/O request to the driver by passing information in the device-dependent section of the IRP.

FDT routines for direct I/O (I/O done directly to a user buffer) insure that each buffer page is valid and locked into memory. (This is done by incrementing the reference count in the PFN database for each physical page involved in the transfer.) FDT routines for buffered I/O operations must allocate a buffer from nonpaged pool that will be used by the driver for the actual transfer. If the operation is a buffered write, the data that is being written is copied into this buffer. System space buffers are required because the driver processes the I/O request in system context and only has access to system virtual address space. FDT routines are described in detail in the VAX/VMS Guide to Writing a Device Driver.

16.3.3 I/O Postprocessing

After a device driver completes an I/O operation, it invokes the REQCOM macro. This macro places the IRP on the I/O postprocessing queue, and requests a software interrupt at IPL\$\(\frac{10POST}{10POST}\) (IPL 4). The I/O postprocessing routine (IOC\$10POST, in TOCIOPOST) runs as a response to the software interrupt. It implements the device-independent facets of I/O completion, and handles paging I/O completion as well (see chapter 12).

Some of the I/O postprocessing operations (for example, setting event flags, unlocking buffer pages, and deallocating buffers) are performed in the I/O postprocessing interrupt service routine (IOC\$IOPOST), while other operations (such as writing the I/O status block) are performed by a special kernel AST routine (which executes in process context, and therefore has access to process address space).

When an IRP is removed from the I/O postprocessing queue (with listhead IOC $\$ LPSFL), IOC $\$ IOPOST first determines if the I/O operation was a buffered or direct request.

16.3.3.1 Direct I/O Completion - Portions of direct I/O request can be completed in the IPL 4 I/O postprocessing interrupt service routine without the benefit of process context.

- The process direct I/O count in the software PCB (at offset PCB\$W_DIOCNT) is incremented, indicating one less outstanding direct I/O request.
- 2. The buffer pointed to by IRP\$L_SVAPTE is unlocked, using the IRP\$W_BCNT and IRP\$W_BOFF fields to determine the size of the locked buffer. Buffer pages are unlocked by decrementing their associated reference counts in the PFN data base. This step may result in their being placed on the free or modified page list.
- 3. The IRP\$V_EXTEND bit in IRP\$W_STS is checked. If that bit is set, it indicates an IRP extension (IRPE) is pointed to by IRP\$L_EXTEND. The IRPE may contain up to two locked buffers (pointed to by IRPE\$L_SVAPTE1 and IRPE\$L_SVAPTE2, with sizes determined by IRPE\$W_BOFF1 and IRPE\$L_BCNT1, and IRPE\$W_BOFF2 and IRPE\$L_BCNT2, respectively). These buffers, if present, are unlocked, and a check is made to see if the IRPE\$V_EXTEND bit in IRPE\$W_STS is set. If so, the same procedure is repeated, until the last IRPE in the linked list is found, and its buffers unlocked.

- 4. The event flag specified in the \$QIO call is set (by calling routine SCH\$POSTEF, whose operation is discussed in Chapter 9).
- 5. The direct I/O special kernel AST (DIRPOST in IOCIOPOST) is queued to the process (using the IRP\$L_PID field to identify the process to which the AST should be queued). The IRP is used as the AST control block for routine SCH\$QAST (as described in Chapter 5).

The remainder of I/O completion for a direct I/O request takes place in process context in the special kernel AST called DIRPOST.

- 1. The accumulated direct I/O count (stored in PHD\$L DIOCNT) is incremented. This is an accounting statistic that is reported to the accounting manager (the job controller) when the process is deleted.
- The I/O in progress counter in the channel control block (CCB\$W IOC) is decremented.
- 3. If this was the last I/O for the channel, and there is a deaccess request for the channel pending (CCB\$L_DIRP does not equal zero), that deaccess request is queued to the ACP (so that a file can be properly closed or some similar operation performed), by calling routine IOC\$WAKACP.
- 4. If an I/O status block was requested by the user, it is written using the quadword starting at IRP\$L_IOST1 (same offset as IRP\$L_MEDIA).
- 5. If any IRPEs were used, they are deallocated.
- 6. If the user requested an AST for the \$QIO call, the IRP is again used as an AST control block, and is queued to the user (the IRP will be deallocated by the normal AST processing scheme, as discussed in Chapter 5).
- 7. If the user did not request an AST to be delivered upon the completion of the \$QIO call, the IRP is deallocated.
- 16.3.3.2 Buffered I/O Completion The portions of buffered I/O completion that take place in the IPL 4 interrupt service routine differ from the direct I/O case because of the differences in the way the two kinds of requests are processed.
 - The process buffered I/O count (PCB\$W_BIOCNT), the count of outstanding buffered I/O operations, is incremented.
 - The byte count quota that was allocated for the system buffer is given back by adding IRP\$W_BOFF to JIB\$L_BYTCNT.
 - 3. If the I/O function was a read (bit IRP\$V_FUNC in IRP\$W_STS is set), the BUFPOST routine (in module IOCIOPOST) is used as the special kernel AST routine address.
 - 4. Otherwise, DIRPOST is used as the special kernel AST routine address, and the buffer used to hold the data written to the device, if any, is deallocated (the buffer's address is found in IRP\$L SVAPTE).

5. In either case, before the special kernel AST is queued, the event flag specified in the \$QIO call is set (as in the direct I/O case).

The special kernel AST called BUFPOST is used for the case of a buffered read operation, because the data must be copied from the system buffer to the buffer specified in the original \$QIO request.

- After the data is copied, the system buffer is no longer needed so it is deallocated to nonpaged pool.
- 2. The accumulated buffered I/O count accounting statistic (stored in PHD\$L BIOCNT) is incremented.

The remaining steps that this routine must perform are identical to the operations performed by DIRPOST. BUFFOST continues at step 2 in that routine.

16.4 I/O CANCELLATION

The \$CANCEL system service cancels all I/O issued to a device from a specified channel by scanning all of the IRPs queued to the device UCB (starting at UCB\$L_IOQFL). Several conditions must hold for an I/O request to be cancelled.

- The request cannot be a virtual request (indicated by the setting of the IRP\$V_VIRTUAL bit in IRP\$W_STS). In general, I/O cannot be cancelled on disk or tape devices. Drivers for these devices insure that the IRP\$V_VIRTUAL bit is set on all requests that cannot be cancelled.
- The requesting process ID (PCB\$L_PID) matches the stored process ID in IRP\$L PID.
- The requested channel number in the CHAN argument to \$CANCEL matches the stored channel number in IRP\$W_CHAN.

The I/O is cancelled by

- clearing the buffered read bit (IRP\$V_FUNC in IRP\$W_STS) for buffered I/O functions (identified by IRP\$V_BUFIO in IRP\$W_STS),
- placing the SS\$ CANCEL function code in the low order word of the I/O status block, and
- 3. placing the IRP in the I/O postprocessing queue, and requesting an I/O postprocessing software interrupt (at IPL\$ IOPOST) after the first IRP is placed onto the queue.

The driver cancel I/O routine is called to allow the driver to perform any desired cleanup operations, and to cancel the I/O request currently in progress.

If there is any outstanding I/O, or ACP-controlled file activity in progress, EXE\$CANCEL allocates and initializes an IRP on behalf of the user (and charges the user's buffered I/O quota, PCB\$W_BIOCNT, for an I/O request). The IRP is queued to the ACP for further processing (using routine EXE\$QIOACPPKT in SYSQIOREQ). The IRP specifies a

function code of IO\$_ACPCONTROL, and uses event flag number 31 to indicate I/O completion.

16.5 MAILBOX CREATION AND DELETION

Mailboxes are virtual devices used for interprocess communication. They are created by the \$CREMBX system service. There are two kinds of mailboxes, temporary and permanent. Temporary mailboxes are deleted automatically when no more processes have channels assigned to them, while permanent mailboxes must be explicitly marked for delete using the \$DELMBX system service. (After being marked for delete, permanent mailboxes are deleted when no more processes have channels assigned to them).

16.5.1 Mailbox Creation

The CREMBX system service creates a virtual mailbox device named MBn: and assigns an I/O channel to it.

EXE\$CREMBX begins by translating the logical name specified by the user in the LOGNAM parameter (if any), and finding a free channel (CCB) to assign to the mailbox (using IOC\$FFCHAN). It also verifies that the user has the appropriate privilege(s) for the type of mailbox being created:

PRMMBX for a permanent mailbox
TMPMBX for a temporary mailbox
SHMEM for a mailbox in shared memory

If a logical name has been specified, EXE\$CREMBX searches all existing mailbox UCBs to see if a mailbox with that name already exists. If a match is found, the reference count for that mailbox (UCB\$W_REFC) is incremented, and a channel is assigned by

- 1. placing the mailbox UCB address in CCB\$L UCB,
- placing the access mode at which the channel was assigned (plus one) in CCB\$B_AMOD,
- returning the channel number to the user in the CHAN parameter, and
- 4. returning with an SS\$ NORMAL completion status code.

If a temporary mailbox is being created (the mailbox did not previously exist), the process buffered I/O byte count quota (JIB\$L_BYTCNT) is checked to determine if the process has enough quota to support the creation of a mailbox UCB, to buffer messages (according to the value specified in the BUFQUO parameter to \$CREMBX), and to allow for overhead (256 bytes) in case of process deletion. If the BUFQUO parameter is not specified, the SYSBOOT parameter DEFMBXBUFQUO (stored at IOC\$GW_MBXBFQUO) is used for the amount of space reserved to buffer messages.

A logical name block is allocated, if required, which will contain the logical name specified for the mailbox by the user in the \$CREMBX call.

Routine IOC\$CREATE_UCB (in IOSUBPAGD) is called to actually create the mailbox UCB. The routine allocates space for the UCB from nonpaged pool, and initializes fields in the UCB (using a template UCB found through MB\$UCBO in DEVICEDAT).

- The mailbox is marked on line (the UCB\$V_ONLINE bit in set in UCB\$W STS).
- 2. The reference count (UCB\$W REFC) is set to 1.
- 3. The UIC of the creating process (PCB\$L_UIC) is established as the owner of the mailbox (by loading UCB\$L_OWNUIC).
- 4. The UCB is identified as being a shareable mailbox (the DEV\$V SHR and DEV\$V MBX bits are set in UCB\$L_DEVCHAR).
- The UCB is linked into the mailbox controller's device list (via UCB\$L LINK).
- 6. A unit number is assigned to the UCB (in UCB\$W_UNIT). The number is in the range of 1 to 65535; when all unit numbers in the range have been used, the unit numbers start again at 1.
- The mailbox controller's device count (CRB\$W_REFC) is incremented.

After IOC\$CREATE UCB returns control, EXE\$CREMBX

- 1. places the buffer quota calculated earlier in UCB\$W BUFQUO,
- places the protection mask specified by the user in the PROMSK parameter in UCB\$W VPROT,
- 3. clears the device owner process ID field (UCB\$L PID),
- 4. places the buffer quota plus UCB size in UCB\$W CHARGE, and
- 5. places the maximum message size specified by the user in the MAXMSG parameter in UCB\$W_DEVBUFSIZ. (If MAXMSG was not specified, the SYSBOOT parameter DEFMBXMXMSG, stored at IOC\$GW_MBXMXMSG, is used).

If the mailbox is a permanent mailbox, the UCB\$V_PRMMBX bit in UCB\$W_DEVSTS is set. Three other steps are taken if the mailbox is a temporary mailbox.

- The UCB\$V_DELMBX bit in UCB\$W_DEVSTS is set to mark the mailbox for delete. It will be deleted when the last channel assigned to it is deassigned.
- The process byte count limit (JIB\$L BYTLM) is reduced.
- The process byte count quota (JIB\$L BYTCNT) is reduced.

If a logical name was specified for the mailbox, a logical name is created using the logical name block allocated earlier. The association with the logical name is made through UCB\$L_LOGADR. If no logical name was specified, UCB\$L_LOGADR is cleared. Finally, a channel is assigned to the mailbox in the same way as if the mailbox had already existed. The relationships among the data structures associated with mailbox creation are pictured in Figure 16-1.




Figure 16-1 Data Structures Associated with Mailbox Creation

16.5.2 Mailbox Creation in Shared Memory

Note that although the format of a shared memory mailbox UCB is somewhat different from a local memory UCB, the general steps involved in the creation of the mailbox are the same. All of the logic is contained within the same module (SYSMAILBX).

One extra level of data structure is required to describe a shared memory mailbox. This structure, called a shared memory mailbox control block (Figure 16-2), is located in the shared memory. The UCBs on each port associated with the shared memory mailbox contain the (port-specific) virtual address of the MBX. There are three cases that the Create Mailbox system service can encounter when creating a mailbox in shared memory.

 If the shared memory mailbox control block (Figure 16-2) does not exist (this is the initial creation of the mailbox), it is created first. Then, the unit control block in local memory is created. A logical name block is allocated because

shared memory structures always have a name associated with them. Finally, a channel is assigned for the creating process.

- If the mailbox is being created on this port for the first time, a UCB is allocated and loaded with parameters that describe the mailbox. A bit is set in a mailbox-dependent field indicating that this mailbox UCB describes a mailbox in shared memory. Finally, the address of the shared memory mailbox control block is loaded into the UCB.
- If the mailbox already exists on this port, the Create Mailbox system service simply assigns a channel to it.




Figure 16-2 Contents of a Shared Memory Mailbox Control Block

The data structures required to describe a shared memory mailbox are pictured in Figure 16-3.




Figure 16-3 Data Structures Associated with Shared Memory Mailbox Creation

16.5.3 Mailbox Deletion

The \$DELMBX system service is used to mark a permanent mailbox for deletion. The mailbox is actually deleted by IOC\$DELMBX (in IOSUBNPAG) when its reference count (UCB\$W_REFC) goes to zero (after the last channel assigned to it has been deassigned, as described in section 16.1.2).

The mailbox to be marked for delete is identified by the CHAN argument in the \$DELMBX call. The channel number is used to locate the CCB, from which the mailbox UCB address can be found (in CCB\$L_UCB).

EXE\$DELMBX verifies that

- the UCB is for a mailbox (that the DEV\$V_MBX bit is set in UCB\$L DEVCHAR),
- the mailbox is a permanent mailbox (that the UCB\$V_PRMMBX bit is set in UCB\$W DEVSTS), and
- 3. the process has PRMMBX privilege.

If the above conditions are met, the mailbox is marked for delete by setting the UCB\$V_DELMBX bit in UCB\$W_DEVSTS.

IOC\$DELMBX actually deletes a mailbox by

- verifying that the device to be deleted is a mailbox (DEV\$V_MBX is set in UCB\$L_DEVCHAR), that the reference count (UCB\$W_REFC) is zero, and that the mailbox has been marked for delete (UCB\$V_DELMBX is set in UCB\$W_DEVSTS),
- 2. relinking the other mailbox UCBs (via the UCB\$L_LINK field) for this mailbox controller (because the UCBs for a controller are linked together),
- decrementing the controller's device reference count (CRB\$W REFC),
- removing the logical name for the mailbox (if any specified, via a nonzero value in UCB\$L_LOGADR) from the logical name table, and
- 5. deallocating the logical name block used for the mailbox.

If the mailbox was a temporary mailbox (UCB\$V_PRMMBX clear in UCB\$W_DEVSTS), the byte count limit (JIB\$L_BYTLM) and the byte count quota (JIB\$L_BYTCNT) are updated (because the creation of a temporary mailbox required those resources). Any unprocessed messages that were queued to the mailbox (and are still stored in nonpaged pool) are deallocated (by calling EXE\$DEANONPAGED in MEMORYALC). The UCB for the mailbox is deallocated (by calling EXE\$DEANONPAGED).

16.6 BROADCAST SYSTEM SERVICE

The \$BRDCST system service (EXE\$BRDCST in SYSBRDCST) allows messages to be sent to one or more terminals (even if an I/O operation is currently in progress on the terminal).

After checking the buffer quota (to make sure enough quota is available to buffer the message), a broadcast descriptor block (BRD) is allocated and initialized. (See Figure 16-4 for the format of a BRD.)




Figure 16-4 Layout of a Broadcast Descriptor Block

If the message is to be sent to a single terminal, then EXE\$BRDCST

- locates the UCB address for the terminal (specified by the DEVNAM parameter) by calling IOC\$SEARCHDEV,
- verifies that the process either owns the terminal (UCB\$L_PID equals PCB\$L PID), or has OPER privilege,
- 3. verifies that the UCB is for a terminal (DEV\$V_TRM set in UCB\$L DEVCHAR), and that the terminal is on line (UCB\$ \overline{V} ONLINE in UCB\$W_STS),
- 4. places the BRD in a queue of BRDs to be broadcast, and
- 5. starts a broadcast.

If the message is to be sent to all terminals, then EXE\$BRDCST performs steps 3 to 5 above for each terminal UCB.

Starting a broadcast involves several steps.

- 1. A write buffer packet that points to the BRD (Figure 16-5) is allocated and initialized.
- 2. The write buffer packet is passed to the terminal driver's alternate start I/O entry point (by calling routine EXE\$ALTQUEPKT in SYSQIOREQ). This routine activates the driver regardless of whether or not an I/O request is in progress for the device.

- 3. The terminal driver then accepts the broadcast message, or indicates that the message cannot be broadcast (because, for example, the user issued a SET TERMINAL/NOBROADCAST command).
- 4. If the message is not accepted by the driver, the write buffer packet is deallocated.
- 5. If the message is accepted by the driver, the broadcast reference count is incremented (BRD\$W REFC).

TTY\$L_WB_FLINK	Forward Link			
TTY\$L_WB_BLINK	Backward Link			
TTY\$W_WB_SIZE TTY\$B_WB_TYPE TTY\$B_WB_FIPL	FIPL	TYPE	SIZE OF BLOCK	
TTY\$L_WB_NEXT	Address of start of data			
TTY\$L_WB_END	Address of end of data			
TTY\$L_WB_IRP	0			

Figure 16-5 Layout of a Write Buffer Packet

While the driver is writing the message to the specified terminal(s), the process issuing the \$BRDCST call is placed in an RSN\$ BRKTHRU wait state. As soon as BRD\$W_REFC goes to zero, indicating all of the broadcast messages have been sent to the specified terminal(s), the process is removed from the wait state, the BRD is deallocated, and the system service completes.

16.7 INFORMATIONAL SERVICES

Application programs frequently require information about particular devices on the system. VMS allows a user to obtain specific information about a particular device using one of several system services (\$QIO, \$GETDEV, \$GETCHN). The information obtained may be either common to all the devices on the system (device independent), or specific to a particular device type (device dependent).

16.7.1 Device-Independent Information

Device-independent information refers to information that is present for each device on the system (such as the device unit number, device characteristics, and the device type). It is obtained by reading fields in the UCB that have the same interpretation for all devices on the system.

16.7.1.1 Get Channel/Device Information - Two system services (\$GETDEV and \$GETCHN, located in SYSGETDEV) are provided to return device-independent information about a device in a user-supplied buffer (see the VAX/VMS System Services Reference Manual for a listing of the fields returned).

Two sets of information are optionally returned, called the primary device characteristics and the secondary device characteristics. These two sets of characteristics are identical unless one of the following conditions holds.

- The device has an associated mailbox (nonzero entry in UCB\$L_AMB), in which case the primary characteristics are those of the device, and the secondary characteristics are those of the associated mailbox.
- The device is spooled (DEV\$V_SPL is set in UCB\$L_DEVCHAR), in which case the primary characteristics are those of the intermediate device, and the secondary characteristics are those of the spooled device.
- If the device represents a logical link in a network, the secondary characteristics contain information about the link.

EXE\$GETDEV and EXE\$GETCHN differ only in how they initially find the desired device's UCB address. In the \$GETCHN case, the CCB\$L_UCB field for the CCB identified by the CHAN argument is used. In the \$GETDEV case, routine IOC\$SEARCHDEV is called to find the UCB address from the DEVNAM argument. Once the UCB address is found, the device-independent information is copied from the primary UCB to the user buffer (if a primary buffer was specified). After that, the device-dependent information is copied from the secondary UCB (located by UCB\$L_AMB in the primary UCB, or, if that value is 0, the primary UCB is again used) into the user buffer (if a secondary buffer was specified).

16.7.2 Device-Dependent Information

Device-dependent information refers to information that is present for a particular device type on the system, but not for every device on the system. (For example, a unit control block for a card reader indicates whether that card reader is translating cards according to the 026 keypunch code or the 029 keypunch code.)

Device-dependent information can be made available to a user process by placing that information into the high order longword of the I/O status block for a \$QIO request. The information is placed there by the driver (by placing that information in Rl before issuing the REQCOM macro to complete the I/O request), and can be anything the driver writer feels is appropriate for a particular \$QIO function code. That is, the information placed there can take on different meanings for different function codes.

Often, device drivers support special function codes that only return device-dependent information in the high order longword of the I/O status block, and that do not initiate any device activity. The function codes most frequently used in this way are IO\$_SENSEMODE and IO\$_SENSECHAR. For example, the magtape driver responds to the IO\$_SENSEMODE \$QIO by returning the tape characteristics in the I/O

status block. Corresponding IO\$_SETMODE and IO\$_SETCHAR function codes are also usually provided so that the user can change the device mode or characteristics if the current ones are not acceptable.

In addition, the \$GETCHN and \$GETDEV system services return in the user's buffer a device-dependent field (UCB\$L_DEVDEPEND), which can be used for different purposes by different devices. The VAX/VMS I/O User's Guide contains complete descriptions of how the information in that field should be interpreted for every supported device type. That manual also contains a detailed explanation of what information is returned by the IO\$_SENSEMODE and IO\$_SENSECHAR \$QIOs for each device that supports those function codes.

PART VI

PROCESS CREATION AND DELETION

... for dust you are and unto dust you shall return.

Genesis 3,19

CHAPTER 17

PROCESS CREATION

The creation of a new process requires the cooperation of several pieces of the executive.

- Creation begins in the context of an existing process that executes a Create Process system service call.
- The initial scheduling state of the new process is COMO (computable but outswapped) in a special swap image in SYS.EXE called Shell and so further execution is suppressed until the Swapper moves the new process into the balance set.
- The final steps of process initialization take place in the context of the new process in a routine called PROCSTRT.

Table 17-1 summarizes the pieces of process creation that take place in the context of each of the three processes that are involved.

17.1 CREATE PROCESS SYSTEM SERVICE

The Create Process system service establishes the parameters of the new process. Some of these parameters are passed to the service by the caller. Others are taken from the context of the caller; from the PCB, the process header, the job information block (JIB), or from the control region (Figure 17-1). Those parameters that belong in the PCB or the JIB of the new process can be placed there by the Create Process system service. Those parameters that belong either in the process header or in the control region of the new process must be stored in a temporary structure until the new process comes into existence and has a virtual address space and process header that can be accessed. The Process Quota Block (PQB) serves the purpose of this temporary data structure. Its contents are listed in Table 17-2.

17.1.1 Control Flow of Create Process

The Create Process system service allocates a PCB, a JIB (detached process creation only), and a PQB and fills these three structures with the implicit and explicit parameters passed to it. A list of operations performed by the service is listed here.

 If the UIC argument is present, this indicates that the new process will be a detached process. The creator must have DETACH privilege in order for the service to succeed.

Table 17-1

Parts of Process Creation That Occur in Different Process Contexts

- The Create Process system service, executing in the context of the creator, performs the following steps.
 - a. It makes privilege and quota checks.
 - b. It loads the PCB, possibly the JIB if creating a detached process, and the process quota block with explicit SYS\$CREPRC arguments and implicit parameters taken from the context of the creator.
 - c. It places the new process into the scheduler's data base.
- The following steps are performed in the context of the swapper process.
 - a. The swapper inswaps the template process context from SHELL, a portion of the executive image SYS.EXE.
 - b. The process header is built according to the values of SYSBOOT parameters for this configuration.
- The following steps are performed in the context of the newly created process.
 - a. The arguments from the PQB are moved to their proper places in the process header and Pl space.
 - b. The image activator is called to activate the image.
 - c. The image is called at its entry point.
- A PCB and PQB are allocated from nonpaged pool.
- 3. If a detached process is being created, a JIB must be allocated from nonpaged pool. The JIB pointer (PCB\$L_JIB) in the new PCB points to the newly allocated JIB and the information fields (all but the 12 bytes of header) are cleared.

If a subprocess is being created, the JIB pointer in the PCB points to the JIB of the creator (which is actually the JIB of the master process of the job.) The relationship between the JIB and the PCBs of several processes in the same job is pictured in Figure 17-2. The process count field (in the JIB) is incremented and checked to see that it is still within limits.

Note that the PRCCNT fields within each PCB (PCB\$W_PRCCNT) count the number of subprocesses created by that process. The PRCCNT field within the JIB (JIB\$W_PRCCNT) counts the total number of subprocesses in the job and must be less than or equal to the contents of JIB\$W_PRCLIM.




Figure 17-1 Sample Movement of Parameters in Process Creation

- 4. Several fields in the PCB are initialized to nonzero values.
 - a. The AST queue is set up as empty.
 - b. ASTs are enabled for all access modes.
 - c. The pointer to the Access Rights Block is initialized to point to the PCB\$Q PRIV field of the PCB.

The Access Rights Block is currently located within the PCB (Figure D-2). However, routines such as ACPs and device drivers that wish to check a process's access rights use the ARB pointer to locate the privilege mask and UIC so that, if the ARB becomes an independent structure in a future release of VAX/VMS, those programs will continue to work without modification.

- d. The unit number of a termination mailbox is filled in. A unit number of zero will indicate to the process deletion routine that no termination message is to be sent back to the creator.
- e. The process page count is initialized to the count of pages in the SHELL process.

Table 17-2
Contents of the Process Quota Block

Item	Size (Bytes)
Privilege Mask	8
Size of PQB	2
Type Code	1
Status Flags	1
Image Name	64
Equivalence Name for SYS\$ERROR	64
Equivalence Name for SYS\$INPUT	64
Equivalence Name for SYS\$OUTPUT	64
Equivalence Name for SYS\$DISK	64
AST Limit	4
Buffered I/O Limit	4
Buffered I/O Byte Limit (NOT USED)	4
CPU Time Limit	4
Direct I/O Limit	4
Open File Limit (NOT USED)	4
Paging File Quota (NOT USED)	4
Subprocess Limit (NOT USED)	4
Timer Queue Entry Limit (NOT USED)	4
Working Set Quota (Limit)	4
Working Set Default	4
Username for Subprocess	12
Account Name for Subprocess	8
Default Directory String	32




Figure 17-2 Relationship Between JIB and PCBs of Several Processes in the Same Job

- 5. The process name is loaded into the PCB.
- 6. The process privileges of the new process are determined and loaded into the PQB. If no privilege argument is present, the current privileges of the creator are used. (Table 18-1 summarizes the various privilege masks associated with a process.)

If a privilege argument is present and the creator has SETPRV privilege, then the privilege argument is used with no modification.

If a privilege argument is present and the creator does not have SETPRV privilege, then the privileges passed to the new process are the logical AND of the privileges of the creator and the privileges specified in the argument to Create Process.

7. The software priority of the new process is determined and loaded into the PCB in both the base priority field and the current priority field. (Because this argument is passed by value, it is always present, with a default value determined by the treatment of missing arguments by the language processor.) If the creator has ALTPRI privilege, the priority specified in the argument list is used.

If the creator does not have ALTPRI privilege, the smaller of his base priority and the priority in the argument list will be used.

8. The UIC of the new process is determined and loaded into the PCB. If a UIC argument is present, the new process is a detached process and the argument is its UIC.

If a UIC argument is not present, then the new process is a subprocess. The UIC of the creator is used. In addition, the PID of the creator is put into the PCB\$L_OWNER field of the PCB of the new process. This will indicate to the process deletion routine that this is a subprocess for which special action must be taken.

- 9. A check is made to insure that the process name is unique within the group. This is done by examining the process name fields of all PCBs in the system with the same group number. Recall that a process can only refer to another process by name (Wake, Suspend, Resume, Delete, and so on) if the target process is in the same group.
- 10. Several text strings are loaded into the PQB. The image name and the equivalence names for SYS\$INPUT, SYS\$OUTPUT, and SYS\$ERROR are taken from the argument list to Create Process. The equivalence name for SYS\$DISK is obtained from the Translate Logical Name system service. The user name, account name, and default directory string are obtained from the control region of the creator.
- 11. The status flags for the new process are extracted from the Create Process argument list and set in the PCB\$L_STS field in the new PCB. Some of these flags require privilege (Table 17-3). The privilege mask that is checked is that of the new process.
- 12. The quotas are determined for the new process and loaded into the PQB. The next section describes the several steps taken to determine the quota list for the new process.

At this point, the PCB and PQB have been loaded and the process is ready to be activated. This simply means that the PCB will be inserted into the scheduler's data base.

13. The address of the PQB is stored in the PCB (Figure 17-1) in the PCB\$L_PQB field. The PQB pointer uses the same longword as the event flag wait mask field, PCB\$L_EFWM. This field is available because the process can not yet be waiting for any event flags.

Table 17-3

Flags in the Status Longword in PCB (PCB\$L_STS)

That Can Be Set at Process Creation

Flag in PCB\$L_STS	Bit Number in \$CREPRC Argument	Meaning (if Set)	Privilege Required
PCB\$V_SSRWAIT	0	Disable System Service Resource Wait Mode	None
PCB\$V_SSFEXCU	1	Enable System Service Exceptions for User Access Mode	None
PCB\$V_PSWAPM	2	Inhibit Process Swapping	PSWAPM
PCB\$V_NOACNT	3	Suppress Accounting	NOACNT
PCB\$V_BATCH	4	Batch (noninteractive) process	None
PCB\$V_HIBER	5	Hibernate Process Before Calling Image	None
PCB\$V_LOGIN	6	Login Without Reading the Authorization File	DETACH
PCB\$V_NETWRK	7	Process Is a Network Connect Object	NETMBX

- 14. IPL is raised to IPL\$_SYNCH (IPL 7) to prevent multiple accesses to the scheduler's data base. The PCB vector (pictured in Figure 17-3 and described in Section 17.1.3) is searched for an empty slot.
- 15. If the maximum process count has been exceeded (contents of SCH\$GW PROCCNT would be larger than SCH\$GW PROCLIM) or if no swap slot is available (contents of SWP\$GL_SLOTCNT have gone to zero), then the creation is aborted. Otherwise, a process ID is fabricated (Section 17.1.4) and put into the PCB of the new process.
- 16. The PCB address is loaded into the slot in the PCB vector that was located in step 14. If a detached process is being created, its PID is loaded into the master PID field of the JIB (JIB\$L MPID).
- 17. The scheduler is called to make this process executable (and outswapped). A boost of 6 will be given to the base priority. It is this boosted priority that will determine when the new process is swapped in from SHELL.
- 18. If a subprocess is being created, the count of subprocesses owned by the creator (stored in field PCB\$W_PRCCNT) is incremented at this point. In addition, if the creator has a nonzero CPU time limit (CPU time limit in effect), the amount of CPU time passed to the new process is deducted from the creator.
- 19. Finally, the PID of the new process is returned to the creator (if requested), IPL is restored to allow system event reporting, and control is passed back to the caller.




Figure 17-3 Sample PCB Vector

17.1.2 Establishing Quotas for the New Process

There are two tables in the executive that are used by Create Process when the quotas are set up for the new process. Each quota or limit in the system has an entry in both the minimum table and the default table. The contents of the minimum table are determined by the SYSBOOT parameters whose names are of the form PQL_Mquota while the contents of the default table are of the form PQL_Dquota. The logic that determines the value for each quota or limit that is passed to the new process follows.

- The default values for each quota are put into the PQB as assumed initial values.
- Each quota that is included in the argument list to Create Process replaces the default value in the list.
- 3. Each quota is forced to at least its minimum value.

- 4. A check is made to insure that the creator possesses sufficient quota to cover what it is giving to the new process. This check is performed in the following way.
 - a. If a detached process is being created, then no check is performed. Pooled quotas are placed directly into the newly allocated JIB.
 - b. If a subprocess is being created and the quota is neither pooled nor deductible, then the subprocess quota must be smaller than or equal to the creator's quota.
 - c. Pooled quotas require no special action when a subprocess is being created because they already reside in the JIB, a structure that is shared by all processes in the job (Figure 17-2).
 - d. If a subprocess is being created and the quota is a deductible quota (the only deductible quota that is currently implemented is CPU time), then the creator must retain at least the minimum value for this quota after what it is giving away has been subtracted.

Table 17-4 lists the quotas that are passed to a new process when it is created, whether each quota is deductible or pooled, and where the limit is stored in the context of the new process. Further discussion of quotas can be found in the <u>VAX/VMS System Manager's Guide</u> and in the <u>VAX/VMS System Services Reference Manual</u>.

5. Those quotas and working values that belong in the PCB (Table 17-4) are placed there.

17.1.3 The PCB Vector

When the system is initialized, an array of MAXPROCESSCNT longwords is allocated from nonpaged dynamic memory. This array will be used to locate the PCB of each process in the system at any given time. The first two entries in the table point to the PCBs of the null process and the swapper process respectively. All other entries in the table initially point to the PCB of the null process. The indication of an empty slot in this table is an entry that points to the PCB of the null process but has nonzero index. (The entry that locates the PCB of the null process that has an index of zero is the "real" pointer.) The scan for an empty slot begins at the bottom of the table so that those system processes that are created as a part of system initialization will have their PCB pointers located near the bottom of the table. An example of the contents of this table is shown on Figure 17-3.

17.1.4 Fabrication of Process IDs

The index into the PCB vector that locates the PCB of a process forms the low order 16 bits of the process ID. The high order 16 bits are taken from another array (of words) allocated from nonpaged pool at system initialization time. This array of sequence numbers (initially set to zero) is used as a consistency check to determine that a number alleged to be a process ID corresponds to a real process in the system.

Table 17-4
Storage Areas for Process Quotas

	Quota/Limit Name	Location of Active Count	Location of Process Limit	Count/Limit Stored by (Note 1)
Nondeductible Quotas	AST Limit Buffered I/O Limit Direct I/O Limit Working Set Quota Working Set Default	PCB\$W_ASTCNT PCB\$W_BIOCNT PCB\$W_DIOCNT Note 2 Note 2	PHD\$W_ASTLM PCB\$W_BIOLM PCB\$W_DIOLM PHD\$W_WSQUOTA PHD\$W_DFWSCNT	C/P C/C C/C /P /P
Deductible Quotas	CPU Time Limit	PHD\$L_CPUTIM	PHD\$L_CPULIM	Note 3/P
Pooled Quotas (Shared by all processes in the same job)	Buffered I/O Byte Limit Open File Limit Page File Page Limit Subprocess Limit Timer Queue Entry Limit	JIB\$L_BYTCNT JIB\$W_FILCNT JIB\$L_PGFLCNT JIB\$W_PRCCNT JIB\$W_TQCNT	JIB\$L_BYTLM JIB\$W_FILLM JIB\$L_PGFLQUOTA JIB\$W_PRCLIM JIB\$W_TQLM	Note 4 Note 4 Note 4 Note 4 Note 4

With the exception of CPU time limit and subprocess count, all active counts start at their process limit values and decrement to zero. An active count of zero indicates no quota remaining. An active count equal to the corresponding process limit indicates no outstanding requests.

- (1) The slash (/) separates the count from the limit.
 - C/ indicates that the count value is stored by the Create Process system service.
 - /C indicates that the limit value is stored by the Create Process system service.
 - /P indicates that the limit value is stored by PROCSTRT.
- (2) Working Set List quotas are handled differently from other quotas (Chapter 12).
- (3) CPU Time starts at zero and increments for each clock tick that the process is current. If limit checking is in effect (CPULIM nonzero), then CPUTIM may not exceed CPULIM.
- (4) The contents of the JIB are loaded by Create Process when a detached process is created. Subprocess creation uses an existing JIB.

When an empty slot in the PCB vector is located, the corresponding entry in the sequence vector (Figure 17-4) is incremented and used as the high order 16 bits of the process ID. Sequence numbers cycle to 0 after reaching 32767. This means that process IDs are always positive. This is done to allow a special form of I/O completion. The I/O postprocessing interrupt service routine interprets a negative PID in the IRP\$L_PID field of an I/O request packet as the (system virtual) address of an internal I/O completion routine.

When a process is later referred to by process ID, the validity of the PID can be checked by using the low 16 bits as an index into the sequence vector and comparing the value found there with the high order 16 bits of the PID. With this scheme, a second check must also be made. The corresponding entry in the PCB vector must be compared to the PCB address of the null process to check whether the old process has gone away but the slot not yet reused.




Figure 17-4 Fabrication of Process IDs

The two conceptual checks described in the previous paragraph are actually performed in one step (in routine EXE\$NAMPID) by using the low order 16 bits of the PID as an index into the PCB vector and comparing the PID in the PCB pointed to by the indexed vector element with the PID that is being checked. If the process specified has been deleted (PCB vector now points to PCB of null process) but the slot has not yet been reused (sequence number not yet incremented), the sequence number array element will match the high-order word in the process ID but the full 32-bit PIDs will not match.

For example, suppose a process has been deleted but its PCB vector slot has not yet been reused. Then the contents of the sequence array element matches the high order word of the process ID. But the indexed PCB pointer locates the PCB of the null process, which has a process ID of 10000 and does not match the value of the PID in question. If, on the other hand, the slot has been reused, then the low-order word of the process ID, the process index, agrees with the low-order word of the process ID. However, the high-order word in the PCB (or the contents of the sequence array element) is one larger than the sequence number field in the original process ID. Again, no match occurs.

17.2 THE SHELL PROCESS

A process comes into existence in the scheduling state COMO, computable but outswapped. However, the swap image of a newly created process does not reside in the swap file. Instead, a special swap image exists at the end of the executive image file SYS\$SYSTEM:SYS.EXE (Figure 17-5). This image contains a minimal process header and Pl space. The actual contents of the swap image found in Shell are listed in Table 17-5.




Figure 17-5 Location of Shell Process in the Executive Image File

Table 17-5

Contents of the Initial Swap Image in the Shell Process

Item	Size	Permanently Locked in Working Set?	Page No. in SHELL	Is Page Read from SHELL by SWAPPER Process?
Process Header (Fixed + WSL + PST)	Note 1	Yes	1	Yes, 1 Page only
Pl Page Table Pages	2	Yes	2,3	Yes, 2 Pages
Pl Pointer Page	1	Yes	4	Yes, 1 Page
Process I/O Segment	1	No	5	Yes, 1 Page
Process Allocation Region	1	No	6	Yes, 1 Page
Kernel Stack	3	Yes	7,8	Yes, First 2 Pages
Rest of Process Header	Note 1	Yes	_	No
Page Table Page Arrays	Note 2	Yes	-	No
TOTALS	Note 3	Note 4		8

- (1) The size of the top of the process header depends on the values of several SYSBOOT parameters. See Appendix E for details on how the size the process header is calculated by SYSBOOT.
- (2) There are eight bytes per process header page in these arrays. See Appendix E for details.
- (3) There are six Pl pages, two Pl page table pages, and a variable number of process header pages (notes 1 and 2) that contribute to SHELL.
- (4) The number of permanently locked pages is the result in Note $\,$ 3 minus the two nonpermanent pages.

17.2.1 Inswap from SHELL

At system initialization time, INIT fills in fields in the first swap file table entry so that the portion of the executive image that contains SHELL looks like a swap file. Swap file table entry zero (Chapter 14) contains the correct window pointer to locate this part of the executive on disk. A newly created process has a zero in its PCB\$L_WSSWP field indicating swap file zero and virtual block number zero.

The selection of a newly created process for inswap and the actual inswap operation are performed by the swapper in exactly the same fashion as an inswap of a previously outswapped process from a regular swap file. Shell was constructed when the executive image SYS.EXE was linked to look exactly like an outswapped process. However, a process header cannot be entirely configured without taking into account several SYSBOOT parameters.

17.2.2 Configuration of the Process Header

To accomplish the final configuration of the process header, the swapper makes one check (after the process has been read in but before the working set is rebuilt) to determine whether this is an inswap from SHELL. If it is, a special subroutine is called to configure the process header before the final operations of inswap are completed.

This routine, a subroutine of the swapper, does not execute very often, only as part of the creation of a new process. To avoid using up space in the resident executive, the routine is put into some of the pages that are read in from SHELL. Recall from Chapter 14 that the swapper's pseudo page table (as far as the I/O system is concerned) is also its PO page table (as far as address translation routines are concerned). This special subroutine executes in PO addresses in the context of the swapper process. When the new process page tables are set up, the physical pages that contain this code will become the kernel stack.

The details that this special subroutine must attend to are listed here.

- 1. Pages that are a part of Shell (and also permanently locked into the working set) but are not read in from the copy of Shell in the executive image are filled with zeroes. These pages are all but the first page of the beginning of the process header, one page of the kernel stack, and the page table page arrays (Table 17-5). None of the information that will be put in these pages was assembled into the executive image. Their contents are determined dynamically.
- 2. The system page table entries that map the fixed portion of the process header, the working set list, and the process section table are temporarily mapped so that this routine may access them. The initial contents of each SPTE are simply the contents of the swapper's I/O page table (Figure 11-24).
- The system page table entries that map the empty pages of the process header (used for working set list expansion, Chapter 11) are left as no access pages. The system page table entries that map the page table page arrays in the process header (Chapter 11, Chapter 14) are also temporarily mapped so that this routine may access them.
- 4. The translation buffer is invalidated.
- 5. The balance slot index is stored in the process header. This number is supplied to SHELL by the swapper, who records the number of the slot that has just been filled.
- 6. The SYSBOOT parameters that determine the default page fault cluster size, the default page file index, and the default page table page fault cluster size are stored in the process header.
- 7. The index to the beginning of the working set list (PHD\$W_WSLIST) and the pointer to the end of the process section table (PHD\$L_PSTBASOFF) are calculated and stored.
- 8. The pointers to the four arrays in the page table page array portion of the process header (Figure 11-8) are calculated and stored. The page table page arrays (that count valid and locked pages in each page of page table entries) are initialized to -1, indicating no valid or locked pages. The next to last page table page in Pl space has its entries corrected to reflect four locked pages and six valid pages. The four locked pages are the Pl pointer page and three pages of kernel stack. The two pages that are valid but not locked are one page of process allocation region and one page of process I/O segment.

- 9. The four counters in the fixed portion of the header that count locked pages, valid pages, active page table pages, and those PTEs with nonzero entries (Figure 11-8) are initialized to the number of active Pl page table entries. There are two such pages for Version 2.0 of VAX/VMS.
- 10. Three working set list pointers (WSLOCK, WSDYN, WSNEXT) are adjusted from their initial values assembled into SHELL to reflect the additional pages from the top of the process header that are a permanent part of the working set. The working set list entries for the two pages that are valid but not locked (step 8) are slid down to make room for the WSLEs for the process header pages.
- 11. The pages that comprise the top of the process header (fixed portion, working set list, process section table, and page table page arrays) are added to the process working set list. In addition, the PFN arrays for the physical pages that are mapped are updated to indicate that these pages are page table pages (TYPE array), active (STATE array), and in the process working set (WSLX array).
- 12. The system page table entries that map the process page table entries are initialized to demand zero pages. The two Pl page table pages that are a permanent part of the working set are added to the working set list. The PFN arrays for the physical pages that they are mapped to are updated as in step ll. Finally, the system page table entries that map these Pl page table pages are set up so that these pages are accessible.
- 13. The offsets from the beginning of the process header to the beginning of the PO page table and the end of the Pl page table are calculated, reflecting the size of the beginning of the process header (Chapter 11, Appendix E). The address of the first free virtual address in Pl space (stored in the process header at offset PHD\$L FREPIVA) and the contents of the copy of the Pl length register (stored in the hardware PCB in the process header) are also adjusted to reflect the size of the process header, which is mapped into Pl space.
- 14. The swapper I/O page table (Figure 11-24) is adjusted to reflect the current state of the working set list. The address of the Pl window to the top of the process header is calculated and stored in location CTL\$GL_PHD. (Although the swapper is the current process, it is able to access the Pl address of the newly created process because its pages are mapped as swapper PO addresses as a part of the swapper I/O page table.) When control is passed back to the swapper, the completion of the inswap operation will reflect the correct state of the working set list and the location of the Pl window to the process header.
- 15. The process header is marked resident (in field PCB\$V_PHDRES in PCB\$L_STS).
- 16. The WSQUOTA and WSAUTH pointers are initialized to the value of the SYSBOOT parameter WSMAX. The WSFLUID counter is initialized to the value of the SYSBOOT parameter MINWSCNT. The end of the working set list (WSLAST) and the default count (DFWSCNT) initially reflect the value of the SYSBOOT parameter PQL DWSDEFAULT.

17. Finally, the PO and Pl base registers are adjusted to reflect the virtual address of the process header. The calculations in step 13 adjusted the values of these two registers relative to the beginning of the process header. After this final step, the copies of these two registers contain the virtual addresses of the the beginning of the PO and Pl page tables, exactly what is required for address translation.

The special subroutine in SHELL returns control to the swapper's main inswap routine where the final steps of the inswap operation are completed. The operation of the swapper process is described in Chapter 14.

17.3 PROCESS CREATION IN THE CONTEXT OF THE NEW PROCESS

The final steps of process creation take place in the context of the newly created process. SHELL contains an initial hardware context for the process. In particular, the saved PC in the hardware PCB is the address of a routine called EXE\$PROCSTRT. The saved PSL indicates kernel mode at IPL 2. Thus, the first code that executes in the context of a newly created process is the same for every process in the system.

17.3.1 Operation of PROCSTRT

By the time that PROCSTRT executes, the PCB and the process header have been properly configured. In addition, all information passed from the creator that belongs in the PCB has already been put there. PROCSTRT must take the information that is temporarily located in the Process Quota Block and put it into its proper places in the process header and in Pl space (Figure 17-6). PROCSTRT then prepares for execution the image whose name was passed by the creator and calls that image.

The steps that are performed by PROCSTRT are listed here. PROCSTRT begins execution in kernel mode at IPL 2 to prevent process deletion until the PQB has been deallocated.

- The address of the RMS dispatcher and the address of the base of the control region (the address of the P1 map to the process header, the part of P1 space that is at the lowest virtual address) are put into the P1 pointer page.
- 2. The Pl space vectors for user-written system services and per-process or image-specific messages are initialized to point to RSB instructions. (The use of these vectors in dispatching to user-written system services is discussed in Chapter 3.)
- 3. The account name, user name, and default directory string are taken from the PQB and put into their proper places in Pl space.
- 4. Those quotas that are stored in the process header (currently only CPU time limit and AST limit) are moved from the PQB to their proper places in the process header (Table 17-4).




Figure 17-6 Removal of Process Parameters from Process Quota Block

- 5. The working set list pointers are initialized to reflect the quotas passed from the creator (after minimization with the system-wide working set maximum).
- 6. The process privilege mask is loaded into the first quadword of the process header (the working privilege mask), the permanent privilege mask (at location CTL\$GQ_PROCPRIV in the Pl pointer page), and the authorized privilege mask (in field PHD\$Q_AUTHPRIV). The use of each of these privilege masks is described in Chapter 18.
- 7. At this point, the entire PQB is copied to the stack and the PQB deallocated to nonpaged pool. This step is taken to give back dynamic memory as quickly as possible, particularly before the time-consuming process of logical name creation.
- 8. The login time is saved.

9. Once the PQB has been deallocated, IPL can be lowered to zero, allowing the process to be deleted. By keeping IPL at 2 until the PQB has been given up, the need for special case code in Delete Process is avoided. There is no need to check in Delete Process whether the process being deleted is only partially created and still owns a Process Quota Block from nonpaged pool.

Another more philosophical interpretation is that at this point in the creation of a process, we finally have something that is capable of being deleted, a full fledged process.

10. Logical names are created for SYS\$INPUT, SYS\$OUTPUT, SYS\$ERROR, TT, and SYS\$DISK. The image name is moved to the image header buffer for subsequent use by the image activator. The PQB copy is removed from the stack.

At this point, PROCSTRT has moved all the information from the creator to the context of the new process. It is now ready to activate the image that will execute in the context of the new process. It performs the following steps to accomplish this.

- 11. Access mode is changed to executive by fabricating a PSL on the stack and executing an REI instruction. The execution of an REI instruction is the only way to get to an outer (less privileged) access mode.
- 12. The image activator is called to set up the page tables and perform the other steps necessary to activate the image. Image activation is described in the next chapter.
- 13. An executive mode termination handler is declared that will call RMS\$RUNDWN for each open file. This handler will be invoked when SYS\$EXIT is called from executive access mode, which will usually happen when the process is deleted.
- 14. Access mode is changed to user by fabricating a PSL on the stack and executing an REI instruction.
- 15. The frame pointer (FP) is cleared. This guarantees that the search of the stack for a condition handler by the exception dispatcher will terminate (Chapter 2).
- 16. An initial call frame is set up on the stack by executing a CALLG instruction inline.

CALLG (AP),B^{15\$}

15\$: .WORD 0 ;Entry Mask next instruction

The address of a catch all condition handler is established in this frame and also in the last chance exception vector for user mode. The purpose and action of this handler are discussed in the next section.

17. An argument list that is nearly identical to the one used by one of the command language interpreters (Chapter 20) is built on the stack. This argument list allows an image to execute with no concern over whether it was activated from PROCSTRT or from a CLI. The address of a dummy CLI call back

routine is put into this argument list and also in location CTL\$AL_CLICALBK. If an image that was activated from PROCSTRT attempts to communicate with a CLI (which does not exist), an error of CLI\$_INVREQTYP will be returned.

18. Finally, the image is called at its initial transfer address. If the image terminates with a RET (instead of calling SYS\$EXIT directly), PROCSTRT calls SYS\$EXIT itself. In general, there is no difference between an image terminating with a RET or with a call to SYS\$EXIT.

If the process was initially created with the hibernate flag, it is placed into hibernation before the image is called. When control is passed back to PROCSTRT following image termination, the hibernate flag is again checked. If no error occurred and the hibernate flag is set, the process is put back into the hibernate state.

In this instance, there is a difference between RET and SYS\$EXIT. If a process wishes to be put back to sleep for future awakenings, it must RET back to PROCSTRT rather than terminate with a call to SYS\$EXIT.

17.3.2 Catch All Condition Handler

This condition handler is established in the outermost call frame by PROCSTRT and by the command language interpreters before an image is called. Any condition that is resignalled (not properly handled) by other handlers (or unfielded because no other handlers have been established) will eventually be passed to this handler. The handler will issue a message using the SYS\$PUTMSG service and, depending on the severity level of the condition, force image exit.

The details of the catch all condition handler are listed here.

- If the condition is SS\$_SSFAIL, then system service failure exception mode is disabled to avoid an infinite looping situation.
- 2. If the exception was generated by a call to LIB\$SIGNAL, (that is, the exception did not pass through the module EXCEPTION in the executive), the argument list is adjusted to contain only those arguments passed to LIB\$SIGNAL and not the PC and PSL fabricated into the signal array by that procedure (Chapter 2).
- 3. SYS\$PUTMSG is called to write an error message to SYS\$OUTPUT (and to SYS\$ERROR if different from SYS\$OUTPUT). The service SYS\$PUTMSG is described in the VAX/VMS System Services Reference Manual and in the VAX-11 Run-Time Library Reference Manual. The internal operation of the Put Message system service is discussed in Chapter 27.

4. If this handler was called through the last chance vector (indicated by a depth of -3), or if the error level is severe or greater, then an exception summary is written to SYS\$OUTPUT by the routine EXE\$EXCMSG. This routine is described in Chapter 27.

In all other cases, the image is allowed to continue (by returning a status of $SS\$_CONTINUE$ to the exception dispatcher).

CHAPTER 18

IMAGE ACTIVATION AND TERMINATION

Before an image can execute, VMS must take several steps to prepare the image for execution. Process page tables and other data structures must be set up to locate the correct image file on disk. The capability of invoking a debugger must be included.

At image exit, termination handlers declared by the user or by VMS must be called. If the image is executing in a batch or interactive environment, all traces of the image must be eliminated so that the next image can begin execution with no side effects from the execution of the previous image.

18.1 IMAGE INITIATION

VMS contains no special code to read images into memory for initial execution. Instead, the paging mechanism that brings in pages from an image file on demand is used when an image initially executes as well as later on. In order for this scheme to work, the process page tables must be properly set up to reflect the state of all the pages in the image file. This set up is performed by the image activator.

The actual transfer of control to the image also takes place through VMS so that hooks can be inserted to allow later inclusion of either a debugger or the traceback facility. This path through VMS, called the debug bootstrap, always executes unless explicitly excluded at link time with a /NOTRACEBACK qualifier to the LINK command.

18.1.1 Image Activation

The module that contains the image activator (SYSIMGACT) is one of the largest modules in the executive. Although the concept of image activation is very simple, there are several alternate paths through the image activator that take into account the many special cases of image activation. Some of these case will be discussed explicitly. Others will only be mentioned in passing.

The types of image activation that will be discussed explicitly include:

 Activation of a "simple" image, one that contains no global sections.

This is an artificial separation from the next case, simply to illustrate the difference in calls to the image activator.

• Activation of an image that contains global sections.

Because almost every high level language processor includes library routines, this case includes every image except those written entirely in VAX-11 MACRO with no explicit sharing of global sections.

Initial activation of known images.

When the INSTALL utility executes to make privileged or shareable images known to the system, the image activator is called with a noactivate option, only preparing the image for later activation.

Later activation of known images.

The activation of images that have been installed is streamlined by the data structures that were created when the image was initially installed.

Activation of compatibility mode images.

When the image activator is asked to activate a compatibility mode image, it actually activates the RSX-11M AME and passes the compatibility mode image name to the AME for further processing.

There are several other options that the image activator must check for. These will only be mentioned in the specific parts of image activation where they cause special action to be taken. They include:

Image activation at system initialization time.

During initialization of the system, two image files must be opened without the support of either RMS or the disk ACP. These images are SYSINIT and the system disk ACP itself. The image activator calls the special code in the executive that performs the simpler ACP operations without actually using the ACP. These routines are briefly described along with the rest of system initialization in Chapters 21 and 22.

• Merged image activation.

This is the technique that the executive uses for mapping a debugger, the traceback handler, or a command language interpreter into an unused area of PO or Pl space. Rather than using the virtual address descriptors found in the image header of the merged image, the image activator simply uses the next available portion of PO or Pl space. The user stack and image I/O segment are not mapped for a merged image. The RMS initialization routines are not called either because an image is already executing and has RMS context that cannot be destroyed.

• P0-only images.

The linker can produce images that contain all temporary structures including the user stack and the I/O image I/O segment in PO space. The image activator must recognize this type of an image so that the two structures usually located in the lowest address portion of Pl space are correctly mapped.

P0-only images are used whenever it is necessary to extend the permanent part of the low address end of P1 space. For example, the SET MESSAGE command causes a P0-only image called SETPO.EXE to execute. This image maps the indicated message section into the low address end of P1 space and alters location CTL\$GL_CTLBASVA to reflect the new boundary between the temporary and permanent parts of P1 space. This last step is critical if the message section is to remain mapped when later images terminate.

Privileged shareable images.

These include privileged shareable sections used to implement user-written system services and the ability to add per-process or image-specific entries to the message facility.

 Images that do not reside on a random access mass storage device.

The image activator can activate images from sequential devices (magtape) and images that are located on another node of a network. An address space large enough to contain the entire image is first created. The image is then copied into this address space. This causes all image pages, including read-only pages, to be set up as writable, and destined for the page file when they are removed from physical memory.

18.1.1. Implementation of the Image Activator - The image activator is implemented as a system service, although it is not meant to be called directly by users. The reason for this form of implementation is that the image activator will be indirectly called by users, both through a CLI when running an image with some command, and through the INSTALL utility, when the system manager or some other privileged user is installing privileged or shareable images.

Thus, the image activator has its own slot in the system service vector area and is implemented as a procedure. There are seven arguments that can be passed to the image activator. They are:

name String descriptor of image that is being activated

dflnam String descriptor for default filename

hdrbuf Address of 512 byte buffer in which the image header and image file descriptor are returned. The first two longwords in the buffer are the addresses (within the buffer) of the image header and the image file descriptor respectively.

	possible options are:			
	Bit	Meaning		
	0	NOACT, set if not activating the image. This flag is used by the INSTALL utility to complete the installation of known file entries.		
	1	WRITABLE, set if image is supposed to be writable.		
	2	SHAREABLE, set if the image is a shareable image that is being activated as a piece of an executable image. This flag is only used in a recursive call to the image activator.		
	3	PRIVILEGE, set if executable image has amplified privileges. This flag requires that the shareable image that is being activated be installed as a known file. It also requires that the SHAREABLE bit be set.		
	4	MERGE, set if merging one executable image into the address space of another. The setting of this bit causes the user stack, the image I/O segment, and the privilege amplification to be ignored. This bit must be set if the image activator is called from user mode.		
	5	EXPREG, set if the inadr argument (see next item) does not give an actual address range but merely indicates into which address space (PO space or Pl space) the image is to be mapped. This flag is only used during a merged image activation.		
inadr	address range This argument : address range	-longword array containing the virtual into which the image is to be mapped. is usually omitted, in which case the es designated by the image section the image header are used.		
retadr		-longword array to receive the starting dresses into which the image was actually		
ident		uadword containing the version number and ria for a shareable image.		
	The last three arguments for services that	arguments are similar to the input various other memory management system are described in Chapter 13.		

18.1.1.2 Overview of Image Activation - There are essentially two steps that the image activator performs each time that it activates an image. First, it opens the image file, which allows the system to perform all of its file protection checks. Then the image header is read and the image that is described there is mapped into the user's virtual address space. The most important contents of the image header are a series of image section descriptors, one for each section in the image. Each of these structures describes a portion of the image's virtual address space, and their contents will be used by the image activator as input parameters to other memory management system services. The overall structure of an image header is pictured in Figure 18-1. The general form of an image section descriptor is pictured in Figure 18-2.

18.1.1.3 Activation of an Image with No Global Sections - Most of the common operations that are performed by the image activator will be described in the activation of an image that does not contain any global sections. This section can be interpreted as the general flow through the image activator. Other forms of activation will be explicitly described in later sections but will be mentioned in this section when appropriate.

- 1. The image activator scratch area in Pl space is initialized.
- 2. The image file is opened as a process permanent file.
- 3. If the image is being activated from a sequential device (magtape or across a network), then the address range is created and the entire image read from the sequential file into virtual address space. All future page faults will be resolved from the page file.
- 4. The first block of the image header is read into memory. At this point, the check for a compatibility mode image is made. The contents of the last word of the first block of the image header indicate either an image produced by the VAX-11 Linker (-1) or an image produced by some other linker (0 or positive contents).

At present, only one type of compatibility mode image is supported. An image produced by the RSX-llM task builder has a zero in the code word and will cause the activation of SYS\$SYSTEM:RSX.EXE. Further details about the activation of a compatibility mode image are found in Section 18.1.1.7.

5. At this point, the image activator begins its most important work, the setting up of the process page tables to reflect the address space produced by the linker. It performs this work by reading each image section descriptor contained in the image header (Figure 18-2), determining the type of section that is being described, and calling the appropriate memory management system service to perform the actual mapping.




Figure 18-1 Contents of Image Header




Figure 18-2 General Form of Image Section Descriptor

a. The most common form of image section descriptor that occurs in a "simple" image describes a private section. This type of section may be either read-only or read/write, depending on the attributes of the program sections that made up each such image section. Initial page faults for each page in this type of section will be satisfied from the appropriate blocks in the image file.

When the image activator encounters an image section descriptor that describes a private section, it uses the contents of the image section descriptor as input arguments to the Create and Map (Private) Section system service (Figure 18-3). This results in a series of page table entries that are process section table indices. The number of PTEs is equal to the page count contained in the ISD. Notice that all of the PTEs index the same process section.

b. Another form of image section descriptor that may be found in an image is a demand zero section. The linker produces such a section whenever there are five (or some user-specified default number of) consecutive pages in the image file that contain all zeroes. The image file does not contain those pages, but merely an indication (in the ISD) that a certain range of virtual address space contains all zeroes.

When the image activator encounters such an image section descriptor, it uses the contents of the ISD as input arguments to the Create Virtual Address Space system service (Figure 18-4). This results in a series of page table entries that indicate demand zero pages. The number of PTEs is equal to the page count contained in the ISD. Note that one such section is the area in Pl space that contains the user stack. The linker differentiates this special demand zero section from others by a special code byte in the type designator in the ISD. The image activator puts off the mapping of the user stack until later in the activation.

- c. The third form of image section descriptor that the image activator may find indicates that a range of virtual address space is to be mapped to an existing global section. When the image activator encounters such an image section descriptor, it calls itself recursively, requesting that the global image file containing the requested global section be activated as a part of the activation of a normal executable image. The details of this activation will be described in the next section.
- 6. After the image activator has processed all the image section descriptors, it calls the Create Virtual Address Space system service to create the image I/O segment. The size of this area is determined by the special SYSBOOT parameter IMGIOCNT (default value of 32) but may be overridden with an

IOSEGMENT = n[,[NO]POBUFS]

entry in a linker options file. If a PO-only image is being activated, this area is located at the high address end of PO space with an Expand Region system service.




Figure 18-3 ISD and Page Table Entries for Process Private Section




Figure 18-4 ISD and Page Table Entries for Demand Zero Section

7. Finally, the address space that is to contain the user stack is created (with an Expand Region system service). The usual location of the user stack is at the low address end of P1 space, where the automatic stack expansion facility of the exception dispatcher can add user stack space as needed. The location of the user stack in P0-only images is at the high address end of the P0 image.

The default size of the user stack is 20 pages. This value can be overridden with an

STACK = n

entry in a linker options file.

- 8. The initial value of the user stack pointer is stored in the Pl space pointer page and loaded into the processor register PR\$ USP. This value will be loaded into general register 14 (SP) when an REI instruction returns the process to user mode, which usually occurs following the return from the image activator.
- 9. The privileges that will be in effect while this image is executing are calculated. The logical AND of the privilege mask found in the image header (currently enabling all privileges and so effectively unused) with the process permanent privilege mask (found at global location CTL\$GQ_PROCPRIV in the Pl pointer page) is then ORed with the privilege enhancements for a privileged known image. The result is loaded into the process privilege mask in the PCB (PCB\$Q_PRIV) and into two privilege masks in the process header, at offset PHD\$Q_PRIVMSK (the mask that is actually checked by other routines in the system) and at offset PHD\$Q_IMAGPRIV. The uses of the various privilege masks by the system is described Section 18.4.
- 10. A check is made to determine whether the image was linked with the system symbol table SYS\$SYSTEM:SYS.STB. If so, a check is made to determine that the version of the symbol table agrees with the currently running system version. If the version numbers disagree, CMKRNL and CMEXEC privileges are turned off in the current privilege mask. This prevents many different spurious errors that can occur if the outdated image were to execute.
- 11. At this point, the image activator has finished its work. It loads a final status into RO and returns to its caller (either PROCSTRT or a CLI) to allow the image itself to be called.
- 18.1.1.4 Activation of Image Containing Global Sections As mentioned in the previous section, when the image activator encounters an image section descriptor that describes a global section, it calls itself recursively, although a different image file is indicated on the recursive call and different flags are set.

The purpose of the recursive call is to prevent a nonprivileged user who has linked his image to a privileged shareable image from acquiring unauthorized privilege. Put simply, VMS does not trust the

image section descriptors that it finds in the user's image file because the user can put almost anything he pleases there.

The image activator would like to read the original image section descriptor that is found in the shareable image file, presumably protected from write access by nonprivileged users. The simplest way to accomplish this is to have the image activator call itself, which will result in the shareable image file being opened, but with an implicit protection check being performed for the current user.

When the image activator processes the image section descriptors for each section in the shareable image, it also maps each section into the user's address space with a Map Global Section system service (Figure 18-5). Any version checking (to insure that the installed shareable image is compatible with the shareable image that was linked into the user's executable image) is performed by the Map Global Section system service and not directly by the image activator.

One beneficial side effect of the recursive call to the image activator for shareable images is that they do not have to be installed. (In fact, the image activator only allows this option for read-only shareable images.) In the case that the requested global section does not exist, the image activator performs a Create and Map (Private) Section system service. In the case of an installed shareable image, a Create (But Do Not Map) Global Section system service was previously executed by the image activator as a part of the initial installation of a known shareable image.

18.1.1.5 Initial Activation of Known Image - Known images exist for two main purposes in VAX/VMS.

- Images that require enhanced privileges but must execute in nonprivileged process context (such as MOUNT, SET, and SHOW) must have some method for acquiring their elevated privileges before the image executes and restoring process privileges when the image terminates.
- Shareable images (especially those that include privileged sections and those that exist in shared memory) must also be made known to the system.

The INSTALL utility is used to request the initial activation of known images. It calls the image activator with the NOACTIVATE flag set, telling the image activator to go through the motions of image activation but not to actually alter the address space of the process in which INSTALL is executing.

The crucial step that the image activator performs when it first activates a known image is the creation of a data structure called a known file entry (Figure 18-6) in the known file entry list. On later opens of this file, RMS will return the address of this structure to the image activator, indicating that a known image is being activated.




Figure 18-5 ISD and Page Table Entries for Global Section




Figure 18-6 Format of Known File Entry

There is a third benefit to making images known to the system. Their activation may be facilitated by one of several options given when the image is installed.

- At the very least, the image activator saves the file ID and sequence number when it originally activates the image so that future opens may be by file ID rather than by filename.
- The image file can be installed /OPEN, which will leave the file opened. In this case, the actual OPEN call to RMS is essentially a null operation.
- 3. The /HEADER RESIDENT option can be specified to the INSTALL utility, which directs the image activator to keep the entire image header resident in paged dynamic memory. This saves the additional reads that are required to bring the header into memory each time that the image is activated.

18.1.1.6 Later Activation of Known Image - When a known image is activated, the image activator is informed by RMS, who places the address of the known file entry in the CTX field of the FAB. Of course, the open may have been eased by one of the options mentioned in the previous section.

The activation of a known image proceeds in much the same way as a regular image, although some of the work that the image activator must perform in the regular case can be avoided here. In particular, a known image that has its header resident can be activated more quickly because the I/O overhead can be avoided.

In any case, the image section descriptors must still be processed and the page table entries set up so that the image may execute. In addition, the image activator must update the usage statistics (Figure 18-6) for this known image.

18.1.1.7 Activation of Compatibility Mode Images — When the image activator determines that it is attempting to activat a compatibility mode image, it does a change of course and activates an AME that is designated by the code word in the last word of the first block of the image header. At the present time, there is only one form of compatibility mode image and one AME supported. The RSX-llM AME (SYS\$SYSTEM:RSX.EXE) will be activated whenever an image header contains a zero in the code word.

An AME is itself a native mode image that is responsible for mapping the compatibility mode image into the address range between 0 and 10000 (hex) (Figure 1-8), passing control to that image while turning on the compatibility mode bit (with an REI instruction), and fielding all compatibility mode and other exceptions generated by the compatibility mode image.

From the point of view of image activation, once the image activator determines that it is activating a compatibility mode image, it continues with activation, but activation of the AME and not the compatibility mode image. The name of the compatibility mode image is stored in the compatibility mode page (at global location CTL\$AG CMEDATA) in Pl space where it will be retrieved by the AME and mapped into the lowest 64K bytes of PO space.

18.1.2 Image Startup

After the page tables have been set up by the image activator, the image is called at its transfer address. Depending on how the image was linked, the initial transfer of control may be to a debugger, to a user-supplied initialization procedure, or to the user image itself.

18.1.2.1 Transfer Vector Array - In addition to the image section descriptors discussed in the previous section, the linker also includes a data structure called a transfer vector array in the image header. This array contains the user supplied transfer address and also the means for including a debugger or a traceback handler in the user image.

The format of the transfer vector array is pictured in Figure 18-7. If a debug transfer address is specified or implied, it appears first in the list. An image-specific initialization procedure, if specified, occurs next. The last entry in the list is the transfer address of the user image, either the argument of a .END directive for a VAX-11 MACRO program or the first statement of the main program written in a high level language. A fourth slot containing a zero is the end of list indication, no matter what options were passed to the linker.




Figure 18-7 Transfer Vector Array

The initialization transfer address is described in Appendix E of the $\underline{VAX-ll}$ Run-Time Library Reference Manual and will not be discussed here.

If the /DEBUG=filespec option is included as a qualifier to the LINK command, the linker places the transfer address found in filespec in the first element in the transfer vector array. If the /NOTRACEBACK option is included (and not overridden implicitly by including an explicit /DEBUG option), then there is no debug transfer address. In all other cases, the linker places the address of SYS\$IMGSTA (found in the system service vector area) in the first element of the transfer vector array.

18.1.2.2 Image Startup System Service - Unless explicitly suppressed (with the /NOTRACEBACK qualifier), all images execute the Image Startup system service, sometimes called the debugger bootstrap. This procedure examines the various link and CLI flags and determines whether to start the user image directly or map the debugger (specified by translating the logical name LIB\$DEBUG) into the user's PO space and transferring control to it.

In any case, a condition handler is established in the current call frame that will eventually gain control on signals that the user does not handle directly. One option that this handler can exercise is to map the traceback facility that will print a symbolic dump of the exception.

- Image Startup first purges the entire process working set of all PO and Pl pages. This has the effect of eliminating CLI pages and other parts of the address space that will not be needed by the image that is about to execute.
- The next step that Image Startup performs is a potential map of a debugger into PO space. This map will occur under two different conditions.
 - a. If the program was linked LINK/DEBUG and simply run (that is, not run with a RUN/NODEBUG command).
 - b. If the program was run with a RUN/DEBUG command, independent of whether the debugger was requested at link time.

The debugger will not be mapped if the image is run with a RUN/NODEBUG command or if the /DEBUG option was omitted from both the LINK command and the RUN command.

- 3. Finally, a condition handler is established in the current call frame, the argument list is altered to point to the next address in the transfer vector array, and control is passed to the next transfer address. This will be either the Run-Time Library procedure LIB\$INITIALIZE or the transfer address of the user image.
- 18.1.2.3 Exception Handler for Traceback The condition handler that was established before the image was called has two purposes.
 - It invokes a debugger if a DEBUG command is typed after an image is interrupted with a CTRL/Y.
 - It invokes the traceback handler to produce a symbolic stack dump if an unfielded condition occurs.

If a nonprivileged image is interrupted with a CTRL/Y, and a DEBUG command is executed, the DCL (or MCR) command interpreter generates a signal of the form SS\$ DEBUG. (Privileged images are simply rundown in response to a CTRL/Y.) Assuming that any handlers established by the image resignal the SS\$ DEBUG exception, this handler will eventually gain control. Its response to a SS\$ DEBUG signal is to map the debugger specified by the logical name LIB\$DEBUG (if it is not already mapped) and transfer control to it. Notice that an image that was neither linked nor run with the debugger can still be debugged (albeit without a debug symbol table) if the program reaches some ugly state such as an infinite loop.

The second purpose of this handler is to field any error conditions (where the severity level is WARNING, ERROR, or SEVERE) and pass them on to the traceback facility. This requires that the facility (denoted by the logical name LIB\$TRACE) be mapped into the user PO space. Any conditions that have a severity level of either NORMAL or INFO are resignalled, which implies that they will be handled by the catch all condition handler established by either PROCSTRT or the CLI that called the image.

18.2 IMAGE EXIT

When an image wishes to pass control back to VMS after it has completed its work, it calls SYS\$EXIT either directly or by returning to its caller (either PROCSTRT or some command language interpreter) who executes the call to SYS\$EXIT. The procedure SYS\$EXIT simply calls whatever termination handlers have been declared by the process and then deletes the process.

Termination handlers allow an image to perform image-specific cleanup operations before the image goes away. They also allow images to exert some control over whether and when they will terminate. The use of a supervisor mode termination handler by the VMS command language interpreters to prevent process deletion following image exit is discussed in Chapter 20.

18.2.1 Control Flow of the Exit System Service

The steps listed below show how the Exit system service, a procedure that executes in kernel mode, calls a succession of termination handlers for a given access mode and illustrates how termination handlers can be used to prevent image exit. The VAX/VMS System Services Reference Manual describes how termination handlers are declared and the argument list that will be passed to the handlers when they are called by the Exit system service.

- The final status of the image (the single argument to the Exit system service) is stored in the Pl pointer page for possible insertion by Delete Process into a termination mailbox. The force exit pending flag in the status longword (PCB\$L STS) in the PCB is cleared.
- 2. If SYS\$EXIT was called from kernel mode, then the process is simply deleted. If SYS\$EXIT was called from any other access mode, then the termination handler list (Figure 18-8) is searched for handlers that have been declared, beginning with the access mode of the caller and proceeding toward inner (more privileged) access modes.

3. Once a nonzero list pointer is found, access mode is raised (privilege lowered) with an REI and the last termination handler that was declared is called. When (if) that handler returns to SYS\$EXIT, the next handler in the list is called and so on until the list is exhausted.

SYS\$EXIT avoids an infinite loop by storing the list pointer in a register and clearing the list pointer itself. When this list pointer is next examined (step 4), the list will be empty.

4. Once all the termination handlers for a given access mode have been processed, SYS\$EXIT must get back to a more privileged access mode. It accomplishes this by calling itself. If none of the exit handlers in the list just processed have done anything extraordinary (such as declaring another termination handler), then the logic described in step 3 will find the list empty and proceed to the next inner access mode in its search for more termination handlers.

18.2.2 Example of Termination Handler List Processing

To illustrate the processing of termination handlers, suppose that a process has its termination handler lists set up as shown in Figure 18-8. When the image calls SYS\$EXIT from user mode, the following steps are taken.




Figure 18-8 Sample Termination Handler Lists

The termination handler list is searched beginning with user mode. A nonzero listhead is found, pointing to the termination handler control block for procedure C, the last termination handler declared for user mode.

- 2. This address is stored in RO and the listhead for user mode is cleared. Access mode is raised to user and procedure C is called. When C returns, procedure B and finally procedure A are called. When A returns, SYS\$EXIT determines that the list for user mode is exhausted (because its forward pointer contains a zero). SYS\$EXIT is called again from user mode.
- 3. As in step 1, the search for termination handlers begins with user mode but this list is now empty. The search continues to supervisor mode where the single termination handler D has been declared. The supervisor listhead is cleared, access mode is raised to supervisor, and procedure D is called. When D returns, SYS\$EXIT is again called, this time from supervisor mode.
- 4. Now the search for termination handlers begins with supervisor mode, whose list is empty. The list for executive mode contains two termination handlers, F and E, which will be called in turn from executive access mode. When they return, SYS\$EXIT will again be called, this time from executive access mode. The search that now begins with the executive mode listhead will fail and the process will be deleted.

The logic illustrated here shows how a process can prevent image termination through the use of termination handlers. For example, if any of the handlers called in supervisor mode were to declare a termination handler (for supervisor mode), the search that is begun after SYS\$EXIT is called from supervisor mode will locate the handler just declared that, when called, will declare another handler and so on ad infinitum. In fact, this is just the mechanism used by DCL and MCR to allow multiple images to execute, one after another, in the same process. This mechanism is discussed in more detail in Chapter 20.

Note that a termination handler that is declared later (which implies that it will be called earlier) can prevent previously declared handlers for the same access mode from even being called by simply issuing a call to SYS\$EXIT. In the example described above, procedure C could prevent termination handlers B and A from being called by calling SYS\$EXIT itself.

18.3 IMAGE AND PROCESS RUNDOWN

In an interactive or batch environment that allows multiple images to execute one after another, several steps must be taken to prevent a later image from inheriting either enhancements (such as elevated privileges) or degradations (such as a reduced working set) from a previous image. In addition, when a process is deleted, all traces of it must be eliminated from the system tables and all reusable resources returned to the system.

The procedure SYS\$RUNDWN accomplishes much of the work for both of these purposes. It distinguishes between image rundown and process rundown by its single input parameter, access mode. (This flexibility requires that SYS\$RUNDWN execute in kernel mode.) SYS\$RUNDWN is called with an argument of user by both DCL and MCR (Chapter 20) to clean up after an image that has just terminated and before the next image is activated. SYS\$RUNDWN is also called from the Delete Process system

service (Chapter 19) with an argument of kernel mode to clean up after a process that is being deleted.

Much of the activity performed by Rundown is accomplished with system services. Rundown simply passes its input argument to these services to allow them to determine how much work to do. For example, the Delete Logical Name system service (Chapter 26) can be called with an access mode argument and the implicit instruction to delete all logical names for this and outer access modes. If Rundown is called from user mode, the call to Delete Logical Name will only delete user mode (image associated) logical names. If Rundown is called from kernel mode, then all process logical names will be deleted.

18.3.1 Control Flow of Rundown

The following steps detail the work performed by SYS\$RUNDWN. The access mode argument is maximized with the access mode of the caller (by routine EXE\$MAXACMODE). That is, the less privileged access mode is used. The phrase "based on access mode" means "perform this operation for this access mode and all outer (less privileged) access modes." Those operations that are performed by system services have the name of the service included.

- If a powerfail AST had been previously declared, it is eliminated.
- 2. The image counter that prevents the delivery of \$GETJPI ASTs to an image that has terminated is incremented. The use of this synchronization technique in the operation of the \$GETJPI system service is described in Chapter 27.
- 3. The four Pl space vectors for user-written system services and image-specific message sections (Figure 3-8) are reset to contain RSB instructions.
- 4. All channels without open files are deassigned (SYS\$DASSGN), based on access mode. The access mode check prevents process permanent files from being closed when an image is being rundown (input argument is user mode). Other channels that will not be deassigned at this stage of image rundown include the image file and any other file that is mapped to a range of virtual addresses.
- 5. The image pages are reset (by calling MMG\$IMGRESET). This routine performs all the image cleanup that is associated with memory management. The steps performed by this routine are listed here.
 - a. All of PO space is deleted. This will free up the image file and any other file that is mapped. Physical pages will be released and blocks in the page file will be deallocated.
 - b. The nonpermanent part of Pl space is deleted. The two parts of Pl space that are deleted by this operation are the user stack and the image I/O segment (Figure 18-9). In addition, any expansions to Pl space (at smaller virtual addresses than the user stack) that were performed by the user are also deleted.




Figure 18-9 Low Address End of Pl Space That Is Deleted at Image Exit

- c. The working set is reset to its default value, undoing any expansion or contraction of the working set as a result of a call to SYS\$ADJWSL (either explicitly or as a result of the automatic working set size adjustment). Working set size changes are described in Chapter 13.
- d. The process privilege mask in the first quadword of the process header is reset to its permanent value, found at location CTL\$GQ_PROCPRIV. This step eliminates any privilege enhancements to the process due to the execution of a privileged known image.
- 6. The same channel deassignment loop performed in step 4 is executed. However, because the image file and other mapped files have now been disassociated from virtual address space, the channels associated with those files will also be deassigned. As in step 4, this deassignment is based on access mode, implying that process permanent files are unaffected by image rundown.
- All devices are deallocated (SYS\$DALLOC) for this and outer access modes.
- All timer requests are cancelled (SYS\$CANTIM) for this and outer access modes.
- Common event flag clusters 2 and 3 are disassociated, independent of access mode.
- 10. The next several steps must execute at IPL\$_SYNCH (IPL 7) because system wide data structures are being manipulated.
- 11. If this process has declared an error log mailbox, it is eliminated. The method for declaring an error log mailbox is described in Chapter 7.

- 12. All pending AST control blocks are removed from the list (in the PCB) and deallocated to nonpaged pool based on access mode. This is accomplished by starting at the tail of the list and proceeding toward the head of the list until an AST control block is found with a more privileged (smaller) access mode than the Rundown argument, or until the AST pending queue is empty. (Recall from Chapter 5 that ASTs are enqueued in order of increasing access mode.)
- 13. Any change mode handlers for this and outer access modes are eliminated. Because change mode handlers only exist for user and supervisor modes, this step results in elimination of a change mode to user handler every time an image exits and the elimination of a change mode to supervisor handler when the process is deleted.
- 14. Any termination handlers for this and outer access modes are cancelled. Termination handlers can exist for executive, supervisor, and user modes.
- 15. Exception handlers found in the primary, secondary, and last chance vectors are eliminated for this and outer access modes.
- 16. The AST active bits for this and outer access modes are cleared. The AST enable bits for this and outer access modes are set.
- 17. System service failure exceptions are disabled for this and outer access modes.
- 18. Any compatibility mode handler that has been declared is eliminated, independent of the access mode argument to Rundown.
- 19. A new value of ASTLVL is calculated (by routine SCH\$NEWLVL) to reflect the change in the AST queue resulting from step 12.
- 20. The force exit pending flag in the PCB is cleared. This is the last step that must be performed at IPL\$_SYNCH, so IPL is lowered to its previous value.
- 21. The last step that Rundown performs before returning to its caller is to delete all process logical names based on access mode. At image exit, all logical names created from within the image (with a call to SYS\$CRELOG) and all logical names created with the ASSIGN/USER command will be eliminated. At process deletion, all process logical names will be deleted.

18.4 PROCESS PRIVILEGES

One of the controls exercised by VMS to prevent unauthorized use the system is the set of process privileges. One or more of these privileges is required to perform many of the system services, execute certain commands, or use privileged utilities.

18.4.1 Process Privilege Masks

VMS maintains several privilege masks (Table 18-1) for each process.

- The first quadword of the process header (PHD\$Q_PRIVMSK) contains the working privilege mask, the one checked by all VMS services that require privilege. This mask may be altered each time an image executes, can be altered by the Set Privilege system service, and is reset to the process-permanent privilege mask (CTL\$GQ_PROCPRIV) as a part of image rundown.
- 2. The process privilege mask in the Access Rights Block (ARB) (PCB\$Q_PRIV) is always an exact duplicate of the privilege mask in the process header. The Access Rights Block is currently a part of the software PCB.
- 3. The process-permanent privilege mask is located in the Pl pointer page at global location CTL\$GQ_PROCPRIV. The contents of this location are written to the PHD privilege mask (and also the ARB or PCB privilege mask) as a part of image exit by the image reset routine (MMG\$IMGRESET). This field is initialized when the process is created.
- 4. The authorized privilege mask in the process header (PHD\$Q_AUTHPRIV) is used by the Set Privilege system service to allow a nonprivileged process (a process without SETPRV privilege) to remove one of its permanent privileges and later regain that privilege. This field is also initialized when the process is created.
- 5. The image privilege mask in the process header (PHD\$Q IMAGPRIV) contains the privilege mask for a privileged known image while that image is executing. This mask is a convenient tool used by the Set Privilege system service that allows images installed with privilege to issue the Set Privilege system service without losing privileges.

18.4.2 Set Privilege System Service

The Set Privilege system service allows a process to alter its image-specific (PHD\$Q PRIVMSK and PCB\$Q PRIV) or process-permanent (CTL\$GQ PROCPRIV) privilege masks, gaining or losing privileges as a result. In addition, the service can return the previous settings of either the image-specific or process-permanent privileges, if requested.

The disable privilege path requires no special privilege and clears the requested privilege bits in the image-specific (and optionally the process-permanent) privilege masks.

Table 18-1
Process Privilege Masks

Symbolic Name	Location	Use of This Mask	Modified by	Referenced by
PHD\$Q_PRIVMSK	Process Header	This is the working privilege mask that is tested by all system services that require privilege.	PROCSTRT LOGINOUT Image Activator \$SETPRV	All system services that require privilege
PCB\$Q_PRIV	Software PCB (Access Rights Block)	This mask is an exact duplicate of the process header mask.	Same as for PHD\$Q_PRIVMSK	Device drivers and ACPs
CTL\$GQ_PROCPRIV	Pl Pointer Page	This mask records the permanently enabled privileges for the process. The working privilege mask is reset to this value every time that an image exits.	PROCSTRT LOGINOUT \$SETPRV	Image Activator MMG\$IMGRESET SET UIC command
PHD\$Q_AUTHPRIV	Process Header	This mask records the privileges that this process is allowed to use according to its authorization record.	PROCSTRT LOGINOUT	\$SETPRV
PHD\$Q_IMAGPRIV	Process Header	This mask records the privilege mask for an image that is installed with enhanced privileges.	Image Activator	\$SETPRV
UAF\$Q_PRIV	Authorization Record	This mask records the privileges that this user is allowed to use.	AUTHORIZE	LOGINOUT
KFI\$Q_PROCPRIV	Known File Entry for privileged installed image	This mask records the additional privileges required by an image that is installed with privilege.	INSTALL	Image Activator
IHD\$Q_PRIVREQS	Image Header of any image	This mask is currently unused. It contains all ones, enabling all privileges.	Linker	Image Activator

The enable privilege path requires no privilege if the requested privilege is included in the list of privileges authorized for this process (PHD\$Q_AUTHPRIV). If a process wishes a privilege that is not in its authorized list, one of two conditions must hold or the requested privilege is not granted.

 The process must have SETPRV privilege. A process with this privilege can acquire any other privilege with either the Set Privilege system service or the

\$ SET PROCESS/PRIVILEGES = (privilege[,...])

command.

• The system service was called from executive or kernel mode. This mechanism is an escape that allows either VMS or user-written system services to acquire whatever privileges they need without regard for whether the calling process has SETPRV privilege. Such procedures must of course disable privileges granted in this fashion as part of their return path.

Note that the implementation of the Set Privilege system service does not return an error if a nonprivileged process attempts to add unauthorized privileges. In such a case, the service clears all unauthorized bits in the requested privilege mask, loads the modified privilege mask, and returns success.

CHAPTER 19

PROCESS DELETION

The Delete Process system service allows a process to delete itself or any other process in the system that it has the privilege to affect (according to whether it has GROUP or WORLD privilege). The deletion is accomplished in two steps. The process is marked for deletion in the context of the process issuing the Delete Process system service. In addition, a special kernel AST is queued to the target process.

This AST executes in the context of the process being deleted and performs the actual deletion operation. Process deletion requires that several operations be performed.

- All traces of the process must be removed from the system.
- All system resources must be returned.
- Accounting information must be passed to the accounting manager, the job controller.
- If the process being deleted is a subprocess, all quotas and limits taken from the creator when the process was created must be returned.
- Finally, if the creator requested notification of deletion through a termination mailbox, such a message must be sent.

19.1 PROCESS DELETION IN CONTEXT OF CALLER

The initial operation of the Delete Process system service takes place in the context of the process issuing the system service call. This part of the operation performs a simple set of privilege checks and then queues a special kernel AST that will cause the deletion to continue in the context of the process actually being deleted.

19.1.1 Delete Process System Service

The Delete Process system service initially calls the subroutine EXE\$NAMPID to convert either a process name or a PID to the address of the PCB of the process being deleted. This subroutine checks that the name or PID corresponds to an actual process. In addition, it verifies that the process issuing the delete has the privilege to delete the specified process.

PROCESS DELETION

The Delete Process system service then performs the following steps.

- The target process is marked for delete. If it was already marked for delete, the system service simply returns to the caller.
- The target process is resumed in case it was suspended. If the process were to remain suspended, no AST, including the delete special kernel AST, could be delivered to it.
- 3. An AST control block is allocated and initialized with the PID of the target process and the address of the special kernel AST (DELETE) that will perform the actual process deletion.
- 4. The AST is queued to the target process, with a potential boost of 3 to its software priority.

In other words, very little except the queuing of an AST to the target process is performed in the context of the process issuing the delete.

19.2 PROCESS DELETION IN CONTEXT OF PROCESS BEING DELETED

Almost the entire operation of process deletion takes place in the context of the process being deleted. The queuing of the special AST to this process makes it computable and causes the process to be eventually selected for execution by the scheduler. Assuming that there are no other pending special kernel ASTs, the delete special AST will be the first code to execute in the context of the process being deleted.

By performing process deletion in process context, the target process's address space and process header are readily accessible. System services such as \$DELTVA and \$DELLOG and RMS calls such as SYS\$RMSRUNDWN can also be used. Special cases such as the deletion of a process that is outswapped simply do not exist.

19.2.1 Special Kernel AST for Process Deletion

The steps that are performed by the special kernel AST are listed here.

- 1. Resource wait mode is enabled.
- RMS\$RUNDWN is called for each open file. This procedure insures that all RMS I/O activity is complete, closes all files, and resets the internal FAB and RAB tables.
- 3. If the process owns any subprocesses, these subprocesses must be deleted before deletion of the owner can continue. The logic that is performed at this point is listed here. An example of process deletion when subprocesses are involved is found in the next section.
 - a. The PCB vector is scanned until all the PCBs with the PID of the creator in their owner fields are found. Each of these processes is marked for delete. That is, a Delete

PROCESS DELETION

Process system service call is made for each of these processes, resulting in the queuing of the delete special AST to each of them.

- b. The count of owned subprocesses (in field PCB\$W PRCCNT) of the process currently being deleted is checked to see if it has reached zero. If not, the process is placed into the resource wait state (MWAIT). The process will become computable again when the special kernel AST that returns quotas from one of the subprocesses is enqueued.
- c. The delivery of the special AST that returns deductible quotas (CPU time limit only) from one of the subprocesses when it is deleted will remove the process from the wait state, at which time the check in Step 3b will be repeated.
- 4. The process is rundown from kernel mode. The procedure SYS\$RUNDWN is described in Chapter 18.
- The virtual pages associated with any sections are deleted.
- 6. All process private volumes are dismounted.
- 7. All allocated devices are deallocated.
- 8. If this process is itself a subprocess (PCB\$L_OWNER field nonzero), then all remaining quotas must be returned to the owner process. The logic of returning quotas to the owner of a subprocess is listed here.
 - a. The count of owned subprocesses in the PCB\$W PRCCNT field of the owner is decremented. If the owner is also being deleted, then the owner is currently in a wait state, waiting for the contents of this field to become zero.
 - b. An I/O request packet is allocated for use as an AST control block. The extra space at the bottom of the IRP will be used to hold the quotas being returned to the owner.
 - c. The address of the return quota special AST (RETQUOTA) and the PID of the owner are put into the AST control block.
 - d. The unused quotas are put into the bottom of the IRP. The only quota that must be returned to the creator is unused CPU time. All other quotas are either pooled or nondeductible (Chapter 17).
 - e. Finally, the special AST is queued to the creator, giving it a priority boost of 3.
- 9. A termination message is constructed on the stack to send to the job controller in its role as accounting manager. This message will always be sent unless explicitly prevented by the NOACNT flag at process creation time. The contents of this message are listed in Table 19-1.

PROCESS DELETION

Table 19-1

Contents of Termination Mailbox Message Sent to Accounting Manager and to Process Creator

Field in Message Block	Source of Information	Notes
Message Type	MSG\$_DELPROC	Note 1
Final Exit Status	CTL\$GL_FINALSTS	
Process ID	PCB\$L_PID	Note 2
Job ID	0 for now	
Logout Time	EXE\$GQ_SYSTIME	
Account Name	CTL\$GT_ACCOUNT	
User Name	CTL\$GT_USERNAME	
CPU Time	PHD\$L_CPUTIM	Note 3
Number of Page Faults	PHD\$L_PAGEFLTS	Note 3
Peak Paging File Usage	0 for now	
Peak Working Set Size	CTL\$GL_WSPEAK	
Buffered I/O Count	PHD\$L_BIOCNT	Note 3
Direct I/O Count	PHD\$L_DIOCNT	Note 3
Count of Mounted Volumes	CTL\$GL_VOLUMES	
Login Time	CTL\$GQ_LOGIN	
PID of Owner	PCB\$L_OWNER	Note 2

Most of the information about the deleted process is found in the Pl pointer page at the global locations indicated in the second column. The exceptions are these.

- (1) MSG\$_DELPROC is a constant indicating that this is a process termination message.
- (2) PCB\$L_PID and PCB\$L_OWNER are offsets into the PCB of the process being deleted.
- (3) Names of the form PHD\$L name are offsets into the process header of the process being deleted.

PROCESS DELETION

- 10. The same message will be sent to the creator of a subprocess if a termination mailbox message was requested when the process was created.
- 11. The remainder of Pl space is deleted. (The actual parameters passed to \$DELTVA are 40000000 to 7FFFFFFF.) Some of Pl space including the user stack might have already been deleted as a result of a previous image reset call.
- 12. At this point, the process must be removed from the scheduler's data base. To avoid multiple accesses to this data, the rest of the code in the delete special kernel AST executes at IPL\$ SYNCH.

The process is removed from execution (with a SVPCTX instruction).

- 13. The address of the PCB of the null process is put into global location SCH\$GL_CURPCB (making the null process the current process) and also into the slot in the PCB vector formerly occupied by the process being deleted (thus freeing this slot for further use).
- 14. The pages that were permanently locked into the working set but are not system pages (kernel stack, Pl pointer page, etc.) are deleted and placed at the beginning of the free page list. The process header pages that are a permanent part of the working set will be deleted by the swapper when the process header is deleted.
- 15. Any remaining AST control blocks are removed from the PCB queue and deallocated to nonpaged pool.
- 16. The process swap slot is deallocated.
- 17. The process count field in the job information block is decremented. If this is not the deletion of a subprocess, then the JIB must be deallocated. (This check is made by comparing the PID of the process being deleted with the master PID field of the JIB.)
- 18. The PCB is deallocated to nonpaged pool.
- 19. The number of processes in the system and the number of processes in the balance set are decremented.
- 20. The swapper is awakened and informed that there is a process header to be removed from the balance slot area (Chapter 14).
- 21. Finally, the delete special kernel AST exits by jumping to the scheduler (at entry SCH\$SCHED) to select the next process for execution (Chapter 8).

19.2.2 Deletion of a Process That Owns Subprocesses

When a process owns subprocesses, the deletion of the owner process must be delayed until all subprocesses owned by it are deleted. This must be done to insure that all quotas taken from the creator are returned.

PROCESS DELETION

During the execution of the delete special AST, a check is made to determine whether the process being deleted owns any subprocesses. If it does, these processes must be located and marked for delete. Marking a process for delete simply means issuing a Delete Process system service for it.

As Figure 19-1 shows, there are no forward pointers in the PCB of an owner process to indicate which subprocesses it has created. The only indication that a process has created subprocesses is a nonzero entry in the PCB\$W PRCCNT field. These processes can only be located by scanning all the PCBs in the system until the required number of PCBs are located with the PID of the creator in the owner field.




Figure 19-1 Sample Job to Illustrate Process Deletion with Subprocesses

After each owned subprocess is marked for deletion, the creator process enters a wait state until the count of owned subprocesses goes to zero. The actual wait state that is entered is resource wait state (MWAIT). The particular resource that is being waited for is the special AST used by the subprocess to return deductible quotas to the owner.

19.2.3 Example of Process Deletion with Subprocesses

The details of this situation can be best illustrated with an example. Figure 19-1 shows a process

(PID = 10035 , NAME = OTG)

that owns two subprocesses

(PID = 10033 , NAME = BERT) and (PID = 1003 , NAME = ERNIE).

PROCESS DELETION

Neither of these subprocesses owns any further subprocesses. We will list the steps that occur as a result of the process OTG being deleted. We will assume that the priorities are such that the processes execute in the order OTG, BERT, and finally ERNIE.

- The deletion of process OTG proceeds normally until it is determined that this process has created two subprocesses. The PCB vector is scanned until the two PCBs with 10035 in the owner field are located. These two processes are marked for deletion. This means that the delete special AST is now queued to the two subprocesses and they are now computable. Process OTG is placed into a wait state because the count of owned subprocesses is nonzero (actually 2 at this point).
- 2. The assumption about priorities implies that process BERT will execute next. Its deletion proceeds past the point where process OTG stopped because it owns no subprocesses. However, the next step in the delete special AST determines that process BERT is a subprocess and must return quotas to its owner. As listed above, this is accomplished with the queuing of a special AST (RETQUOTA) to process OTG, changing its state back to computable. However, the count of owned subprocesses is still not zero (down to 1 now) so process OTG is put right back into the resource wait state. (The count of owned subprocesses was decremented as a part of the routine that sends the RETQUOTA AST to the owner.)
- 3. Our assumption about priorities indicates that process BERT will continue to execute until it disappears entirely from the system. Process ERNIE now begins execution of the delete special AST. Again, the check for owned subprocesses indicates none but the check that this is a subprocess indicates that it is. The RETQUOTA AST is again queued to process OTG and the count of owned subprocesses decremented (finally to zero).
- 4. Now process OTG will resume execution as a result of the delivery of the RETQUOTA AST and find that the count of owned subprocesses has gone to zero. In fact, process OTG will continue to be deleted at this point, even though process ERNIE has not been entirely deleted. This is simply a result of our assumption about software priorities and has no effect on anything. The important point is that the quotas given to process ERNIE have been returned to the owner. Once that AST is queued, it is irrelevant which process executes next.

In the general case of a series of subprocesses arranged in a tree structure, if some arbitrary process is deleted, all subprocesses further down in the tree will be deleted first.

CHAPTER 20

INTERACTIVE AND BATCH JOBS

The previous three chapters have described the creation and deletion of a process that executes a single image. This chapter describes the special actions that must be taken to allow several images to execute consecutively in the context of the same process. Because this mode of operation occurs in all interactive and batch jobs, it merits special discussion. However, the total operation of a VAX/VMS command language interpreter will not be discussed.

20.1 THE JOB CONTROLLER AND UNSOLICITED INPUT

The job controller is the process that controls the creation of nearly all interactive and batch jobs. Interactive jobs are usually initiated by unsolicited terminal input. Batch jobs are usually initiated through the SUBMIT command, although unsolicited card reader input will also result in the creation of a batch job.

The crucial step that is performed by the job controller is the creation of a process that executes the image LOGINOUT. This image is activated and called exactly like any other image as described in Chapters 17 and 18. The actions that it takes, especially the mapping of a command language interpreter into Pl space, are what differentiate interactive and batch jobs from the single image process described in the previous three chapters. The creation of an interactive job is pictured schematically in Figure 20-1. The creation of a batch job is pictured in Figure 20-2.

20.1.1 Unsolicited Terminal Input

The terminal interrupt service routine performs special action when an unexpected interrupt occurs. A check is made to determine whether the device is owned. If the owner process has requested notification of unsolicited interrupts, it will be notified. Otherwise, the characters will be placed into a type-ahead buffer.

If the device is not owned, the job controller is notified through its mailbox that an unowned terminal has received an unexpected interrupt. In a sense, the job controller is the default owner of all otherwise unclaimed terminals.




Figure 20-1 Steps Involved in Initiating an Interactive Job




Figure 20-2 Steps Involved in Initiating a Batch Job Through a SUBMIT Command and Through a Card Reader

The job controller routine that responds to unsolicited terminal input simply creates a process with the parameters

Process Name __TTcu:

UIC [10,40]

Image Name SYS\$SYSTEM:LOGINOUT.EXE

SYS\$INPUT TTcu:

SYS\$OUTPUT TTcu:

SYS\$ERROR __TTcu:

Base Priority DEFPRI (SYSBOOT Parameter)

Privilege Mask All Privileges

where TTcu indicates the controller/unit of the terminal where the unsolicited input was typed. Note that all interactive jobs begin with a name indicating their input/output device and the image LOGINOUT as the image that will execute (Figure 20-1).

20.1.2 The SUBMIT Command

When the SUBMIT command is executed, a message is sent to the symbiont manager (the job controller), which places the requested job in one of its job queues. When the number of active jobs in one of the batch queues drops below its maximum value, the job controller selects the highest priority pending job from one of its queues and creates a process with the specified batch stream as SYS\$INPUT and a log file in an appropriate directory as SYS\$OUTPUT (Figure 20-2). The image that will execute is LOGINOUT, which allows the language of the input stream to be a command language because LOGINOUT will map the appropriate CLI into the process Pl space.

20.1.3 Unsolicited Card Reader Input

An alternative method for starting batch jobs utilizes the so-called hot card reader feature that is a part of the card reader driver interrupt service routine. Like the terminal driver's interrupt service routine, the card reader driver informs the job controller that an unexpected interrupt has occurred on an unowned device. The job controller creates a process similar to the process created in response to unsolicited terminal input except that the image INPSMB.EXE, the input symbiont, executes in place of LOGINOUT. The process parameters that are passed by the job controller to the Create Process system service are

Process Name __CRc0:

UIC [10,40]

Image Name SYS\$SYSTEM:INPSMB.EXE

SYS\$INPUT _CRc0:

SYS\$OUTPUT _CRc0: SYS\$ERROR CRc0:

Base Priority DEFPRI (SYSBOOT Parameter)

Privilege Mask All Privileges

The fact that this process has a card reader for its output device is irrelevant because it does no writing to either SYS\$OUTPUT or SYS\$ERROR.

The input symbiont reads the \$JOB and \$PASSWORD cards and performs a validation similar to the one performed by LOGINOUT. After determining the user's default directory from the authorization record, the input symbiont opens a file in that directory and reads the rest of the job cards into that file. Terminating conditions of this read are an end of file, an \$EOJ card, or another \$JOB card.

Once the input stream has been read into the user's directory, the input symbiont sends a message to the job controller, and the operation proceeds from this point in exactly the same manner as for the SUBMIT command. That is, the job controller will eventually create a process with the card file as SYS\$INPUT, some log file as SYS\$OUTPUT, and LOGINOUT (which will map a CLI) as the image that will execute (Figure 20-2).

20.2 THE LOGINOUT IMAGE

The LOGINOUT image is responsible for verifying that the user is authorized to use the system, reading his record in the authorization file, and altering the process characteristics to reflect what is found there. The most important step that this image performs in altering the process is to map a command language interpreter into its reserved place in Pl space (pictured in Figure 1-7 and listed in Table E-4).

20.2.1 Interactive Jobs

When LOGINOUT executes in response to unsolicited terminal input, it must verify that the user has access to the system before it proceeds with the rest of its operations. It does this by performing the following steps.

1. A Change Mode to Executive system service is executed. LOGINOUT performs all of its operations in executive mode, because it must write protected data structures. The PC and PSL pair that are pushed on the stack in response to the CHME exception will also be the vehicle that will be used to transfer control to the CLI in supervisor mode.

- 2. An executive mode exception handler is established in the primary exception vector to service any exceptions that occur while LOGINOUT is executing. If this handler is invoked, it will call SYS\$RMSRUNDWN for each open file, and then call SYS\$EXIT from executive mode. This will result in the eventual deletion of the process.
- The logical names SYS\$INPUT, SYS\$OUTPUT, and SYS\$ERROR are translated and the resultant strings are saved for later use.
- 4. The process I/O segment in Pl space is initialized. SYS\$INPUT is opened. Because an interactive job is being created, this implies that SYS\$OUTPUT and SYS\$ERROR are already opened. RABs are connected to the FAB so that RMS operations may proceed.
- 5. The username and password are prompted for and read from the requesting terminal. The record associated with this user is read from the authorization file and the password is verified.
- 6. If the password is correct and the interactive job count has not been exceeded, the login operation was a success. This success is indicated by the announcement message

Welcome to VAX/VMS Version V2.2

7. Four bytes containing RMS information are added to the beginning of the resultant strings for SYS\$INPUT, SYS\$OUTPUT, and SYS\$ERROR. These four bytes are <escape>, <null>, and a word containing the internal file identification (IFI) of the SYS\$INPUT. New logical names are created for SYS\$INPUT, SYS\$OUTPUT and SYS\$ERROR using the modified resultant strings. When RMS receives such a modified name as a result of logical name translation, it uses the IFI as an index into one of its internal tables.

A logical name is also created for SYS\$COMMAND, using the same translation as exists for SYS\$INPUT. SYS\$COMMAND is then identical to the zeroth level SYS\$INPUT. (Note that the logical name SYS\$COMMAND is a product of LOGINOUT and does not exist for processes that do not execute that image.)

When RMS performs logical name translation of one of these logical names, the two byte combination indicates that the next word of the resultant string is an index into one of its tables. This allows extremely fast access to these commonly used files.

8. The command language interpreter is mapped into the low address end of Pl space (Figure 1-7). This is accomplished by a merged image activation of the selected CLI. (The procedure LIB\$PlMERGE first merges the CLI into PO space to determine its size, deletes the PO space, and maps the correct amount of Pl space. Global location CTL\$GL_CTLBASVA is altered to reflect the new low address end of Pl space.)

- 9. The command language independent data area, including the symbol tables, is initialized. Pl space is expanded by a number of pages equal to the SYSBOOT parameter CLISYMTBL to accommodate the CLI symbol table. These symbol tables have the same structure as the logical name tables described in Chapter 26.
- 10. Many of the process attributes extracted from the authorization file are put into their proper places, overwriting the attributes placed there when the process was created. These include
 - Default Directory String
 - User Name
 - Account Name
 - Default Privilege Mask
 - Process Quotas (because this is a detached process)
 - Base Software Priority
 - UIC

LOGINOUT attempts to change the process name from _TTcu: to the user name. This will fail if another process in the same group already has the same name. (The most common occurrence of this is when the same user is logged in at more than one terminal.) In the case of failure, the process will retain the name of _TTcu:, guaranteed to be unique for a given system.

- 11. The login command file (either LOGIN.COM in the default directory or an alternate file indicated in the authorization record) is opened and set up as the next level SYS\$INPUT. When the CLI is first entered, it is actually one level deep in indirect files, extracting its commands from the login command file. When the end of this file is reached, control passes back to the zeroth level, the terminal on which the process was originally created.
- 12. At this point, LOGINOUT has finished its work and passes control to the already mapped CLI. This transfer is accomplished by altering the CHME exception PC to point to the lowest address in the CLI, and altering the mode fields in the exception PSL to indicate that the previous mode and the current mode are supervisor. The return from the executive mode procedure goes back to the system service dispatcher, but the REI that dismisses the CHME exception does not pass control back to the system service vector area. Rather, the REI passes control to the first address in the mapped CLI, executing in supervisor mode.

20.2.2 LOGINOUT Operation for Batch Jobs

Many of the operations performed by LOGINOUT for interactive jobs must also occur when a batch job is being created. For example, it is still necessary to open the input and output streams and map the CLI. However, password verification is not necessary, either because the input symbiont already did it or because it is not necessary in the case of a SUBMIT command.

Rather than describe the steps performed by LOGINOUT again, we will simply list those differences for batch jobs.

- 1. The first indication that LOGINOUT has that it is creating a batch job is that the resultant strings for SYS\$INPUT and SYS\$OUTPUT are different. This means that it must open two files as process permanent files rather than one and preserve two IFIs for later use.
- The prompted read for username and password and the announcement of the system are skipped because this step is unnecessary.
- 3. New logical names are again created for SYS\$INPUT, SYS\$OUTPUT, SYS\$ERROR and SYS\$COMMAND. Because two files are involved, different IFIs will be added to the beginning of the resultant strings before Create Logical Name is called. One IFI is used for SYS\$INPUT and SYS\$COMMAND. The other IFI is used for SYS\$OUTPUT and SYS\$ERROR.
- 4. The rewrite of process attributes from the authorization file can also be skipped. Because the job controller knows much more about a batch job than an interactive job when it calls Create Process, most of these attributes are already in place and need not be written by LOGINOUT.

The mapping of the CLI and the transfer of control to it happen in exactly the same way as they do for an interactive job. Thus in both cases, the first commands that execute are the commands in the user's login command file. If a login command file is specified as part of the user's authorization record, then that file is used. If not, then the file LOGIN.COM in the user's default directory is used.

20.2.3 The Logout Operation

The same image that performs the initialization of an interactive or batch job is used to cause the eventual deletion of such a process. The indication that a logout is required is that the file SYS\$INPUT is already opened. LOGINOUT takes whatever special action is required before calling delete process, which will continue with those parts of process deletion that are independent of the kind of process that is being deleted.

- The logout message is sent to SYS\$OUTPUT, either the user's terminal for an interactive job or the batch log for a batch job.
- SYS\$OUTPUT is closed. If this is a batch job, then SYS\$INPUT is different and must also be closed.

- 3. SYS\$RMSRUNDWN is called for each open file.
- 4. Finally, SYS\$EXIT is called from executive mode. As we discussed in Chapter 18, the search for termination handlers will only look at the executive mode list, bypassing the supervisor mode termination handler established by the CLI to prevent process deletion following image exit.
- 5. After the executive mode termination handler has performed its work, the Exit system service will call Delete Process, which will cause the logged out process to disappear from the system.

20.3 COMMAND LANGUAGE INTERPRETERS AND IMAGE EXECUTION

Once the command language interpreter gains control, it performs some initialization and then reads and processes successive records from SYS\$INPUT. Several of these operations involve fancy command language features. We are only interested in those commands that result in image execution, to contrast interactive and batch jobs with simple processes described in previous chapters.

VAX/VMS supports two command language interpreters, DCL and MCR. The chief difference between these command languages lies in their treatment of indirect files, a topic that does not affect image execution. In fact, the steps taken by either CLI in activating an image are nearly identical. We will describe the operation of DCL in detail, and only mention MCR where it differs from DCL.

The most important step that the CLI performs as far as the "life of a process" is concerned is the declaration of a supervisor mode termination handler. It is this handler that will prevent process deletion following image exit and allow the successive execution of multiple images within the same process. A simplified flow of control through the CLI is pictured in Figure 20-3.

20.3.1 CLI Initialization

The first code that executes in DCL performs several initialization steps before it enters the main command processing loop.

- SYS\$RUNDWN is called with an argument of user mode to rundown the LOGINOUT image.
- 2. A change mode to supervisor handler is established (by using the \$DCLCMH system service). This handler allows DCL to get back to supervisor mode from user mode when it needs to write protected data structures. One instance where this is required is in symbol definition, because DCL's symbol tables are protected from write access by user mode.
- 3. A CONTROL/Y AST is declared so that DCL always receives control when CTRL/Y is typed.
- 4. Finally, control is passed to the first instruction of the main command processing loop (at global label DCL\$RESTART or MCR\$RESTART).




Figure 20-3 Simplified Control Flow Through a Command Language Interpreter

20.3.2 Command Processing Loop

The main command processing loop reads a record from SYS\$INPUT and takes whatever action is dictated by the command. Some actions can be performed directly by DCL (or MCR). Others require the execution of a separate image. Table 20-1 lists the general operations performed by DCL (or MCR) and indicates those actions that require an external image.

Table 20-1

General Actions Performed by a
Command Language Interpreter

General CLI Operations	Sample Commands
Commands that Require External Images	COPY LINK Some SET Commands Some SHOW Commands
Commands that Require Internal Processing and an External Image	LOGOUT MCR RUN
Foreign Commands	string:=="\$image-file-spec"
Other Operations that Destroy an Image	STOP EXIT Invoking a Command Procedure CTRL/Y interrupting a privileged image
Commands that CLI Can Execute Internally	EXAMINE, SET DEFAULT (Table 20-2)
Other Internal Operations	Symbol Definition

If the record that is read from the input stream is a recognized command, DCL (or MCR) must also determine whether it can perform the requested action itself or activate an external image. Table 20-2 lists those commands that can be executed by DCL or MCR without destroying a currently executing image. (Special commands used by the MCR indirect command file processor are not included in the table.) Any other command either requires an image in order to execute (such as COPY or LINK) or directly affects the currently executing image (such as STOP).

Table 20-2
Commands Handled by CLI Internal Procedures

Command		Description
		Allocate a device
ALLOCATE	1	Create a logical name
ASSIGN	(D)	Close a process permanent file
CLOSE	(D)	Resume interrupted image
CONTINUE DEALLOCATE		Deallocate a device
	(D)	Delete a logical name
DEASSIGN	(0)	Invoke the symbolic debugger
DEBUG SDECK	(D)	Delimit the beginning of an input stream
DEFINE	` '	Create a logical name
	(D)	Modify a memory location
DEPOSIT	(D)	Delete a symbol definition
DELETE/SYMBOL	(D)	Delimit the end of an input stream
\$EOD EXAMINE	(0)	Examine a memory location
1		Exit a command procedure
EXIT		Rundown an image after invoking
		termination handlers
aomo.		Transfer control within a command
GOTO		procedure
	(D)	Conditional command execution
IF	(D)	Interactively assign a value to a symbol
INQUIRE	(D)	Define conditional action
ON	(5)	Open a process permanent file
OPEN	(D)	
READ	(D)	Read a record into a symbol
Some SET Commands		Determine CMDI /V notion
SET [NO]CONTROL_Y		Determine CTRL/Y action Define default directory string
SET DEFAULT		
SET [NO]ON		Determine error processing
SET PROTECTION		Define default file protection
SET UIC		Change process UIC and default
		directory string
SET [NO]VERIFY		Determine echoing of command
		procedure commands
Some SHOW Commands	İ	nt
SHOW DEFAULT		Display default directory string
SHOW PROTECTION		Display default file protection
SHOW QUOTA	ŀ	Display current disk file usage
SHOW STATUS		Display status of currently executing
		image
SHOW SYMBOL	}	Display value of symbol(s)
SHOW TIME	İ	Display current time
SHOW TRANSLATION		Show translation of single logical name
STOP		Rundown an image bypassing
		termination handlers
WAIT	(D)	Wait for specified interval to elapse
WRITE	(D)	Write the value of a symbol to a file

(D) These commands are available in the DCL command interpreter but not in the MCR command interpreter.

20.3.3 Image Initiation by DCL

If one of the options that requires an external image was detected, DCL first performs some command-specific steps. It then enters a common routine to formally activate and call the image. The steps that it takes are nearly identical to the steps performed by PROCSTRT that are described in Chapter 17.

- The previous image (if any) is rundown by calling SYS\$RUNDWN. This call removes any traces of a previously executing image before another image is activated. In the case where the previous image terminated normally, this call is unnecessary. However, a CTRL/Y followed by an external command bypasses the normal image termination path, requiring this extra step to insure that a previous image is eliminated before another is activated.
- The supervisor mode termination handler that will allow DCL to regain control at image exit is declared. Recall from Chapter 18 that an exit handler must be redeclared after each use.
- 3. The image is activated by calling SYS\$IMGACT (Chapter 18).
- 4. Access mode is raised to user.
- 5. The call frame chain is terminated by clearing FP.
- 6. An initial call frame is created on the user stack. The address of the catch all condition handler is placed into this frame and also into the last chance exception vector.
- 7. The argument list (Figure 20-4) that will be passed to the image (and to any intervening procedures such as SYS\$IMGSTA) is built on the user stack.




Figure 20-4 Argument List Passed to an Image by PROCSTRT or a CLI

3. The image is called at the first address in the transfer address array described in Chapter 18. As mentioned in the discussion of Image Startup, this will usually be the address of the debug bootstrap that will establish the traceback exception handler and map the debugger if requested.

9. The instruction following the call to the image is a call to SYS\$EXIT. Unlike the check made in PROCSTRT, the code path through DCL makes it irrelevant whether an image terminates with a RET or a call to SYS\$EXIT. Other reasons, described in Appendix E of the VAX-11 Run-Time Library Reference Manual, still make the RET instruction the preferred method of image termination.

20.3.4 Image Termination

When an image in an interactive or batch job terminates, the Exit system service will eventually call the supervisor mode termination handler established by DCL before the image was called. This termination handler performs several cleanup steps before passing control to the beginning of the main command loop to allow DCL to process the next command.

- Any files left open by the image are closed by calling SYS\$RMSRUNDWN for each open file.
- Any data records in the input stream (records that do not begin with a dollar sign for DCL or a right angle bracket for MCR) are discarded and a warning message issued.
- 3. The image that just terminated is rundown by calling SYS\$RUNDWN with an argument of user mode.
- 4. Finally, control is passed to the beginning of the main command loop so that DCL can read and process the next command. This is accomplished by restoring the supervisor stack pointer to a known state (with the address of DCL\$RESTART on the top of the stack) and issuing an RSB.

20.3.5 Abnormal Image Termination

When an image terminates normally, it is rundown as a part of DCL's termination handler and control is passed to DCL at the start of its command loop. An image can also be interrupted by typing a CTRL/Y or by using the COBOL or FORTRAN pause capability. Further execution of the image depends on the sequence of commands that execute while the image is interrupted.

20.3.5.1 CTRL/Y Processing - When a CTRL/Y (or possibly a CTRL/C) is typed at the terminal, control is passed by the terminal driver to the AST that was established by DCL as a part of its initialization. The first step performed by this AST is to redeclare itself. This will cause future CTRL/Ys to be passed to the same AST. The previous mode of the PSL is then checked. If the previous mode was supervisor, DCL checks whether a SET NOCONTROL Y command has been executed. If so, the interrupt is simply dismissed. If not, DCL is restored to its initial state (with no nesting of indirect levels) and control is passed to the beginning of the main command loop.

If the previous mode was user, then an image was interrupted. If the interrupted image is installed with enhanced privileges, then the image is rundown, preventing the user from benefitting from privileges to which he is not entitled. A side effect of this protection check prevents interrupted privileged images from being continued after a CTRL/Y.

20.3.5.2 The Pause Capability - The VAX-11 COBOL and VAX-11 FORTRAN languages provide the capability to interrupt an image under program control. Either of the Run-Time Library procedures implementing this feature could also be called from any other language.

• The COBOL statement

STOP literal

generates a call to the Run-Time Library procedure COB\$PAUSE, which sends the message "literal" to SYS\$OUTPUT and passes control to the CLI at the beginning of its main command loop.

The FORTRAN statement

PAUSE [disp]

generates a call to the Run-Time Library procedure FOR\$PAUSE, which sends the message "disp" to SYS\$OUTPUT and passes control to the CLI at the beginning of its main command loop. If the "disp" argument is omitted, FOR\$PAUSE sends the default message

FORTRAN PAUSE

to SYS\$OUTPUT.

20.3.5.3 The State of Interrupted Images - If a nonprivileged image was interrupted, the image context is saved and control is passed to the beginning of the main command loop to allow the user to execute commands. If DCL can perform the requested action internally (Table 20-2), then the image can potentially be continued.

However, any command that requires an external image will destroy the context of the interrupted image. In addition, if the user executes an indirect command file while an image is interrupted, that image is destroyed, even though the commands in the indirect command file can be performed internally by DCL.

Four commands that the user can execute have special importance if an image has been interrupted by CTRL/Y. These commands are CONTINUE, DEBUG, EXIT, and STOP.

20.3.5.4 CONTINUE Command - If a CONTINUE command is typed while at CONTROL/Y AST level and the previous mode was user, the AST is dismissed and control is passed back to the image at the point where it was interrupted.

20.3.5.5 DEBUG Command - As described in Chapter 18, a DEBUG command causes DCL to generate a SS\$ DEBUG signal that will eventually be fielded by the condition handler established by Image Startup. This handler will respond to the SS\$ DEBUG signal by mapping the debugger (if it is not already mapped) and transferring control to it. This technique allows the debugger to be used, even when the image was not linked with the /DEBUG qualifier. (In order for this capability to work, the image cannot be linked with the /NOTRACEBACK qualifier. That qualifier prevents Image Startup from executing, which means that the handler that dynamically maps the debugger never gets established.)

20.3.5.6 EXIT Command - The EXIT command causes an Exit system service to be issued from user mode. Termination handlers are called and the image is rundown.

20.3.5.7 STOP Command - The STOP command performs essentially the same cleanup operations that occur for a normally terminating image. However, STOP does its own work and does not call SYS\$EXIT. This means that user mode termination handlers are not called when an image terminates with a CTRL/Y STOP sequence.

The STOP command processor first determines whether an image or a process is being stopped. (The various possible STOP commands are described in the VAX/VMS Command Language User's Guide.) If an image is being stopped, all open files are closed by calling SYS\$RMSRUNDWN. The image itself is then rundown (by calling SYS\$RUNDWN). Finally, control is passed to the beginning of the main command loop.

Note that STOP performs nearly identical operations to the DCL termination handler, invoked as a result of a call to SYS\$EXIT or an EXIT command. The only difference between either EXIT sequence and the STOP command is that user mode termination handlers are not called first. Thus in most cases, the STOP and EXIT commands are interchangeable. One useful aspect of the STOP command is that it can be used to eliminate an image that contains a user mode termination handler that is preventing that image from completely going away, either intentionally or as a result of an error.

PART VII

SYSTEM INITIALIZATION

ante mare et terras et quod tegit omnia caelum unus erat toto naturae vultus in orbe, quem dixere Chaos --

 $\frac{\texttt{Metamorphoses}}{\texttt{Ovid}}$

CHAPTER 21

BOOTSTRAP PROCEDURES

Before a VAX/VMS system can operate, some initialization programs (or bootstrap programs) must execute to configure the system and read the executive into memory. Parts of the bootstrap operation are specific to one type of VAX CPU. Others are common across all VAX family members. Table 21-1 summarizes the programs that execute and the files that are referenced in order to initialize a VAX/VMS system. This chapter describes all phases of the bootstrap operation that occur before code contained in the executive image (SYS.EXE) executes.

21.1 PROCESSOR-SPECIFIC INITIALIZATION

The initial steps that occur in the initialization of a VAX/VMS system depend on the particular VAX processor that is being used. The next sections briefly describe the processor-specific steps that occur before the primary bootstrap program VMB gains control and begins execution.

The most obvious processor-specific item that affects the bootstrap operation is the console configuration. An overview of the console subsystem for a specific VAX-ll family member can be found in the $\underline{\text{VAX}}$ Hardware Handbook.

21.1.1 VAX-11/750 Initial Bootstrap Operation

The console program on the VAX-11/750 resides in read-only memory within the CPU. When the CPU is in console mode, this program (and nothing else, such as a user program or VMS itself) is executing. When a VAX-11/750 system is initialized, the console program is the first in a series of programs that execute before the primary bootstrap program VMB executes. These programs include

- the console subsystem, which initializes the CPU, locates a 64K byte block of good memory, and passes control to a device-specific ROM program,
- 2. a device ROM, which reads logical block number 0 (LBN 0, the so-called boot block) from the bootstrap device into the first page of the good memory block, and
- 3. the boot block program, which reads a file from the bootstrap device into memory. When a VMS system is being bootstrapped, this file will usually be VMB, the primary bootstrap program.

A list of the programs that execute during the initial CPU-dependent phase of initialization is contained in Table 21-1.

21.1.1.1 VAX-11/750 Console Program - The console program on a VAX-11/750 is stored in read-only memory within the CPU. This program can initiate a bootstrap sequence for five different reasons.

- The system is powered on and the power-on selector switch is in the bootstrap position.
- The B (Boot) command is typed while the system is in console mode.
- A HALT instruction is executed and the power-on selector switch is in the bootstrap position.
- The instruction

MTPR #^XF02, #PR\$_TXDB

is executed. The VMS bugcheck routine uses this mechanism on all CPUs to automatically reboot the system after a fatal software crash. (This automatic reboot capability can be inhibited by clearing the BUGREBOOT SYSBOOT flag.)

 An attempt to restart the system after a power failure recovery does not succeed, and the power-on selector switch is in the restart/bootstrap position.

Note that the implementation of the VAX-11/750 prevents unattended restarts (the last three options) unless the system device is unit 0 on the first controller of a given type such as the first MASSBUS adapter.

The important steps that are performed by the console program include

- locating 64K bytes of contiguous error-free page-aligned memory to be used by later stages of the bootstrap,
- loading the first 128 map registers in the UNIBUS adapter to address this block of memory, (a step not taken when using the console block storage device as a bootstrap device),
- loading the general registers with parameters to be used by later stages of the bootstrap, and
- passing control to the device ROM selected by the bootstrap device selector switch.

21.1.1.2 Device-Specific ROM Program - The device ROM program consists of two main pieces, a control routine and a device-specific subroutine. This program simply reads the boot block (LBN 0) of the selected device into the first page of the good memory block and passes control to it (at an address 12 bytes past the beginning of the program).

Table 21-1

Programs and Files Used During Bootstrap Sequence
(CPU-Independent Bootstrap Sequence)

Program Executing			
(process context)	Purpose of This Program	Files Used by This Program	Use of This File
VMB.EXE (Note 1) (standalone program)	Primary Bootstrap Program	SYSBOOT.EXE (C)	Opened and Read into Memory
SYSBOOT.EXE (C) (standalone program)	Secondary Bootstrap Program configures system and reads executive into memory	Parameter Files Created by SYSGEN (C) SYS.EXE (C) TTDRIVER.EXE (C) SYSLOAXXX.EXE (C) yyDRIVER.EXE (C)	Used to Configure System Opened and Read into Memory Opened Opened Opened
SYS.EXE (Module INIT) (C) (no process yet)	Executive Initialization	TTDRIVER.EXE (C) SYSLOAxxx.EXE (C) yyDRIVER.EXE (C)	Loaded into Memory Loaded into Memory Loaded into Memory
SYS.EXE (Module SWAPPER) (C) (SWAPPER process)	First Process Selected for Execution	SYSINIT.EXE (C)	Image Specified to Create Process
SYSINIT.EXE (C) (SYSINIT process)	Continue Initialization in Process Context	RMS.EXE (C) [SYSMSG]SYSMSG.EXE (C) PAGEFILE.SYS (C) SWAPFILE.SYS (C) DUMPFILE.SYS (C) JOBCTL.EXE ERRFMT.EXE OPCOM.EXE STARTUP.COM LOGINOUT.EXE	Mapped as Pageable System Section Mapped as Pageable System Section Opened and Initialized Opened and Initialized Opened and Initialized Image that Executes in DxcuACP Process Image Specified to Create ERRFMT Process Image Specified to Create OPCOM Process SYSSINPUT for STARTUP Process Image Specified to Create STARTUP Process
LOGINOUT.EXE (STARTUP Process)	Initial Image that Executes in Interactive Job	DCL.EXE (Note 2)	Mapped into Pl Space of STARTUP Process with Merged Image Activation
INSTALL.EXE (STARTUP Process)	Install Privileged and Shareable Images	All Privileged, Shareable, and otherwise Installed Images	All Installed Images are Set up as Known Images
SYSGEN.EXE (STARTUP Process)	Autoconfigure I/O Devices, Load Drivers, and Create I/O Data Base	All Device Drivers Loaded as a Result of AUTOCONFIGURE ALL	Drivers for All Configured Devices are Loaded into Nonpaged Pool
RMSSHARE.EXE (STARTUP Process)	Allocate Block of Paged Pool for File Sharing	none	

- (C) These files must be contiguous because they are loaded by the primitive ACP routines that are a part of the executive image.
- (1) VMB must be contiguous because it is loaded by either the boot block program on the VAX-11/750 or the console program CONSOL.SYS on the VAX-11/780.
- (2) The authorization file is not used by LOGINOUT here because the STARTUP process is created with a flag that dictates that authorization should be skipped. This is done to allow totally automatic initialization and to eliminate the need for an initialization account in the authorization file.

 (continued on next page)

Table 21-1 (cont.)

Programs and Files Used During Bootstrap Sequence

(Initial Bootstrap Programs for VAX-11/750)

All programs execute in the VAX-11/750 CPU. There is no front end processor performing any of the bootstrap operations.			
Program Executing	Where Program is Located	Purpose of This Program	
Console Program (executes microcode)	Read-only memory in VAX-11/750 CPU	Locate block of good memory Determine action to be taken and pass control to device-specific program	
Device-Specific Program in ROM	Read-only memory in I/O address space of VAX-11/750 CPU	Load boot block (LBN 0) of designated device into memory and pass control to it	
Boot Block Program	Logical Block Number of System Device	Locate Primary Bootstrap Program on system device (or console storage device) by logical block number and pass control to it	
VMB.EXE	Specific Logical Block Number on system device	(See first part of table)	
BOOT58 (not used during normal bootstrap)	Specific Logical Block Number on console block storage device	Use Indirect Command Files or enhanced console commands	

(Initial Bootstrap Programs for VAX-11/780)

Program Executing	Where Program is Located	CPU Used by Program	Purpose of This Program
LSI-11 ROM Bootstrap	ROM in LSI-11 I/O Space	LSI-11	Read floppy boot block into memory and execute code contained there
Floppy Boot Block Program	Logical Block 0 on Console Floppy	LSI-11	Locate CONSOL.SYS, read it into memory, and pass control to it
CONSOL. SYS	Somewhere on Console Floppy, an RT-11 directory structured device	LSI-11	Put VAX-11/780 into known state, load general registers, and invoke memory sizing program
Good Memory Locater	ROM in first memory controller on SBI	VAX-11/780	Locate 64K byte block of error free memory
CONSOL.SYS (after waiting for memory ROM program to complete)		LSI-11	Load VMB into VAX memory and transfer control to it
VMB.EXE	Console Floppy	VAX-11/780	(See first part of table)

21.1.1.3 Boot Block Program - This boot block program has a single purpose, which depends on the type of bootstrap device specified to the console program. When a potential system device is specified, the boot block program loads the primary bootstrap program VMB into memory and passes control to it. When the console block storage device is selected, the boot block program can pass control to an enhanced command processor called BOOT58. The boot block program does not contain any I/O support. It uses the driver subroutine contained in the device ROM program.

There are three longwords of header information before the body of the bootblock program. These longwords contain

- 1. the size of the primary bootstrap program,
- the starting logical block number of the primary bootstrap program, and
- a relative offset into the block of good memory where this program is to be loaded.

These longwords are loaded by the program WRITEBOOT when the boot block is written. Notice that the boot block has the LBN of the primary bootstrap program hard coded into the block. If the position of the primary bootstrap program on the volume changes, WRITEBOOT must be executed to rewrite the boot block with new information.

Note that the location of VMB by the VAX-11/750 boot block program is the only situation in all of VAX/VMS where a file is located by a logical block number coded into another program. Thus, VMB on a VAX-11/750 system disk is the only file that is not free to move without some external intervention (running WRITEBOOT) to preserve system integrity.

21.1.1.4 BOOT58 - The console block storage device on the VAX-11/750 (TU58 cartridge) is not used during a normal bootstrap operation. (This is in contrast to the VAX-11/780 bootstrap, which always reads VMB and a command file from the console floppy.) However, there is an alternate bootstrap path that uses the TU58 that provides

- indirect command file capability,
- an enhanced console command language, and
- the ability to bootstrap a system in the event that a boot block becomes corrupted.

A standalone program called BOOT58 is an enhanced console command processor loaded from the TU58 that provides these features. BOOT58 is loaded by selecting the console block storage device (DDAO:) as the bootstrap device, either by the device selector switch or with a

>>>BOOT DDAO:

command. The boot block on the TU58 contains a program just like the boot block program on a system device. This program contains the LBN of BOOT58 (because it was put there by WRITEBOOT). Once BOOT58 prints its prompt, commands or indirect command file specifications can be entered.

21.1.2 VAX-11/780 Initial Bootstrap Operation

The console subsystem on the VAX-11/780 consists of a separate processor, an LSI-11 with its own mass storage device (RX01 floppy disk) and terminal. The fact that the console subsystem on a VAX-11/780 includes its own processor implies that the console system can perform certain (but not all) operations while the VAX-11/780 CPU is performing its own operations.

The initial bootstrap programs (Table 21-1) that execute in order to initialize a VAX/VMS system on a VAX-11/780 are PDP-11 programs executing in the LSI-11. This means that these programs (CONSOL.SYS and the boot block program) execute PDP-11 instructions as opposed to VAX-11 instructions (which are executed by the rest of VMS and also by the VAX-11/750 bootstrap programs).

- The first program that executes in the LSI-ll is a bootstrap program located in read-only memory (ROM) that causes a program located on logical block number zero of the console floppy (sectors 1, 3, 5, and 7) to be loaded into LSI memory.
- This program is a copy of the bootstrap program used by the RT-11 operating system. The RT-11 bootstrap, which understands the RT-11 file system, looks for a specific file (the monitor), loads it into memory, and transfers control to it. (The RT-11 directory structure and bootstrap program are described in the RT-11 Software Support Manual.)

The bootstrap program that is found on the VAX-11/780 console floppy diskette looks for a program called CONSOL.SYS.

3. The console program loads the file WCSxxx.PAT from the floppy diskette into the VAX-11/780 diagnostic control store and then prints its prompt

>>>

on the console terminal. If there is a version mismatch between the WCS and either the PCS or the FPLA, an error message is displayed on the console terminal.

4. There are many commands that the console command language understands. All three commands that cause a VMS system to be bootstrapped execute command files located on the console floppy.

The commands and their associated command files are

Command	Command File	
воот	DEFBOO.CMD	
BOOT dev	devBOO.CMD	
@filespec	filespec	

These command files identify the system disk and other characteristics of the bootstrap operation by loading general registers R0 through R5 with parameters that will be interpreted by the primary bootstrap program VMB.

5. They also contain the following commands:

START 20003000 WAIT

These two commands cause a program located in read-only memory in the first memory controller on the SBI to execute. The command file waits until the memory ROM program completes before executing its next command. (The memory ROM program signals the console program that it is done by writing the "software done" signal into one of the console registers with an

MTPR #^XF01, #PR\$_TXDB

instruction.

The program in the memory controller ROM performs a primitive memory sizing operation in an effort to locate 64K bytes of error-free contiguous page-aligned physical memory that can be used by the remaining bootstrap programs.

The output of this program is an address 200 (hex) bytes beyond the beginning of the first good page. This address is loaded into SP. (In a typical system, one with no errors in the first 64K bytes, the contents of SP are 200.)

6. The next three commands

EXAMINE SP LOAD VMB.EXE/START:@ START @

cause the primary bootstrap program VMB to be loaded from the floppy disk into the good 64K byte block of VAX memory, leaving the first page free. This page will contain a data structure called a restart parameter block (RPB) that is used by both VMB and by the restart routines in the event of a powerfail or other system failure. The START command transfers control to VMB at its first location.

21.2 PRIMARY BOOTSTRAP PROGRAM

The first program that is common to all VMS systems, independent of CPU type, is the primary bootstrap program VMB. The only difference between the initiation of VMB on a VAX-11/750 system and on a VAX-11/780 system is the source of the program (system disk on a 750 system versus the console floppy on a 780 system) and the location of the program that passes control to VMB (boot block VAX-11 program on a 750 versus the console PDP-11 program on a 780). VMB performs two major steps.

- It determines the amount of physical memory on the system and the presence of other external adapters.
- It locates the secondary bootstrap program, loads it into memory, and transfers control to it.

21.2.1 Motivation for Two Bootstrap Programs

VMB and the secondary bootstrap program SYSBOOT are conceptually one program. The VAX-11/780 initialization (initially implemented for Version 1.0 of VMS) required that the initial bootstrap program reside on the console floppy. Rather than impose artificial restrictions on the size of the bootstrap program, it was divided into two pieces:

- a primary piece, which resides on the floppy disk and whose only real purpose is to locate the secondary piece, and
- a secondary piece that resides on the system disk (with no real limits on its size) that performs the bulk of the bootstrap operation.

Once this division was achieved, VMB became a more flexible tool that could be used to load programs other than the secondary bootstrap program SYSBOOT. In order to preserve this flexibility and maintain as much CPU independence as possible in the later stages of the bootstrap, the division of the bootstrap into primary and secondary pieces was preserved and enhanced for Version 2.0 of VAX/VMS.

VMB thus becomes a general purpose bootstrap program that can be used for several options other than initializing a VMS system. There are three options currently available in addition to initializing a VAX/VMS system by loading SYSBOOT.

- The diagnostic supervisor [SYSMAINT]DIAGBOOT.EXE can be loaded in place of SYSBOOT.
- VMB can be directed to solicit for the name of any standalone program to be loaded into VAX memory. This program might be a standalone diagnostic program, an alternate secondary bootstrap, or even another operating system. The file system routines and control transfer mechanism used by VMB place some restrictions on this file.
 - The volume (the system disk) containing the file that VMB will load must be a Files-11 volume (Structure Level 1 or 2).
 - The file containing this program must be contiguous.
 - Its transfer address must be the first location in the program. (If the file is linked as a system image with a base address of zero, its transfer address must be at location zero.)
 - The code in the program must be position independent.
- VMB can load the contents of a bootstrap block from the system disk and execute the program that it finds there. In general, this boot block is logical block number zero on the volume. The VAX-11/780 bootstrap sequence allows an alternate boot block number to be passed to VMB in R4.

Passing control to a boot block program is the feature that makes VMB an extremely flexible tool. One possible use for a bootstrap program is support for a file system other than Files-11.

The boot block option is only useful on a VAX-11/780. The VAX-11/750 bootstrap sequence allows control to be passed directly from the console program to a boot block program without using VMB at all. That is, if a special bootstrap through a boot block program was required, the normal VAX-11/750 sequence could be used but the special VAX-11/780 option would be required.

If none of these options is selected by setting the corresponding flags in R5, VMB enters its default path, which loads the VMS secondary bootstrap program SYSBOOT into memory and transfers control to it.

21.2.2 Operation of VMB

VMB determines the type of bootstrap that is being performed, and the identity of the system disk, by the contents of registers R0 through R5. Table 21-2 summarizes the input parameters that are passed to VMB. These parameters are saved by VMB in a data structure called a Restart Parameter Block (Table 21-3) for use by later programs in the bootstrap sequence.

The first step that VMB takes is to set up a System Control Block with all interrupt and exception vectors except TBIT and BPT exceptions pointing to a single service routine. The vectors for TBIT and BPT exceptions are loaded with the addresses of exception service routines in XDELTA, linked as a part of the VMB image.

Figure 21-1 illustrates the layout of physical memory once VMB has set up its SCB.

- 2. VMB then reads the processor ID register (PR\$ SID) to determine the CPU type. VMB uses the CPU type as the basis of decisions about which piece of CPU-dependent code to execute. A similar step is performed later by SYSBOOT for the use of both SYSBOOT and the executive.
- 3. If the bootstrap breakpoint flag (RPB\$V_BOOBPT, R5<5>) is set, VMB executes a BPT instruction, which transfers control to XDELTA, linked as a part of the VMB image. This breakpoint is useful in localizing hardware problems that are preventing a system from being started.
- 4. The input parameters to VMB are loaded into the Restart Parameter Block (Table 21-3).
- 5. A bitmap is set up that describes all physical memory. This map includes a bit that is set for every physical memory page in the system that is free from errors. The routine that tests for memory errors is CPU specific. A side effect of the CPU-specific memory testing subroutine causes all external adapters to be identified. Their codes are stored in the 16-byte array in the RPB that begins at offset RPB\$B_CONFREG.
- The bus adapter for the bootstrap device is initialized (in a CPU-specific fashion).

Table 21-2 Register Input to VMB (Primary Bootstrap Program) (Register Contents)

Register	Contents		
R0	bootstrap device type code		
	<31:16> type-specific information		
	MASSBUS: MBZ UNIBUS: optional vector address 0 => use default vector		
	<15:8> MBZ		
	<7:0> bootstrap device type code		
	0 MASSBUS device (RM03/5,RP04/5/6,RM80) 1 RK06/7 2 RL01/2		
	3-63 Reserved for UNIBUS devices 64 Console block storage device		
R1	bootstrap device's bus address		
	11/780 <31:4> MBZ <3:0> TR number of adapter		
	11/750 <31:24> MBZ <23:0> address of the I/O page for the boot device's UNIBUS		
R2	bootstrap device controller information		
	UNIBUS: <31:18> MBZ <17:0> UNIBUS address of the device's CSR		
	MASSBUS: <31:4> MBZ <3:0> adapter's controller/formatter number		
R3	boot device unit number		
R4	logical block number of boot block (VAX-11/780 only)		
R5	software boot control flags		
The hard after a used by			
R10	halt PC		
R11 AP	halt PSL halt code		
The memo memory i	ry ROM program returns information about a block of good n SP.		
SP	<pre><base-address +="" ^x200=""> of 64Kb of good memory</base-address></pre>		
	(continued on next page		

(continued on next page)

Table 21-2 (cont.)

Register Input to VMB (Primary Bootstrap Program) (Bootstrap Control Flags in R5)

Bit Position	Symbolic Name	Meaning
0	RPB\$V_CONV	Conversational boot. At various points in the system boot procedure, the bootstrap code solicits parameters and other input from the console terminal.
1	RPB\$V_DEBUG	Debug. If this flag is set, VMS maps the code for the XDELTA debugger into the system page tables of the running system.
2	RPB\$V_INIBPT	Initial breakpoint. If RPB\$V_DEBUG is set, VMS executes a BPT instruction in module INIT immediately after enabling mapping.
3	RPB\$V_BBLOCK	Secondary boot from boot block. Secondary bootstrap is a single 512-byte block, whose LBN is specified in R4.
4	RPB\$V_DIAG	Diagnostic boot. Secondary bootstrap is image called [SYSMAINT]DIAGBOOT.EXE.
5	RPB\$V_BOOBPT	Bootstrap breakpoint. Stops the primary and secondary bootstraps with breakpoint instructions before testing memory.
6	RPB\$V_HEADER	Image header. Takes the transfer address of the secondary bootstrap image from that file's image header. If RPB\$V_HEADER is not set, transfers control to the first byte of the secondary boot file.
7	RPB\$V_NOTEST	Memory test inhibit. Sets a bit in the PFN bit map for each page of memory present. Does not test the memory.
8	RPB\$V_SOLICT	File name. VMB prompts for the name of a secondary bootstrap file.
9	RPB\$V_HALT	Halt before transfer. Executes a HALT instruction before transferring control to the secondary bootstrap.
10	RPB\$V_NOPFND	No PFN deletion (not currently used). Intended to tell VMB not to read a file from the boot device that identifies bad or reserved memory pages, so that VMB does not mark these pages as valid in the PFN bitmap.

- 7. The secondary bootstrap image is identified (by R5 flags and, optionally, information solicited from the console terminal). The order of precedence in choosing a secondary bootstrap image is the following.
 - a. If the R5 flag called RPB\$V_BBLOCK is set, a boot block program is read from the system disk. R4 contains the logical number of the disk block that contains the secondary bootstrap image. (This function is used only on the VAX-11/780 processor.)
 - b. If the R5 flag called RPB\$V SOLICT is set, the name of the secondary bootstrap image is explicitly requested from the console terminal.
 - c. If the R5 flag called RPB\$V_DIAG is set, the diagnostic supervisor is loaded. This option causes a file called [SYSMAINT]DIAGBOOT.EXE to be used as the secondary bootstrap image.
 - d. The absence of any of the three options (a, b, or c) causes [SYSEXE]SYSBOOT.EXE to be used as the secondary bootstrap program. This is the normal path of execution when a VMS system is being initialized.

Table 21-3
Contents of Restart Parameter Block

Mnemonic	Item	Size in Bytes	Loaded by	Special Uses
RPB\$L_BASE	Physical Base Address of 64K Block	4	VMB	Used to Locate RPB
RPB\$L_RESTART	Physical Address of RESTART Routine	4	INIT	(Contents=Address) Used to Locate
RPB\$L_CHKSUM	Checksum of First 31 Longwords of RESTART Routine	4	INIT	RESTART Routine Consistency Check on RPB and RESTART Routine
RPB\$L_RSTSTFLG	Restart in Progress Flag	4	Set by Hardware	Prevent Nested Restart
			Cleared by INIT Cleared by RESTART	
RPB\$L HALTPC	PC at HALT/Restart	4	VMB	
RPB\$L_HALTPSL	PSL at HALT/Restart	4	VMB	
RPB\$L_HALTCODE	Code Describing Reason for Restart	4	VMB	
RPB\$L_BOOTRx	Saved Bootstrap Parameters (R0 through R5)	24	VMB	
RPBSL_IOVEC	Address of \$QIO Vector in Bootstrap Driver	4	VMB, INIT	Used by BUGCHECK to dump physical memory
RPB\$L IOVECSZ	Size (in bytes) of Bootstrap \$QIO Routine	4	VMB	
RPB\$L FILLBN	Logical Block Number of Secondary Bootstrap File	4	VMB	
RPB\$L FILSIZ	Size (in blocks) of Secondary Bootstrap File	4	VMB	
RPB\$Q PFNMAP	Descriptor of PFN Bitmap	8	VMB	
_	Size (in bytes) of PFN Bitmap	(4)	"	
	Physical Address of Start of PFN Bitmap	(4)	"	
RPB\$L_PFNCNT	Count of Physical Pages	4	VMB	
RPB\$L_SVASPT	System Virtual Address of System Page Table	4	INIT	Used by RESTART
RPB\$L_CSRPHY	Physical Address of UBA Device CSR	4	VMB	
RPB\$L_CSRVIR	Virtual Address of UBA Device CSR	4	INIT	
RPB\$L_ADPPHY	Physical Address of Adapter Configuration Register	4	VMB	
RPB\$L_ADPVIR	Virtual Address of Adapter Configuration Register	4	INIT VMB	
RPB\$W UNIT	Descriptor of Bootstrap Device Unit Number	(2)	VMB	
RPB\$B DEVTYP	Device Type Code	(1)	*	
RPB\$B_SLAVE	Slave Unit Number	(1)	"	
RPBST FILE	Secondary Bootstrap File Name (Counted ASCII String)	40	VMB	
RPB\$B CONFREG	Byte Array of Adapter Types	16	VMB	
RPB\$B HDRPGCNT	Count of Header Pages in Secondary Bootstrap Image	1	VMB	
	spare (to preserve natural alignment)	3	-	
RPB\$L_ISP	Powerfail Interrupt Stack Pointer	4	Power Fail	Restored by
RPB\$L_PCBB	Saved Process Control Block Base Register	4	Routine Power Fail	RESTART Routine Restored by
	·		Routine	RESTART Routine
RPB\$L_SBR	Saved System Base Register	4	INIT, Power Fail Routine	Restored by RESTART Routine
RPB\$L_SCBB	Saved System Control Block Base Register	4	INIT, Power	Restored by
RPB\$L_SISR	Saved Software Interrupt Summary Register	4	Fail Routine Power Fail	RESTART Routine Restored by
RPB\$L SLR	Saved System Length Register	4	Routine INIT, Power	RESTART Routine Restored by
RPB\$L_MEMDSC	Longword Array of Memory Descriptors	48	Fail Routine VMB	RESTART Routine Used by BUGCHECK to dump physical memory




Figure 21-1 Physical Memory Layouts Used by VMB and SYSBOOT

The image is read into memory (Figure 21-1) and control is passed to it at its transfer address. This address is normally the first byte in the image. However, setting the flag RPB\$V_HEADER in R5 directs VMB to use the transfer address stored in the image header of the secondary bootstrap program. (This of course assumes that the secondary bootstrap image was produced by the VAX-11 Linker.)

21.2.3 Bootstrap Driver and I/O Subroutines

VMB contains a skeleton Queue I/O Request routine and device driver to perform its I/O. This driver and routine are loaded into nonpaged pool by INIT for possible later use by the bugcheck code (Chapter 7).

The VMB image actually contains simple drivers for all possible system devices. Once it has determined the name of the bootstrap device (from register contents), VMB moves the driver code for the selected device so that it is adjacent to the \$QIO routine. (This allows the entire bootstrap I/O system to be moved with a single MOVCx instruction.) The location and the size of the \$QIO routine plus the selected driver are loaded into the Restart Parameter Block for later use by INIT.

This simple operation by VMB prevents nonpaged pool from being loaded with a set of bootstrap device drivers that are never used. That is, the only bootstrap driver that is preserved for the life of a VMS system is the bootstrap device driver selected through input to VMB. All other bootstrap drivers are linked into the VMB image but disappear along with the rest of VMB when VMS is finally initialized.

21.2.4 File Operations

One of the problems that must be solved in any bootstrap operation involves location of files before the file system itself is in full operation. In a VMS system, the problem is faced with every file operation that must be performed before the system disk ACP (Ancillary Control Processor) is created.

VMS solves this problem by including two special object modules (FILEREAD and FILERWIO) in the executive image. The modules consist of a series of subroutines that can perform some primitive file operations on a Files-1l volume. One of these modules (FILEREAD) is also linked into both the VMB and SYSBOOT images.

In order to keep these subroutines relatively small, several restrictions are imposed on files that can be accessed with them.

- The volume containing the file must be a Files-11 volume. It can use either Structure Level 1 or 2.
- The file must be contiguous.
- If the volume uses Structure Level 2, the file must reside in a root directory. The subroutines cannot follow subdirectory specifications.

Files that must be contiguous because of these restrictions are indicated in Table 21-1.

21.3 SECONDARY BOOTSTRAP PROGRAM (SYSBOOT)

The secondary bootstrap program SYSBOOT executes when VMB is directed to load a VMS system. Most of the operations that are performed by code that executes before VMS exists are performed by SYSBOOT. VMB has already tested physical memory, read SYSBOOT into memory, and transferred control to it. SYSBOOT performs three major functions.

- The system is configured. This means that a set of adjustable SYSBOOT parameters (either the ones from the last system or a set explicitly selected through a conversational bootstrap) is loaded. Other system parameters whose values depend on the values of the adjustable parameters are calculated.
- A portion of system configuration that deserves separate mention involves the mapping of system virtual address space. The sizes of many of the pieces of system address space depend on the values of one or more SYSBOOT parameters. The calculations that SYSBOOT performs and the results of these calculations are detailed in Appendix E.

In addition to sizing the pieces of system space, SYSBOOT also sets up the system page table to map many of the pieces of the nonpaged and paged executive. In a related step, SYSBOOT prepares a PO page table that allows memory management to be turned on. (This last step is described in Chapter 22.)

• The last major step that SYSBOOT performs is to locate the executive (SYS.EXE) and read the various portions of it into the (physical) pages set aside when the system page table was set up. Other files (Table 21-1) are also located and their locations passed on to INIT in general registers (Table 21-4).

There is little CPU-dependent code in SYSBOOT. Most of the CPU dependencies have already been taken care of by VMB.

21.3.1 Detailed Operation of SYSBOOT

SYSBOOT begins operation with the physical memory layout pictured in Figure 21-1. Rll points to the beginning of the Restart Parameter Block.

- SYSBOOT immediately allocates a physical page and sets up a system control block with all vectors containing the address of a service routine in SYSBOOT. The vectors for TBIT and BPT are redirected to exception service routines in XDELTA, linked as a part of the SYSBOOT image. The machine check vector is modified to point to a customized exception service routine.
- 2. If the bootstrap breakpoint flag (RPB\$V_BOOBPT, R5<5>) is set, SYSBOOT executes a BPT instruction, which transfers control to XDELTA, linked as a part of the SYSBOOT image.

Note that the same flag controls breakpoint execution in both VMB and SYSBOOT. This flag can be used in locating a hardware problem or other problem that is preventing system initialization.

Table 21-4
Register Input to INIT from SYSBOOT

Register	Contents
R O	Physical Address of EXE\$INIT
R2	Logical Block Number of Terminal Service (TTDRIVER.EXE)
R 3	Size (in bytes) of Terminal Service
R4	Size (in blocks) of Executive Image (SYS.EXE)
R5	Logical Block Number of Executive Image
R6	Logical Block Number of System Disk Driver
R7	Size (in bytes) of System Disk Driver
R8	Logical Block Number of Loadable CPU Code (SYSLOAxxx.EXE)
R7	Size (in bytes) of Loadable CPU Code
R11	Physical Address of RPB
SBR	Physical Address of Base of System Page Table
SLR	Length of System Page Table
POBR	Set up so that page containing EXE\$INIT is identically mapped as a PO virtual page (Figure 22-1)
POLR	Contains the value of the PFN containing EXE\$INIT plus two

- 3. The PR\$_SID register is read to determine the CPU type. This type is stored for later use by code whose execution depends on the specific CPU type. This value, stored in global location EXE\$GB CPUTYPE, is used in several ways.
 - It will determine which pieces of CPU-dependent code within SYSBOOT execute. For example, there is a check whether the hardware ECO status is at the level required to support a VAX/VMS system. On a VAX-11/750, the hardware ECO level and microcode revision level are the values that are checked. On a VAX-11/780, this test requires communication with the console program to obtain the version numbers of the PCS, WCS, and FPLA.
 - The CPU type will determine the name of the separate image file (SYSLOA750.EXE or SYSLOA780.EXE) that contains CPU-dependent routines. This image is opened (located) by SYSBOOT and read into nonpaged pool by INIT.

BOOTSTRAP PROCEDURES

- Those portions of CPU-specific code that are selected at execution time (with suitable test and branch instructions) will use the CPU type as the object of the tests.
- The size of the system control block, a part of the overall sizing effort of system address space described in step 7 and Appendix E, depends on the CPU type.

The different strategies that are used to handle CPU dependencies are described in the next chapter.

- 4. The executive image is opened. Its location (logical block number) on the system disk is stored for later use. The portion of the executive image that contains parameters is read into SYSBOOT's working table. The last section of the next chapter describes in more detail the movement of parameter information during the initialization sequence.
- Several other files are opened and their locations stored. These files include
 - the system disk driver,
 - the terminal driver, and
 - the image containing the CPU-dependent modules.

The addresses of these files are passed to INIT so that their contents can be read into appropriate places in system address space after memory management is turned on.

- 6. At this point, SYSBOOT determines if the operator requested a conversational bootstrap by setting the RPB\$V CONV flag, R5<0>, as input to VMB. If so, SYSBOOT will prompt to allow interactive alteration of the parameter values. In any case, SYSBOOT enters the next phase with some set of adjustable parameters.
- 7. The size of the process header and the sizes of pieces of system address space are calculated. In particular, the size of the system page table is calculated. The details of these calculations are described in Appendix E.
- 8. The first page of the system control block, found on both the VAX-11/750 and the VAX-11/780, is loaded with the contents of module SCBVECTOR, which contains the entry points for the interrupt and exception service routines located in SYS.EXE.
- 9. The system header is configured. All entries in the system header whose contents depend on configuration parameters are filled in at this time. This step is analogous to the process header configuration that is performed by code in SHELL as a part of process creation (Chapter 17).
- 10. Pieces of the executive that never page (Table E-3) are mapped into the highest portion of physical memory. These physical pages will not be accounted for in the PFN data base because their state will never change.

BOOTSTRAP PROCEDURES

- 11. The pageable portions of SYS.EXE (the system service vectors and the pageable executive routines) are also mapped to allow the executive to be read into memory. If the SYSPAGING flag is set (its usual state), the physical pages that contain the pageable executive will be released to the free list by INIT.
- 12. The executive image is read into memory. Because memory management has not yet been enabled, none of the complications of scattered reads into memory are applicable here.
- 13. The contents of SYSBOOT's internal parameter table are copied to the portion of the memory image of the executive that contains all the adjustable parameters. This step preserves the current parameter settings (because SYSBOOT is going away) until they can be written back to the disk image of the executive by SYSINIT (Chapter 22).
- 14. SYSBOOT loads the base and length registers for the PO and system page tables so that INIT can turn memory management on. Enabling memory management is described in more detail in the next chapter.
- 15. Finally, SYSBOOT transfers control to module INIT in the executive. This transfer must be done to a physical location because memory management has not been enabled yet. The file descriptors and other information that SYSBOOT passes to INIT are stored in registers (Table 21-4). The state of physical memory is pictured in Figure 21-2.




Figure 21-2 Physical Memory Layout Used by the Executive

CHAPTER 22

OPERATING SYSTEM INITIALIZATION

The second major phase of system initialization is performed

- by code that is a part of the executive (module INIT) and
- by a special process (SYSINIT) that is created to complete those pieces of initialization that require process context in order to execute.

INIT turns on memory management and sets up those data structures whose size or contents depend on SYSBOOT parameters. SYSINIT opens system files, creates system processes, maps RMS and the message file, and creates the process that invokes the startup command file.

22.1 INITIAL EXECUTION OF THE EXECUTIVE (INIT)

The final instruction in SYSBOOT transfers control to (physical) address EXE\$INIT, an address in module INIT. INIT turns on memory management, configures the I/O adapters, initializes several scheduling and memory management data structures, and finally releases the pages that it occupies so that code that executes only once during the life of the system does not consume system resources.

22.1.1 Turning on Memory Management

The first (and perhaps most important) step that INIT takes turns on memory management. Before SYSBOOT transfers control to INIT, it sets up the system page table to map the executive and dynamic data structures. In addition, a PO page table is constructed so that the physical page containing EXE\$INIT is mapped as a PO virtual page where the virtual page number is identical to the physical page number. This means that EXE\$INIT can be referenced as a PO virtual address that is identically equal to the physical address of EXE\$INIT. The reason that PO space is used for this double mapping is that the PO space address range from O to 40000000 is the same as the maximum physical address range permitted by the VAX architecture. That is, no matter how much physical memory is put on a VAX processor, there will always be a PO address range with identical addresses.

22.1.1.1 Double Mapping of INIT by SYSBOOT - This PO page table is constructed by loading the PO base and length registers with values that access a portion of the system page table (Figure 22-1). If we assume that EXE\$INIT is located in PFN n, then POLR is loaded with n+2 and POBR is loaded with a system virtual address that is n longwords smaller than the system virtual address of the system page table entry that maps EXE\$INIT.




Figure 22-1 Double Use of System Page Table Entries by INIT

The net result of all this mapping is that the physical page containing EXE\$INIT can (and will) be accessed in three different ways (Figure 22-2). These different mappings are listed here in order of mapping complication, and not in the order in which they are used. EXE\$INIT can be accessed

- as a physical address,
- as a system virtual address (80012FF8 in Version 2) that is mapped by the system page table,
- or as a PO virtual address that is located by the subset of the system page table that is also used as a PO page table.

22.1.1.2 Instructions That Turn on Memory Management - When INIT begins execution, memory management is disabled. The PC contains the physical address of EXE\$INIT.

(1) The first instruction

MOVL RPB\$L BOOTR5(R11),FP

executes in physical space. Its effect is not related to turning memory management on.

(2) The second instruction

MTPR #1,S^#PR\$ MAPEN

actually turns memory management on. That is, all address references from that point on must be translated. Note that the instruction does not cause a transfer of control. The PC is simply incremented by three, the number of bytes in the instruction. However, the next PC reference will be translated because memory management has been enabled.

Because of the mapping set up by SYSBOOT, the incremented (physical) PC (the address of the JMP instruction), when translated using the PO page table, yields the physical address of the JMP instruction.

(3) The third instruction

JMP @#10\$

is the only instruction that executes with a PO program counter. This instruction immediately transfers control to a system virtual address that was calculated when the executive was linked. When this system virtual address is translated, it results in the physical address of the next instruction in the physical page containing EXE\$INIT.

The three instructions from

MTPR #1,S^#PR\$_MAPEN

to

MOVL EXE\$GL INTSTK, SP

execute in three different mapping contexts (solid line in Figure 22-2). However, the mapping that was set up by SYSBOOT results in a selection of successive instructions from the same physical page.




Figure 22-2 Address Space Changes as Memory Management is Enabled by INIT

22.1.2 Initialization of the Executive

Once INIT has succeeded in turning on memory management, it is free to make references to system addresses. In particular, it is now possible to initialize dynamic data structures that have their listheads stored in static global locations in system space. Some of these steps involve allocation from nonpaged dynamic memory. (The nonpaged pool space allocated by INIT, and the SYSBOOT parameters that control the amount of allocated space, are listed in Table 22-1.) The detailed steps that INIT takes once memory management has been turned on are listed here.

- The file descriptors and other arguments that were passed to INIT from SYSBOOT in registers are saved in corresponding global locations.
- The swap file table entry for the Shell process is initialized to point to the executive image (Figures 11-22, 11-23, and 17-5).
- 3. The System Control Block Base Register is loaded with the physical address of the SCB that contains the addresses of exception and interrupt service routines in the executive. This block was allocated and initialized by SYSBOOT.
- 4. Executive debugger support is either initialized or eliminated, according to the setting of the debug flag (RPB\$V_DEBUG, R5<1>) on input to VMB.
 - a. If debug support is selected, the BPT and TBIT exception vectors are loaded with the addresses of exception service routines within XDELTA.
 - b. If debug support is not selected, the BPT instruction in INIT (at address INI\$BRK) is converted to a NOP. In addition, the pages containing XDELTA (see Appendix E) are included in the list of pages that INIT will release to the free page list as part of its exit routine.
- 5. The announcement message is printed on the console terminal. Note that this important milestone, while not very far into INIT, indicates that the executive has been read into memory and memory management turned on, both significant steps in bringing the system on the air.
- 6. Nonpaged pool is initialized (Chapter 25).
- 7. If the initial breakpoint flag (RPB\$V_INIBPT, R5<2>) was set on input to VMB, then INIT executes a BPT instruction at this point.
- 8. If the SYSPAGING SYSBOOT flag is set, indicating that the pageable executive routines are going to page, then the physical pages occupied by this part of the executive are released to the free page list and the SPTEs for these pages are set up to contain system section table indices. In addition, the first section table entry in the system section table (Figure 11-15) is initialized to point to the executive image SYS.EXE.

Table 22-1
Use of Nonpaged Pool by Module INIT

Item		Global Address of Pointer	Factors That Affect Size
	Real-Time Bitmap	EXE\$GL_RTBITMAP	RBM\$K_LENGTH + 4*REALTIME_SPTS (but only present when REALTIME_SPTS nonzero)
	Adapter Control Blocks for I/O Adapters	IOC\$GL_ADPLIST	Number and Type of External Adapters (Table 22-2)
(NH)	PCB Vector and Sequence Vector	SCH\$GL_PCBVEC SCH\$GL_SEQVEC	6*(MAXPROCESSCNT+1) (Note 1)
(NH)	Process Header Vectors	PHV\$GL_PIXBAS PHV\$GL_REFCBAS	4*(BALSETCNT+1) (Note 2)
(NH)	Swapper Map	SWP\$GL_MAP	4*WSMAX + 4 (Note 3)
(NH)	Modified Page Writer Arrays	MPW\$AL_PTE MPW\$AW_PHVINDEX	6*MPW_WRTCLUSTER
(NH)	Bootstrap I/O Routines	RPB\$L_IOVEC (Note 4)	Size of Driver Itself
(NH)	CPU-Dependent Code	EXE\$AL_LOAVEC (Note 5)	Size of Image SYSLOAxxx.EXE
	Logical Name Blocks for SYS\$DISK and SYS\$SYSDISK	LOG\$GL_SLTFL (Note 6)	constant (Note 6)
	Terminal Driver and Its Associated Data Structures	(Note 7)	Size of Image TTDRIVER.EXE
	System Disk Driver and Its Associated Data Structures	(Note 7)	Size of disk driver image

Table 22-1 (cont.)

Use of Nonpaged Pool by Module INIT (Notes)

- (NH) These structures are allocated without a 12 byte header that contains a size and type field. This is not a problem because these structures are never deallocated. However, an interesting side effect of this absence of a header is that SDA interprets data as structure size and incorrectly dumps the beginning of nonpaged pool.
- (1) One extra slot in each array for system PCB. "System" process has process index of MAXPROCESSCNT.
- (2) One extra slot in each array for system header. System header has balance slot index of BALSETCNT.
- (3) Extra longword contains a zero, an end of list indicator.
- (4) The bootstrap I/O routines are located through an offset in the Restart Parameter Block.
- (5) Loadable routines are connected to the executive through arguments to JMP instructions in module SYSLOAVEC (Figure 22-3).
- (6) The logical name blocks are constant because the sizes of both the logical name strings (SYS\$DISK and SYS\$SYSDISK) and the equivalence name strings (DDcu:) are constant. The logical name blocks are linked into the system logical name table in the usual manner.
- (7) Device drivers and their associated data structures are linked into the I/O data base in several ways. See the VAX/VMS Guide to Writing a Device Driver for details.

- 9. The fields in the restart parameter block used by the restart routine (Chapter 23) are initialized.
- 10. The physical pages represented by the PFN bitmap set up by VMB are placed on the free page list. (Note that the pages that contain the PFN bitmap must be mapped virtually before they can be accessed.)
- 11. The system page table entries for paged dynamic memory are set up. If paged pool is going to page (the POOLPAGING SYSBOOT flag is set), then the SPTEs are set up to contain demand zero format PTEs. If pool paging is turned off, then physical pages are allocated, their PFNs are loaded into the SPTEs, the protection codes (URKW) are loaded, and the valid bits are turned on.
- 12. The preallocated I/O request packets are removed from nonpaged pool and linked together. (The IRP lookaside list is described in Chapter 25.)
- 13. If the SYSBOOT parameter REALTIME_SPTS is set to nonzero, that number of SPTEs is taken from the list of available SPTEs (Appendix E) and described in a real-time bitmap control block, allocated from nonpaged pool.
- 14. The external I/O adapters are mapped. The adapter configuration was determined by VMB and recorded in the restart parameter block. There are two distinct steps to initializing each adapter:
 - creating system virtual pages that map the physical pages containing adapter addresses and
 - initializing the contents of these now accessible registers.

Adapter initialization is discussed further in the next section.

- 15. The PCB vector and sequence number vector (Chapter 17) are allocated from nonpaged pool and initialized. All sequence numbers are initialized to zero. All PCB vector slots are set up to point to the PCB of the null process. Note that one extra entry is allocated at the end of each array. The extra entry in the PCB vector points to the system PCB. (The system PCB is defined in module PDAT. Its dynamic contents are loaded by INIT.)
- 16. The scheduler is called to make computable the two processes that are assembled as a part of the executive image, the swapper and the null process.
- 17. The process header vectors (Chapter 11) are initialized for each balance slot. The reference count array is initialized to contain a negative one in each array element. The process index array is initialized to contain zeros, indicating free balance slots.

(The null process is the process with a process index of zero. Because the null process does not swap, it does not require a balance slot. This allows an index of zero to be used for another purpose, namely to indicate free balance slots.)

As Appendix E illustrates, the system header and system page table immediately follow the balance slot area in system address space. In fact, portions of the memory management subsystem treat the system header as the occupant of an additional balance slot, one with a slot number equal to the SYSBOOT parameter BALSETCNT. The two process header vector arrays have one extra entry at the end to reflect this feature.

- 18. The swapper map (Chapters II and 14) is allocated from nonpaged pool. Its address is stored in global location SWP\$GL_MAP and also in the swapper's PO base register. Pages that appear in the swapper map are accessible as PO virtual pages when the swapper is the current process.
- 19. The modified page writer arrays (Chapters 11 and 12) are allocated from nonpaged pool.
- 20. The bootstrap I/O routines that are a part of VMB are copied to nonpaged pool. (As with the PFN bitmap, the pages that contain these routines must be temporarily mapped to make them accessible to INIT, which is working with memory management enabled.) Some more parameters that will be used by the restart routine (Chapter 23) are loaded into the restart parameter block.
- 21. The CPU-dependent code is loaded into pool. The vectored linkage to these routines, described in a later section of this chapter, is established.
- 22. Logical name blocks for SYS\$DISK and SYS\$SYSDISK are allocated from nonpaged pool, even though all other logical name blocks for system or group logical names are allocated from paged pool. This is because paged pool allocation is not possible above IPL 2. The two logical name blocks are linked into the system logical name table.
- 23. The terminal driver (SYS\$SYSTEM:TTDRIVER.EXE) is loaded into nonpaged pool. The entry points of the driver are loaded into the device data block (DDB) for the console terminal (OPAO). The data structures for additional terminals will be established as a result of the AUTOCONFIGURE ALL command that is passed to SYSGEN as part of the command file STARTUP.COM.
- 24. The driver for the system device is loaded into nonpaged pool. Fields in its associated data structures (DDB, UCB, CRB, IDB, ADP) are loaded with information that depends on which specific unit and controller locate the system disk.
- 25. Once the system device controller and unit designators are determined, the equivalence names for SYS\$DISK and SYS\$SYSDISK are stored in their respective logical name blocks.

- 26. The driver prologue tables for the three devices (mailbox, null device, and console terminal) that are linked with SYS.EXE, and also the DPTs for the terminal driver and the system disk driver, are linked into the driver data base (located through listhead IOC\$GL_DPTLIST).
- 27. A page of physical memory (the so-called black hole page or rabbit hole page) is reserved for UNIBUS adapter powerfail on the VAX-11/780. When power failure occurs on a UNIBUS adapter, all virtual pages mapped to UBA registers or UNIBUS I/O space (24 pages in all) are remapped to this physical page. This prevents drivers for UNIBUS devices from generating multiple machine checks while the power is off for the UBA. Powerfail operations are discussed in more detail in Chapter 23. Machine check operation is briefly discussed in Chapter 7.
- 28. The maximum allowable working set is readjusted (if necessary) to reflect the amount of available physical memory.

Specifically, the number of physical pages used by the executive (Appendix E) is subtracted from available physical memory. System usage includes not only nonpaged code and data but also the system working set, MPW_LOLIMIT pages on the modified page list, and FREELIM pages on the free page list (but not the pages used by INIT). The value of WSMAX is then minimized with this difference.

- 29. Two flags used by the restart code (Chapter 23) are cleared.
- 30. Finally, INIT frees up the pages that it occupied and jumps to the scheduler. This means that the protection fields for these system virtual pages are set to No Access in the system page table and the physical pages are placed onto the free page list.

INIT accomplishes this by copying a small routine into nonpaged pool and transferring control to that routine. The routine itself vanishes as a result of the first allocation from pool, because the use of this block of pool was not recorded anywhere.

22.1.3 I/O Adapter Initialization

When VMB performed its memory sizing, it also identified the presence and identity of external adapters. The results of this operation were stored in a 16 byte table in the Restart Parameter Block (at offset RPB\$B_CONFREG). INIT uses this information to initialize each of the adapters for later use by SYSGEN's configuration operations. (Some of the routines called by INIT are found in source module INITADP, a logical extension of the code contained in module INIT.)

Although some of the initialization that INIT performs depends on the nature of the external I/O adapter, there are two general steps that are taken for each adapter.

- An adapter control block that identifies the adapter and contains information about how the adapter's internal registers are mapped is allocated from nonpaged pool and loaded.
- System virtual space is set up to map to the I/O space addresses for internal adapter registers and other I/O space assignments.

Table 22-2 lists the differences in ADP size and mapping requirements for each of the possible external adapters.

22.1.4 CPU-Dependent Routines

There are two different types of CPU-dependent code that appear in Version 2 of VMS and two corresponding methods that VMS uses for incorporating the code.

- When there are one or two instructions or data references that depend on the specific type of CPU that is being used, the system usually includes the code or data sequence for all CPUs in line and uses the contents of location EXE\$GB_CPUTYPE to determine which piece of the code or data to use. (This location was previously loaded by SYSBOOT from the contents of the PR\$_SID register.)
- In the case of entire routines (such as the purge datapath routine, IOC\$PURGDATAP) or entire modules (such as the machine check handler) that are CPU-dependent, a vectored entry point technique is used.

The vectored entry point method works in the following way. Each reference within the executive image to a CPU-dependent routine is dispatched to a JMP instruction in module SYSLOAVEC linked with the executive image SYS.EXE. The CPU-dependent routines (one routine for each CPU) are linked together into a series of CPU-dependent images with names of the form SYSLOAXXX.EXE (SYSLOA750.EXE or SYSLOA780.EXE). INIT uses the CPU type to load the correct CPU-dependent image SYSLOAXXX.EXE into nonpaged pool as a part of system initialization.

Another vector module called LOAVEC (actually the same module as SYSLOAVEC with a different setting of a conditional assembly flag), linked into each CPU-dependent image SYSLOAXXX.EXE, contains an offset into the loadable image for each of the CPU-dependent subroutines. INIT uses the information in this table to adjust the arguments of the JMP instructions (in module SYSLOAVEC) so that they point to the correct routines in SYSLOAXXX.EXE. The initial destinations of all the JMP instructions is EXE\$LOAD_ERROR, a global address of a HALT instruction within module SYSLOAVEC in SYS.EXE. If any of these CPU-dependent routines is referenced before INIT has completed its initialization, the system will halt.

Table 22-2
External Adapter Initialization

Adapter Type	Size of Adapter Control Block (bytes)	Number of System Virtual Pages Mapped for Adapter
Local Memory	None exists	One Page
MA780 Shared Memory (VAX-11/780 only)	112 + 4*16 = 176 (Note 1)	One Page
UNIBUS Adapter (VAX-11/750) (VAX-11/780)	112 112 + 148 + 4*128 = 772 (Note 2)	8 + 16 = 24 (Note 3)
MASSBUS Adapter	20	8 Pages
DR780 Interface (VAX-11/780 only)	20	4 Pages
Unoccupied Nexus Slot	None Exists	One Page to Allow Access

- (1) There are 112 bytes in the body of the ADP plus space for 16 longword vectors.
- (2) The VAX-11/750 ADP contains 112 bytes of data and nothing else. UNIBUS vectors are contained in the second page of the system control block.
 - The VAX-11/780 ADP contains 112 bytes of data, the interrupt service routine for the UBA which is 148 bytes long (in Version 2.0), and 128 longword vectors, corresponding to UNIBUS vectors from 0 to 774 (octal).
- (3) Eight pages map the UBA internal registers such as mapping registers, datapath registers, and the like. Sixteen pages map the UNIBUS I/O page to allow virtual access to device CSRs, data registers, and so on.

The cost of separating out CPU-dependent routines from the system image, one extra level of indirection, is far outweighed by the benefits, fewer execution time decisions and no need for separate executive images for each CPU. The linkage that is established by INIT for CPU-dependent routines is illustrated in Figure 22-3.

22.2 INITIALIZATION IN PROCESS CONTEXT

Further steps in system initialization require that they be performed by a process. System services can only be called while executing in process context because the quota and privilege checks are made against process data structures. A command language interpreter can easily be mapped into Pl space, a per-process portion of virtual address space that is only available when executing in process context. The process phase of system initialization is divided into two pieces, that performed by a special process called SYSINIT and the steps performed by the command file STARTUP.COM.

22.2.1 SYSINIT Process

When the scheduler executes, it selects the highest priority computable process for execution. Because there are only two processes in existence at this time, the swapper process is always selected (because it has a priority of 16 and the null process has a priority of 0). The swapper immediately creates another process, called SYSINIT, that performs those aspects of system initialization that require process context.

In one sense, SYSINIT is an extension of the swapper process. However, the initialization code is isolated to prevent encumbering the swapper with code that only executes once during the life of a system. (This is one of several techniques used during system initialization and process creation to cause seldom used code to disappear after it is used. A list of such techniques appears in Appendix A.)

The major functions that SYSINIT performs can be grouped into three groups.

- The page file, swap file, and dump file are all opened and their locations on disk stored in respective data structures.
- RMS and the system message file are mapped as system sections.
- System processes (disk ACP, Job Controller, the error formatter, and OPCOM) are created.

module

halt.

after it loads SYSLOAxxx.EXE.

SYSLOAVEC




Figure 22-3 Linkage and Control Flow Example for CPU-Dependent Routines

22.2.1.1 Pool Usage by SYSINIT - SYSINIT, like INIT, consumes large amounts of nonpaged pool and some paged pool. However, the sizes of various blocks are not directly related to SYSBOOT parameters. In addition, with one exception, all blocks allocated directly or indirectly by SYSINIT include a 12 byte header that contains a size field and unique identifier for each structure. A sample list of structures that are allocated from nonpaged pool as a result of the execution of SYSINIT include

- software PCBs and JIBs for system processes,
- file control blocks and window control blocks for all opened files,
- a volume control block for the system disk, and
- mailboxes for the Job Controller and OPCOM. These structures are actually created as a result of execution of the process-specific images.

The one block of nonpaged pool allocated by SYSINIT that does not contain a type code is the page file bitmap. This structure is easily identifiable in an SDA dump as a large block of UNKNOWN type that has a number of bits equal to the size in blocks of PAGEFILE.SYS.

22.2.1.2 Detailed Operation of SYSINIT - The detailed steps that SYSINIT takes are listed here.

- System logical names are created for SYS\$SYSTEM and SYS\$SHARE. The creation of these names cannot be delayed until the creation of the STARTUP process because these names are needed as a part of the creation of that process.
 - The name of the image that is passed to the STARTUP process is SYS\$SYSTEM:LOGINOUT.
 - The LOGINOUT image performs a merged image activation (Chapter 18) to map the DCL command language interpreter into Pl space. The image activator uses logical name SYS\$SHARE to locate the shareable image DCLTABLES.EXE that contains the command data base for the DCL command language interpreter.
- The system time is calculated and stored.

If the SETTIME flag was passed to SYSBOOT, or if the contents of the TODR register indicate that it contains a meaningless number (Chapter 10), then a new value for the system time is solicited from the console terminal.

In any case, the Set Time system service is called to calculate a new system time. In addition, that service copies the current parameter settings from their locations in memory to the disk image of the executive (SYS.EXE).

- 3. If the UAFALTERNATE SYSBOOT flag is set, then a system logical name called SYSUAF is created with the equivalence name SYSUAFALT. This feature allows
 - selection of an alternate authorization file if a logical name called SYSUAFALT is created later in the initialization sequence that translates to this alternate file, or
 - automatic login with system manager privileges to anyone
 if no logical name called SYSUAFALT is created. This
 possibility is useful if the system manager forgets his
 password. (Use of this capability should be accompanied
 by a special parameter file or startup command file that
 prevents unrestricted access to the system.)
- 4. The following files are opened by the ACP routines located in the executive:

[SYSEXE]PAGEFILE.SYS [SYSEXE]SYSDUMP.DMP [SYSEXE]SWAPFILE.SYS [SYSEXE]RMS.EXE [SYSMSG]SYSMSG.EXE

5. The page file is initialized. This requires that the information obtained in the previous step be loaded into a window control block that describes the page file. The address of that WCB is stored in the page file control block (Figure 11-22) for the initial page file (the block with index 3).

In addition, a bitmap that describes the availability of each block in the page file is allocated from nonpaged pool and initialized to all ones to indicate that all blocks are available.

- 6. The address (logical block number) and size of the dump file are stored (at global location EXE\$GQ SYSDMP).
- 7. The swap file is initialized. As was done for the page file, a window control block is allocated from nonpaged pool. Its address is stored in the swap file table entry (Chapter 11) for the first swap file (the one with index 1).

The swap file is divided into equal size swap slots, each slot equal in size to the SYSBOOT parameter WSMAX. The number of slots in the file (minimized with 128, the maximum number of slots in a single swap file) is recorded in the SFTE. In addition, the maximum number of processes that the system can support (stored in global location SCH\$GW_PROCLIM) is taken as the minimum of swap file slot count and the initial MAXPROCESSCNT SYSBOOT parameter. (The contents of SCH\$GW_PROCLIM can be increased later by installing a second swap file.)

A slight change to this initialization, removing the limit of 128 on the size of the bitmap, has been added to Version 2.2 of VAX/VMS. This change is described in Appendix F.

- 8. RMS and the system message file are set up as pageable system sections. The section table entries that describe these sections are initialized as the second and third section table entries in the system header. (The first system section table entry, the one that describes the executive image itself, was set up by INIT.)
- 9. The second and third blocks of the dump file contain the contents of the error log buffers if the system just crashed. These buffers were written to the dump file by the bugcheck code (Chapter 7) so their contents would not be lost. If the system is rebooting after a crash, SYSINIT copies the second and third blocks of the dump file back to the error log buffers so their contents will eventually be written to [SYSERR]ERRLOG.SYS.

The bugcheck routine included the error log entry that describes the reason for the crash in the first block of the dump file as part of the dump file header block. This was done to avoid the loss of this data in the event that the two error log buffers were full at the time of the crash. If this was the case when the system crashed, SYSINIT will be unable to copy this error log entry to one of the error log buffers. In that case, the error log entry that actually describes the crash will never appear in an error log report. However, in all cases including this rare occurrence of two full error log buffers, the reason for the system crash is contained in the dump file.

10. The system disk is mounted. A direct result of this is the creation of the disk ACP for the system disk.

From this point on, the ACP is available for file operations. The primitive ACP routines that are a part of SYS.EXE are no longer required and will disappear in time due to system working set replacement. The particular constraint that is removed is that files accessed from this point on are not required to be contiguous and can reside in subdirectories.

11. Three more system processes

Job Controller (JOB_CONTROL)
Operator Communication Process (OPCOM)
Error Log Buffer Format Process (ERRFMT)

are created.

12. Finally, a process called STARTUP is created. The important point about this process is that it executes the image LOGINOUT, which maps a command language interpreter (Chapter 20).

22.2.2 The STARTUP Process

The STARTUP process created by SYSINIT completes system initialization. This process is the first process in the system that includes a command language interpreter. The inclusion of DCL allows the operation of this process to be directed by simple commands.

22.2.2.1 STARTUP.COM - The major steps that are performed by commands in this file can be divided into three major steps.

- Several system logical names are created. These include:
 - VMS-specific names

SYS\$LIBRARY SYS\$MESSAGE SYS\$HELP

- Logical names used by the symbolic debugger
- Names required by language run-time systems for VAX-11 COBOL-74 and VAX-11 PASCAL
- Logical names required by compatibility mode utilities
- The INSTALL utility is invoked to make privileged and shareable images known to the system.
- 3. The SYSGEN utility is invoked to automatically configure external I/O devices. (If a user-written driver must be loaded before normal VMS drivers, STARTUP.COM should be modified to include LOAD and CONNECT commands before the AUTOCONFIGURE ALL command to SYSGEN.)
- 4. The RMSSHARE utility executes and allocates a block of paged pool (default of 20 pages) to contain the data structures for shared files.
- Finally, a site-specific command file [SYSMGR]SYSTARTUP.COM is invoked.

22.2.2.2 Site-Specific Startup Command File - The site-specific command file that is distributed with VMS is empty. This file can be used to:

- Start batch and print queues
- Set terminal speeds and other device characteristics
- Create site-specific system logical names
- Install more privileged and shareable images
- Load user-written device drivers
- Mount volumes other than the system disk
- Load the console block storage driver (if desired) with a CONNECT CONSOLE command to SYSGEN and mount the console medium
- Start DECnet (if present on the system)
- Run SDA to preserve the previous dump file in case the system crashed

- Produce an error log report
- Announce system availability

22.3 THE SYSGEN PROGRAM

The SYSGEN program fits into the initialization sequence in two unrelated ways.

- It is invoked directly by STARTUP.COM to AUTOCONFIGURE the external I/O devices.
- It interacts indirectly by producing parameter files that may be used by SYSBOOT for future bootstrap operations.

The role of SYSGEN in autoconfiguring the I/O system is described in the <u>VAX/VMS</u> <u>Guide to Writing a Device Driver</u>. This section briefly compares and contrasts the operations that SYSBOOT and SYSGEN perform on parameter files. Table 22-3 summarizes this comparison.

22.3.1 Contents of Parameter Block

A common module called PARAMETER is linked into both the SYSBOOT and SYSGEN images. This module contains information about each adjustable parameter (Table 22-4). This data never changes. In addition, each parameter occupies a cell in a table of working values. It is this table that is

- displayed by SHOW parameter-name commands,
- altered by SET parameter-name value commands, and
- overwritten by a USE command

There is also a copy of the working table linked into the executive image, SYS.EXE. (This table is produced from the same source module as PARAMETER with a different setting of a conditional assembly parameter. The resultant module is called SYSPARAM.)

22.3.2 Use of Parameter Files by SYSBOOT

Figure 22-4 shows the flow of parameter value data during a bootstrap operation. The numbers in the figure describe the significant steps in setting values or moving data.

(1) The first step that SYSBOOT performs is to locate the executive image and read the parameter settings from the executive image into its working table. In the language of SYSBOOT and SYSGEN commands, this step is an implied

USE CURRENT

command. This operation causes the system to be initialized with the parameter settings used during the previous configuration of the system (due to step 5).

Table 22-3

Comparison of SYSBOOT and SYSGEN

SYSBOOT	SYSGEN	
Pur	pose	
SYSBOOT configures the system using parameters from the executive image or from a parameter file.	SYSGEN has four unrelated purposes. It creates parameter files for use in future bootstrap operations. It modifies dynamic parameters in the running system with the WRITE ACTIVE command. It loads device drivers and their associated data structures. It creates and installs additional page and swap files.	
Use in System Initialization		
SYSBOOT is the secondary bootstrap program that executes after VMB but before control is passed to the executive.	The only place that SYSGEN occupies in the initialization sequence is related to its driver function. It is invoked to AUTOCONFIGURE all I/O devices.	
Envir	onment	
SYSBOOT runs in a standalone environment with no file system, memory management, process context, or any other environment provided by VMS.	SYSGEN executes in the normal environment of a utility program. The driver and swap/page functions require privilege (CMKRNL). A WRITE ACTIVE command also requires CMKRNL privilege. The parameter file operations are protected through the file system.	
Valid	Commands	
USE USE filespec USE CURRENT USE DEFAULT no equivalent command SET SHOW CONTINUE (EXIT) no equivalent command no equivalent commands	USE USE filespec USE CURRENT USE DEFAULT USE ACTIVE SET SHOW EXIT (CONTINUE) WRITE Commands Associated with Device Drivers Commands Associated with Additional Page and Swap Files	
Initial Conditions		
Implied	Implied	
USE CURRENT	USE ACTIVE	
COMMOTIC	- Communic	

Table 22-4

Information Stored for Each Adjustable Parameter by SYSBOOT and SYSGEN

(This structure is defined in both SYSBOOT and SYSGEN by invoking the \$PRMDEF macro.)			
Item	Item		
Address of Parameter (in SYS.EXE) Default Value of Parameter Minimum Value That Parameter Can A	Longword Longword Longword		
Maximum Value That Parameter Can A	ssume	Longword	
Parameter Flags		Word	
DYNAMIC Parameter STATIC Parameter SYSGEN Parameter ACP Parameter JBC Parameter RMS Parameter SYS Parameter SYS Parameter SPECIAL Parameter DISPLAY Parameter CONTROL Parameter MAJOR Parameter PQL Parameter NEG Parameter	SHOW /DYN SHOW /GEN SHOW /ACP SHOW /JOB SHOW /RMS SHOW /SYS SHOW /SYS SHOW /SPECIAL SHOW /MAJOR SHOW /PQL		
Size of This Parameter	Byte		
Bit Position if Parameter is Flag	Byte		
Name String for Parameter	16 Bytes		
Name String for Units		12 Bytes	
Working Value of Parameter	Longword		

The working value of each parameter is found not only in internal tables in SYSBOOT and SYSGEN but also in the executive itself.

In fact, the parameter address (first item) stored for each parameter locates the working value of each parameter in the memory image of the executive.

- (2) If a conversational bootstrap was selected (R5<0> was set as input to VMB), then SYSBOOT will prompt for commands to alter current parameter settings. A USE command to SYSBOOT's prompt results in the working table being overwritten with an entire set of parameter values. There are three possible sources of these values.
 - USE filespec directs SYSBOOT to the indicated parameter file for a new set of values.




Figure 22-4 Movement of Parameter Data by SYSBOOT and SYSINIT

- The reserved name DEFAULT causes the working table in SYSBOOT to be filled with the default values for each parameter.
- The reserved name CURRENT causes the parameter values in the executive image to be loaded into SYSBOOT's working table. (A USE CURRENT command is redundant if it is the first command passed to SYSBOOT.)
- (3) Once the initial conditions have been established, individual parameters can be altered with SET commands. The conversational phase of SYSBOOT is terminated with a CONTINUE (or EXIT) command.
- (4) After SYSBOOT has calculated the sizes of the various pieces of system space, but before it transfers control to INIT, it copies the contents of its working table to the corresponding table in the memory image of the executive.
- (5) One of the first steps performed by the SYSINIT process copies the parameter table from the memory image of the executive to its disk image. Because SYSBOOT always does an implied USE CURRENT as its first step, this guarantees that all subsequent bootstraps will use the latest parameter settings, even if no conversational bootstrap is selected.

22.3.3 Use of Parameter Files by SYSGEN

SYSGEN's interaction with parameter files is not an integral part of the bootstrap operation. However, its action, pictured in Figure 22-5, closely parallels that of SYSBOOT.

(1) The initial contents of SYSGEN's working table are the the values taken from the memory image of the executive. The data movement pictured in Figure 22-5 is a movement from one memory area to another rather than the result of an I/O operation.

In any event, SYSGEN begins its execution with an implied

USE ACTIVE

command, a set of initial conditions that would differ from SYSBOOT's initial state only if someone had already run SYSGEN and written parameters to either CURRENT (the disk image of the executive) or ACTIVE (the memory image of the executive).

(2) SYSGEN can choose initial settings for its working table in exactly the same fashion as SYSBOOT.

There is an additional reserved filespec available to SYSGEN. A USE ACTIVE command causes the parameter table from the memory image of the executive to be copied into SYSGEN's working table.




Figure 22-5 Movement of Parameter Data by SYSGEN

- (3) SET commands can be used to alter individual parameter values. Typically, an EXIT (or CONTINUE) command would not be used until the final settings were preserved with a WRITE command.
- (4) This is the step that preserves the contents of SYSGEN's working table.
 - WRITE filespec creates a new parameter file that contains the contents of SYSGEN's working table.
 - WRITE CURRENT alters the copy of the parameter table in the disk image of the executive. The next bootstrap operation will use these values automatically (even without a conversational bootstrap option).
 - Several parameters determine the size of portions of system address space. Other parameters determine the size of blocks of pool space allocated by INIT. These parameters cannot be changed in a running system. However, many parameters are not used in configuring the system. These parameters are designated as DYNAMIC (Table 22-4).

A WRITE ACTIVE command to SYSGEN alters the settings of dynamic parameters only in the memory image of the executive.

A word of caution is in order here. Before experimenting with a new configuration, the parameters from a working system should be saved in a parameter file. If the new configuration creates a system that is unusable, the system can be restored to its previous state by directing SYSBOOT to use the saved parameters.

CHAPTER 23

POWERFAIL RECOVERY

Powerfail recovery support allows suitably equipped VAX/VMS systems to survive power fluctuations and power outages of short duration with no loss of operation. The support is provided by hardware features and VMS software routines.

VMS software support includes a power failure service routine that saves the volatile state of the machine before the power fails, a power recovery routine that restores that state, and device-specific code within many VAX/VMS device drivers. Some drivers are able to resume I/O operations that were in progress when the power failed. Others simply abort the request that was in progress. VMS also provides process notification by means of power recovery ASTs.

23.1 POWERFAIL SEQUENCE

When a fluctuation or drop in operating voltage occurs, the CPU generates a power fail interrupt. This interrupt causes control to be passed to the routine whose address is stored in offset 12 in the System Control Block, at the same time raising IPL to 30. The fact that powerfail is an interrupt with a finite IPL associated with it allows powerfail interrupts to be blocked for a short sequence of instructions, avoiding many potential synchronization problems.

The VMS powerfail interrupt service routine saves the volatile machine state (those registers whose contents are not preserved by some sort of battery backup) in main memory (which is preserved by battery backup), either on the interrupt stack or in the Restart Parameter Block. A list of the registers preserved by the power fail service routine and restored by the restart routine is found in Table 23-1. The service routine then waits in a tight loop

10\$: BRB 10\$

until the hardware generates a HALT operation. (The BRB instruction was chosen over an explicit HALT in the software service routine to avoid confusing the restart logic by triggering a restart too soon.)

23.2 POWER RECOVERY

The power recovery sequence performs various validity checks in a CPU-dependent fashion and then passes control to the VMS restart routine. This routine restores the saved state of the machine and then notifies each device driver in the system that power has failed so that the drivers can take device-specific action to restore interrupted I/O requests.

Table 23-1

Data Saved by Powerfail Routine and Restored During Power Recovery

The following elements are listed in the order that they are restored by the power recovery routine.

These first elements are restored before memory management is reenabled. The Restart Parameter Block is accessed through its physical address.

Element	Where Stored
System Base Register System Length Register Software Interrupt Summary Register System Control Block Base Register Process Control Block Base Register Interrupt Stack Pointer	Restart Parameter Block Restart Parameter Block Restart Parameter Block Restart Parameter Block Restart Parameter Block Restart Parameter Block

The following elements are listed in the order that they are restored by the power recovery routine. This is done to make this list agree with the order of elements that are stored on the stack.

These elements are all restored after memory management has been reenabled, which allows the interrupt stack to be accessed through its normal system virtual address.

Element	Where Stored
CPU-Specific Processor Registers (See Below)	Interrupt Stack
Process-Specific Processor Registers Pl Length Register Pl Base Register PO Length Register PO Base Register Performance Monitor Enable AST Level Register	Interrupt Stack
Four Per-Process Stack Pointers	Interrupt Stack

The following elements are not restored until the other power recovery steps described in the text are performed and the powerfail interrupt dismissed.

The PC/PSL pair $% \left(1\right) =\left(1\right) +\left(

Element	Where Stored
General Registers (R0 through FP)	Interrupt Stack
Interrupt PC and PSL	Interrupt Stack

(CPU-Specific Registers Saved by Powerfail Routine)

The following CPU-specific processor registers are saved on and restored from the interrupt stack.	
Element	СРИ
Translation Buffer Disable Register Memory Cache Disable Register	VAX-11/750 VAX-11/750
SBI Maintenance Register	VAX-11/780

23.2.1 Initial Step in Power Recovery

The initial step in recovery from a power failure is performed by either hardware or microcode and is CPU-dependent. The general purpose of any of these routines is to

- verify that the contents of memory survived the power outage,
- locate the power recovery routine, and
- pass control to that routine.

23.2.1.1 Power Recovery on the VAX-11/750 - The console program (Chapter 21) is the first program that executes in response to a power recovery on the VAX-11/750. This program first checks the setting of the Power-on Action switch. If the switch is in either the HALT or BOOT position, the console program performs the designated action. If the switch is in either the RESTART/BOOT or RESTART/HALT position, the console program attempts a restart. Only if the restart fails is the second option (BOOT or HALT) used.

The console program then attempts to locate the Restart Parameter Block. At the same time, the contents of memory are tested to determine whether memory successfully survived the power outage. This test can identify two different conditions, either of which prevents successful recovery. These conditions are

- a system that does not have battery backup, in which case, the contents of memory were lost when the power failed, or
- a situation where the power was off for longer than ten minutes, the amount of time that battery backup is capable of preserving the contents of memory. (This time depends on the amount of memory present but is not shorter than ten minutes.)

The operational definition of a restart parameter block is a page aligned block of physical memory whose first four longwords contain

- the physical address of the RPB (contents of location equals address of location),
- 2. the physical address of the restart routine,
- a checksum of the first 31 longwords in the restart routine, and
- 4. a warm restart flag.

If a valid RPB cannot be located, or if the restart flag is set, the restart attempt has failed and the console program takes its alternative option. If a valid RPB is located, the console program transfers control to the restart routine whose address was stored in the Restart Parameter Block.

23.2.1.2 Power Recovery on the VAX-11/780 - When power is restored on the VAX-11/780, the console subsystem (LSI-11) goes through the same sequence that it does when a system is being initialized (Chapter 21). If power is also being restored on the LSI-11, CONSOL.SYS is loaded from the console floppy. No state for the LSI-11 is preserved across a power failure.

The console program then proceeds with its normal power on actions. If the autorestart switch on the front of the processor cabinet is in the OFF position, or if the warm start inhibit flag maintained by the console program is set, the console program simply prints its prompt on the console terminal and waits for input. (Note that the autorestart switch on the front panel should be switched off when first turning on a VAX-11/780 system to avoid an unnecessary restart attempt.)

If the autorestart switch is in the ON position and the warm start inhibit flag is clear, the console program uses the contents of the command file RESTAR.CMD to direct further action. Before RESTAR.CMD executes, the diagnostic control store contents are reloaded from the console floppy (from file WCSxxx.PAT). The contents of WCS were not preserved by the battery backup that preserved the contents of main memory. Note that reloading WCS makes power recovery on the VAX-11/780 somewhat slower than in the VAX-11/750, where I/O is not an integral part of power recovery.

The file RESTAR.CMD can contain any valid commands. The RESTAR.CMD that is distributed with VMS contains commands designed to restart a running VMS system. (On systems with more than two memory controllers, the UNIBUS adapter is not located at TR 3. On such systems, RESTAR.CMD must be altered so that Rl is loaded with the TR number of the UNIBUS adapter.)

HALT	! Halt processor
INIT	! Initialize processor
DEPOSIT/I 11 20003800	! Set address of SCB base
DEPOSIT RO 0	! Clear unused register
DEPOSIT R1 xxx	! TR number for UNIBUS adapte:
DEPOSIT R2 0	! Clear unused register
DEPOSIT R3 0	! Clear unused register
DEPOSIT R4 0	! Clear unused register
DEPOSIT R5 0	! Clear unused register
DEPOSIT FP 0	! No machine check expected
START 20003004	! Start restart referee

The START command passes control to the same program that is used during system initialization, except that the program is entered at its restart entry point.

The memory ROM program attempts to locate the Restart Parameter Block, a page aligned block of physical memory whose first four longwords contain

- the physical address of the RPB (contents of location equals address of location),
- the physical address of the restart routine,
- a simple checksum of the first 31 longwords in the restart routine, and
- 4. a warm restart flag.

If a valid RPB cannot be found, or if the warm restart flag in the RPB is clear, the ROM program returns control to the console program, which attempts a cold start (bootstrap). This indication is actually made by the memory ROM program writing a "reboot" signal into one of the console registers with a

MTPR #^XF02, #PR\$ TXDB

instruction. Otherwise, the memory ROM program passes control to the restart routine (whose address is stored in the RPB). The special uses of the PR\$_TXDB register for communication from the VAX CPU to the console program are described in Chapter 15.

23.2.2 Operation of the Restart Routine

The VMS restart routine receives control

- in kernel mode,
- on the interrupt stack,
- with memory management disabled,
- at IPL 31.

These initial conditions are similar to the entry to VMB, except that the RPB has already been loaded. One more similarity between the entry to the restart routine and VMB is that SP points 200 (hex) bytes past the RPB. This serves two purposes. The contents of SP are used to locate the RPB. The last several longwords in the page that contains the RPB will be used as stack space by the restart routine until the saved interrupt stack pointer is restored.

The restart routine first clears two warm start inhibit flags. One of these flags is CPU-dependent and is cleared by writing a special code into the console transmit data buffer register.

MTPR #^XF03, #PR\$ TXDB

The other flag is located in the Restart Parameter Block and is cleared with a BICL instruction. The use of these so-called loopbreaker flags is discussed further at the end of this chapter.

All information stored in the RPB by the power fail service routine is restored next (Table 23-1). Most of this information is necessary to turn memory management back on. A dummy PO page table is set up (just like the one set up by SYSBOOT) so that the page containing the restart routine is mapped as a PO virtual address that, when translated, yields the identical physical address. Chapter 22 shows how the contents of POBR are determined to produce this identity mapping.

After the PO page table is set up, memory management is enabled using the same two instructions used by INIT.

MTPR #1, #PR\$_MAPEN

JMP @#10\$

10\$:

(Details of this technique can be found in the beginning of Chapter 22.)

Once memory management has been enabled, the restart routine is able to restore the data that was saved on the interrupt stack. Before this happens, a check is made to determine whether the restart was initiated as a part of recovery or in response to some other restart condition detected by the console logic. All other reasons for restart are errors. The VMS restart routine simply issues a reason-specific bugcheck (which will result in a cold start, a bootstrap, if the SYSBOOT flag BUGREBOOT is set). By causing a bugcheck, VMS hopes to make more information available about the error condition through a crash dump than is normally provided by hardware alone.

Table 23-1 indicates the information that is restored from the interrupt stack. The restart routine does not use SP to restore this data. Rather, it uses a scratch register (R6) to traverse the stack to prevent the data on the stack from being overwritten in case another power failure occurs while the data is being restored. This allows the restart routine to be repeated as many times as necessary without taking any special action.

After everything except the general registers has been restored, the restart routine takes the following steps.

- A new system time is calculated. (The time-of-year clock kept running while the power was off. Its contents are used to recalibrate EXE\$GO SYSTIME.)
- 2. The timer queue is scanned. All timer queue elements that have expired have the recalibrated time substituted for their absolute due time. This is done to allow periodic timer requests to reestablish internal synchronization.

To illustrate the purpose of this step, suppose that a periodic timer request was declared with a period of one minute and the power was off for three minutes. With no adjustment of the absolute due time, three requests would expire immediately following power recovery. The readjustment causes one request to come due immediately, with the next request not occurring until one minute later.

Note that relative synchronization between several requests may be lost as a result of a power failure. For example, if one request is due to expire in two minutes, a second is due to expire in five minutes (or three minutes after the first), and the power is off for more than five minutes, then both requests will be delivered at the same time. A power recovery AST might be used to allow multiple requests to reestablish their relative synchronization.

- 3. A power recovery entry is made in the error log.
- 4. External adapters are initialized.
- All external devices are notified that a power failure and recovery sequence has occurred. This step is detailed in the next section.

6. Finally,

- SP is set up to point to the saved general registers on the interrupt stack,
- the last sanity check flag, EXE\$GL PFAILTIM, is cleared,
- the general registers are restored, and
- the power fail interrupt is dismissed with an REI instruction.

23.2.3 Device Notification

External devices are notified that a power failure has occurred in two stages.

While the power recovery routine is executing (at IPL 31 so that another power fail interrupt cannot occur), each driver is called at its controller initialization routine for each controller and at its unit initialization routine for each unit. The power fail bit UCB\$V_POWER in the UCB status word UCB\$W_STS is set to allow each driver routine to differentiate between power recovery and ordinary initialization.

In addition, the entire I/O data base is scanned, looking for units that are expecting interrupts. The power recovery routine clears their interrupt-expected bits, sets their timeout-expected bits, and sets their due times to zero. This causes each device to appear to have timed out. The check for device timeout occurs as a result of the system subroutine that executes once a second. That routine will not execute until

- the hardware clock interrupts (which means that IPL has dropped below 24)
- 2. and the software timer executes as part of the system subroutine that has probably expired while the power was down. (This will not happen until the IPL is lowered below 7.)

Thus, each device that was expecting an interrupt will appear to have timed out. A driver's time out routine can differentiate between genuine time out and power failure by checking the UCB\$V_POWER bit.

In a VMS system, the majority of the work done to recover from a power failure occurs in drivers. VMS disk drivers and magnetic tape drivers are capable of restarting whatever request they were processing when the power failed in such a way that the power failure is totally transparent to them. (If a magnetic tape unit lost vacuum, operator intervention is required to reestablish the vacuum and rewind the tape. Once that is done, the driver automatically restarts the I/O request that was in progress when the power failed.)

23.2.4 Process Notification

VMS also allows processes to be notified, by receiving an AST, that a power failure and subsequent recovery happened. A process requests this notification by using the Set Power Recovery AST system service.

23.2.4.1 \$SETPRA System Service - The Set Power Recovery AST system service is an extremely simple service that performs two steps.

- The address of the AST is stored in global location CTL\$GL POWERAST in the Pl pointer page. The access mode in which the AST will be delivered is stored in location CTL\$GB PWRMODE.
- The power AST flag (PCB\$V_PWRAST) in the status longword in the PCB is set. This flag will be used by the swapper in scanning the PCB vector following power recovery.

The effect of this system service is eliminated as a result of image rundown (Chapter 18).

23.2.4.2 Delivery of Power Recovery ASTs - The delivery of these ASTs occurs in several distinct steps.

1. The power recovery routine stores the duration of the power failure in location EXE\$GL_PFATIM. (This is simply the current contents of PR\$_TODR minus EXE\$GL_PFAILTIM, the time at which the power failed.) Nonzero contents in this location act as a trigger to the swapper the next time that it runs.

Note that no special action is taken at this point to wake up the swapper. In fact, because this routine is running at IPL 31, the swapper could not have its scheduling state changed without potential synchronization problems.

- 2. A part of the swapper's main loop of execution (Chapter 14) calls routine EXE\$POWERAST if location EXE\$GL_PFATIM contains nonzero. This subroutine scans the PCB vector and delivers a special kernel AST to each process that has the PCB\$V_PWRAST flag set. That flag is cleared to prevent multiple ASTs if multiple power failures occur before the process executes.
- 3. The special kernel AST is required because the address (and access mode) of the recovery AST are stored in the Pl space of the requesting process. The special kernel AST simply loads the address and access mode from their Pl space locations into the AST Control Block and queues the recovery AST to the requesting process.
- 4. Finally, the recovery AST itself is delivered to the requesting process. The AST parameter is the duration of the power failure, in 10 msec units.

POWERFAIL RECOVERY

23.3 MULTIPLE POWER FAILURES

A combination of hardware and software flags exists to prevent infinite looping or related problems in response to a power failure that occurs while either the power fail service routine is executing or while the restart routine is executing.

23.3.1 Nested Power Fail Interrupts

One of the first steps taken by the power fail service routine saves the contents of the PR\$_TODR register in location EXE\$GL_PFAILTIM. This location retains nonzero contents until just before the restart routine issues its REI instruction, dismissing the power fail interrupt.

If a power fail interrupt occurs while this location contains nonzero (indicating that another failure/recovery is already in progress), this later interrupt is ignored. Some machine state was saved as a result of the first power fail interrupt. That state will be restored eventually by the restart routine.

The previous step is an example of extreme caution that is necessary where power failure is concerned. A naive understanding of the way interrupts are defined in the VAX architecture indicates that a second power fail interrupt cannot occur while IPL is at or above 30. Because IPL is not lowered until the power fail interrupt is dismissed, IPL seems to cover this situation. The EXE\$GL PFAILTIM check, an extra sanity check that is totally under the control of the software, prevents nested power fail interrupts on a system that is experiencing some obscure behavior that would otherwise be extremely difficult to diagnose.

23.3.2 Prevention of Nested Restarts

The previous two checks cover a long time and are designed to prevent a second power fail interrupt while a first is being serviced. There is also a flag designed to prevent nested restart attempts.

This flag is located in the Restart Parameter Block, is cleared by INIT and by the restart routine, and set by the CPU-specific ROM routine that looks for a valid RPB. If the RPB search routine locates an otherwise valid RPB with the RPB\$L_RSTRTFLG set, it assumes that the Restart Parameter Block is in error and aborts the restart attempt. On the VAX-11/750, further action is controlled by the setting of the power on action switch on the front panel. On the VAX-11/780, the console program aborts the restart attempt and prints its prompt on the console terminal.

A second flag, located within the console logic on the VAX-11/780, functions in a similar manner. It is set by hardware at the beginning of the restart and cleared by the restart routine by executing a

MTPR #^XF03, #PR\$ TXDB

instruction. If the restart routine detects that this flag is set while attempting a restart, it aborts the restart and takes the same processor-specific action as it would if the restart parameter block flag were set. (There is no analogue to this flag on the VAX-11/750. The CPU microcode turns this particular MTPR instruction into a null operation.)

POWERFAIL RECOVERY

One more bit of caution is evident in the manner in which the recovery routine restores data from the interrupt stack. A scratch register (R6) is used to traverse the stack. If another power fail interrupt were to occur while data was being restored, no data will be lost due to the push of the PC and PSL onto the interrupt stack because SP points to the end of the page containing the RPB and not into the middle of the data being restored.

23.3.3 Device Driver Action

Drivers do not have to concern themselves directly with the multiple restart problem. Even though the bulk of driver recovery is done in response to an IPL 7 software interrupt when a second power failure is possible, drivers are protected by one of the following situations.

- The driver controller and unit initialization routines are called at IPL 31 before EXE\$GL_PFAILTIM is cleared. Drivers are protected here by the same sanity checks that VMS uses for itself.
- If the driver does not get called at its time out entry point before the power fails again, the preserved driver state indicates a unit that has already timed out. When power is finally restored permanently, the driver will be called at its time out entry point.
- If the driver is in the middle of its time out routine, it still appears to the system as a unit that has timed out. It will be called at its time out entry point again when the machine finally stabilizes.
- If the driver succeeds in returning control to the operating system with, for example, one of the following calls,

WFIXXCH IOFORK REOCOM

the request has either been completed or the driver is back into a state (such as expecting an interrupt) where the power recovery logic will cause the driver to be called at its time out entry point when the power is finally restored.

23.4 POWER FAILURE ON THE UNIBUS

UNIBUS power failure is handled differently on the VAX-11/750 and the VAX-11/780. The UNIBUS is an integral part of the VAX-11/750 processor. The UNIBUS on a VAX-11/780 is connected to the SBI through a UNIBUS adapter (DW780).

POWERFAIL RECOVERY

23.4.1 UNIBUS Power Failure on the VAX-11/750

The UNIBUS on the VAX-11/750 cannot experience independent power failure. If power fails on the VAX-11/750 UNIBUS, it has also failed on the processor. As a result, a power fail interrupt is generated.

23.4.2 UNIBUS Power Failure on the VAX-11/780

Because a UNIBUS failure does not necessarly indicate that the entire system is in error, VMS allows UNIBUS errors, including UNIBUS power failure caused by turning off the power to the UBA or the BA-11K, to occur without crashing the entire system.

When such an error occurs, the UBA interrupts on behalf of itself (bit <31> of the appropriate BRRVR is set). The interrupt service routine for the affected UBA detects that a UBA interrupt (as opposed to a UNIBUS device interrupt) has occurred and transfers control to an error routine that

- checks that the interrupt is due to the power failure of the UBA or UNIBUS,
- writes an error log entry,
- remaps the system virtual addresses that previously mapped the UBA itself and the UNIBUS I/O page (24 pages in all) so that these pages now point to the so-called black hole page reserved at initialization time.

This mapping technique prevents subsequent machine checks or related errors from device drivers that reference the UBA or device registers while the UBA or UNIBUS power is off.

If the UNIBUS has gone away either because the power was turned off or for some other reason, devices that were waiting for I/O completion will time out. The program that issued the initial I/O request will presumably receive an appropriate error notification. (This assumes that no driver is sitting in a tight loop at device IPL waiting for a status bit to change state.)

When the power is restored, the system virtual pages are remapped to point to the UBA registers and the UNIBUS I/O page. If any devices were removed while the power was turned off, they will be marked off line as part of the power recovery operation.

This feature, new with Version 2 of VMS, has implications for people attempting to debug device drivers. In version 1 of VMS, a reference to a nonexistent CSR or other such error caused the system to bugcheck, a drastic but immediate notification that an error had occurred.

The recommended method for debugging UNIBUS device drivers on a Version 2 VMS system is to place an XDELTA breakpoint at global location EXE\$DW780_INT (at location 80002BC6 in Version 2). This technique also allows immediate error notification without taking the system down and without the wait for the system to reboot itself. Of course, the error log can also be looked at to obtain information about the error.

PART VIII

MISCELLANEOUS TOPICS

Of shoes - and ships - and sealing wax -Of cabbages - and kings -And why the sea is boiling hot -And whether pigs have wings.

> Through the Looking Glass Lewis Carroll

CHAPTER 24

SYNCHRONIZATION TECHNIQUES

One of the most important issues in the design of an operating system is synchronization. Especially in a system that is interrupt driven, certain sequences of instructions must be allowed to execute without interruption. VMS uses special IPL values to block certain interrupts during the execution of critical code paths.

Any operating system must also take precautions to insure that shared data structures are not being simultaneously modified by several routines or being read by one routine while another routine is modifying the structure. VMS uses a combination of software techniques and features of the VAX hardware to synchronize access to shared data structures. The techniques described in this chapter are

- the use of IPL as a synchronization tool,
- serialization of access, and
- mutual exclusion semaphores, called mutexes.

24.1 ELEVATED IPL

The primary purpose for raising IPL is to block interrupts at the selected IPL value and all lower values of IPL. For example, by raising IPL to 23, all device interrupts are blocked; but the clock, which interrupts at IPL 24, can still cause interrupts. VMS also uses selected IPL values for performing certain actions or for accessing certain structures.

The IPL, stored in PSL<20:16>, is altered by writing the desired IPL value to the privileged register PR\$ IPL with the MTPR instruction. This is usually accomplished in VMS with one of two macros, SETIPL or DSBINT, whose macro definitions are listed in Figure 24-1. The DSBINT macro is usually used when a later sequence of code wishes to restore the IPL to the saved value (with the ENBINT macro). The SETIPL macro is used when the IPL will later be explicitly lowered with another SETIPL or simply as a result of executing an REI instruction. That is, the value of the saved IPL is not important to the routine that is using the SETIPL macro.

The successful use of IPL as a synchronization tool requires that IPL be raised (not lowered) to the appropriate synchronization level. Lowering IPL defeats any attempt at synchronization and runs the risk of a reserved operand fault when an REI instruction is later executed. (An REI instruction that attempts to elevate IPL causes a reserved operand fault.)

The SETIPL macro changes IPL to the specified value. If no argument is present, IPL is elevated to 31.

.MACRO SETIPL IPL = #31

MTPR IPL , S^#PR\$_IPL

.ENDM SETIPL

The DSBINT macro first saves the current IPL before elevating IPL to the specified value. If no alternate destination is specified, the

old IPL is saved on the stack. The default IPL value is 31.

.MACRO DSBINT IPL = 31 , DST = -(SP)

MFPR S^#PR\$_IPL , DST

MTPR IPL , S^#PR\$ IPL

.ENDM DSBINT

The ENBINT macro is the counterpart to the DSBINT macro. It sets the IPL to the value that it finds in the designated source argument.

.MACRO ENBINT SRC = (SP)+

MTPR SRC , S^#PR\$ IPL

.ENDM ENBINT

The SAVIPL macro does not alter the current IPL but does store its value in the designated destination argument.

.SAVIPL DST = -(SP)

MFPR S^#PR\$ IPL , DST

.ENDM SAVIPL

Figure 24-1 Macros Used by VMS to Change IPL

24.1.1 Use of IPL\$ SYNCH

As pointed out in Chapter 4, IPL 7 (IPL\$_SYNCH) is used as the interrupt level for the software timer routines, those routines that service timer queue entries and handle quantum expiration. IPL 7 is also used as the level that IPL must be raised to for any routine to access a system-wide data structure. By raising IPL to 7, all other routines that might access the same system-wide data structure are blocked from execution until IPL is lowered.

While the processor is executing at IPL 7, certain system-wide events such as scheduling and I/O postprocessing are blocked. However, other more important operations such as hardware interrupt servicing and device driver fork processing can continue. Thus, the amount of time that VMS spends at IPL 7 does not affect more important activities such as servicing external devices. The fact that I/O processing including fork processing is more important than other system operations (such as satisfying a page fault) reflects one of the underlying philosophies of VMS, to keep external devices as busy as possible.

24.1.2 Other IPL Levels Used for Synchronization

Table 24-1 lists several IPL levels that are used for synchronization purposes by VMS. Some of these levels are used to control access to shared data structures. Others are used to prevent certain events, such as a clock interrupt or process deletion, from occurring while a block of instructions is executed.

Table 24-1
Common IPL Values Used by VAX/VMS for Synchronization

Name	Value (decimal)	Meaning	
IPL\$_POWER	31	Disable all interrupts	
IPL\$_HWCLK	24	Block clock and device interrupts	
UCB\$B_DIPL (*)	20-23	Block interrupts from specific devices	
UCB\$B_FIPL (*)	8-11	Device driver fork levels	
IPL\$_SYNCH	7	Synchronize access to any system-wide data structures	
IPL\$_QUEUEAST	6	Device driver fork IPL that allows drivers to elevate IPL to 7	
IPL\$_ASTDEL	2	Block delivery of ASTs (Prevent process deletion)	

^(*) These symbols are offsets into a device unit control block.

- 24.1.2.1 IPL 31 Routines in VMS will raise IPL to 31 to block all interrupts for a short period of time (usually less than ten instructions once the system is initialized).
 - This is done by device drivers just before they call IOC\$WFIxxCH to prevent a powerfail interrupt from occurring.
 - The entire bootstrap sequence operates at IPL 31 for a in order to put the system into a known state before allowing interrupts to occur.
 - Because the error logger routines can be called from anywhere in the executive, including fault service routines that execute at IPL 31 such as machine check handlers, allocation of an error log buffer can only execute at IPL 31. A corrolary of this requirement demands that the ERRFMT process execute at IPL 31 when it is copying the error log buffer to the error log file. (As described in Chapter 7, this copying is done in two steps. The error log buffer contents are copied to the ERRFMT process PO space at IPL 31. Then IPL is lowered to zero, the messages are formatted, and they are written to the error log file.)
- 24.1.2.2 IPL 24 When IPL is raised to 24, the level at which the hardware clock interrupts, clock interrupts are blocked. The software timer interrupt service routine uses this IPL level when it is comparing two quadword system time values. This prevents the system time from being updated while it is being compared to some other time value. (This is required because the VAX architecture does not contain a CMPQ instruction.)
- 24.1.2.3 Device IPL Device drivers will raise IPL to the level at which the associated device interrupts to prevent device interrupts while device registers are being read or written. This step usually precedes the further elevation of IPL to 31 just described.
- 24.1.2.4 Fork IPL Fork IPL (a value specific to each device type) is used by VMS to synchronize access to each unit control block. These blocks are accessed by device drivers and by procedure based code such as the completion path of the \$QIO system service and the Cancel I/O system service.

Device drivers also use their associated fork IPL as a synchronization level when accessing data structures that control shared resources, such as multi-unit controllers, or datapath registers or map registers. In order for this synchronization to work properly, all devices sharing a given resource must use the same fork IPL.

The use of fork IPL to synchronize access to unit control blocks works the same way that elevating IPL to 7 does. That is, one piece of code elevates IPL to the specified fork IPL (found at offset UCB\$B_FIPL) and blocks all other potential accesses to the UCB. Fork processing, the technique whereby device drivers lower IPL below device interrupt level in a manner consistent with the interrupt nesting scheme, also uses the serialization technique described in the next section.

24.1.3 IPL\$ QUEUEAST

Perhaps the example that best illustrates the synchronization rules followed by VMS is the use of IPL 6 (IPL\$ QUEUEAST) by device drivers. There are instances where device drivers find it necessary to interact with the scheduler. For example, the terminal driver notifies a requesting process about unsolicited input or a CTRL/Y through an AST (Chapter 5). The mailbox driver also can notify requesting processes about reads or writes to a mailbox.

The enqueuing of an AST must occur at IPL\$ SYNCH, to synchronize access to the scheduler's data base. As already pointed out, IPL must be elevated (not lowered) to 7 to achieve this synchronization. The fork IPL at IPL 6 allows device drivers that execute at fork IPL (IPL 8 through IPL 11) to make these scheduling requests. Specifically, the driver calls a routine called COM\$DELATTNAST that creates an IPL 6 fork request. That is, a fork block is placed into the IPL 6 fork queue and an IPL 6 software interrupt requested. When that interrupt occurs, the fork block is used as an AST control block and passed to SCH\$QAST, who will elevate IPL to 7, in keeping with the rule that IPL must be raised to IPL\$ SYNCH to preserve proper interrupt nesting.

An obvious question in response to the above description is why the IPL 7 fork interrupt cannot be used to achieve the same result. The answer is that if the IPL 7 software interrupt were not being used for another purpose, that would be a perfectly acceptable solution. However, the software timer service routine is entered as a result of the IPL 7 software interrupt. So this synchronization technique uses the first free IPL below 7, the IPL 6 software interrupt called IPL\$ QUEUEAST.

IPL 6 is used in a second instance by device drivers that interact with the scheduler. As described in the next chapter, nonpaged pool cannot be deallocated from code executing in response to an interrupt above IPL 7, because nonpaged pool is a system-wide resource whose availability must be reported to the scheduler. Routine COM\$DRVDEALMEM creates an IPL 6 fork process that allows the deallocation to take place in response to an IPL 6 software interrupt, allowing the scheduler to properly synchronize its data base accesses. The actual pool manipulation takes place at IPL 11 to synchronize with the allocation routine.

24.1.4 IPL 2

This is the level at which the software interrupt associated with AST delivery occurs. When system service procedures raise IPL to 2, they are blocking the delivery of all ASTs, but particularly the special kernel AST that causes process deletion. In other words, if a process is executing at IPL 2 (or above), that process cannot be deleted.

This technique is used in several places to prevent process deletion between the time that some system resource (such as system dynamic memory) is allocated and the time that ownership of that resource is recorded (such as the insertion of a data structure into a list). For example, the \$QIO system service executes at IPL 2 from the time that an I/O request packet is allocated from nonpaged dynamic memory until that packet is queued to a unit control block or placed into the I/O postprocessing queue.

IPL 2 also has significance for an entirely different reason. This is the highest IPL level at which page faults are permitted. If a page fault occurs at IPL above 2, a fatal bugcheck (BUG\$_PGFIPLHI) is issued. If there is any possibility that a page fault can occur, because either the code that is executing or the data that it references is pageable, then that code cannot execute above IPL 2. The converse of this constraint is that any code that executes above IPL 2, and all data referenced by such code, must be locked into memory in some way. Appendix A shows some of the techniques that VMS uses to dynamically lock code or data into memory so that IPL can be elevated above IPL 2.

24.2 SERIALIZED ACCESS

The software interrupt capability described in Chapter 4 provides no method for counting the number of requested software interrupts. VMS uses a combination of software interrupts and doubly linked lists to cause several requests for the same data structure or procedure to be serialized. The most important example of this in VMS is the use of fork processes by device drivers. The I/O postprocessing software interrupt is a second example of serialized access.

24.2.1 Fork Processing

Fork processing is the technique that allows device drivers to lower IPL in a manner consistent with the interrupt nesting scheme defined by the VAX architecture. Fork processing in VMS is explained by first describing how it works and then illustrating the situation that it is designed to avoid. When a device driver receives control in response to a device interrupt, it performs whatever steps are necessary to service the interrupt at device IPL. For example, any device registers whose contents would be destroyed by another interrupt must be read before dismissing the device interrupt.

Usually, there is some processing that can be deferred. For DMA devices, an interrupt signifies either completion of the operation or an error. The code that distinguishes these two cases and performs error processing is usually lengthy and to execute at device IPL for extended periods of time would slow down the system. For nonDMA devices that do not interrupt at too rapid a rate, interrupt processing can be deferred in favor of other more important device servicing.

In either case, the driver signals that it wishes to delay further processing until the IPL in the system drops below a predetermined value, the fork IPL associated with this driver. This signalling is accomplished by calling a routine in the executive that saves the address of the next instruction in the driver in a data structure called a fork block (Figure 4-2). The fork block is then inserted at the end of the fork queue for that IPL value. If the queue was previously empty, a software interrupt at the appropriate IPL is requested. (If the queue was not previously empty, the request has already been made and the overhead associated with a needless software interrupt request can be avoided.)

24.2.2 I/O Postprocessing

Upon completion of an I/O request, there are a series of cleanup steps that must be performed. The event flag associated with the request must be set. A special kernel AST that will perform final cleanup in the context of the process that initially issued the \$QIO call must be queued to the process. This cleanup must be completed for one I/O request before another is handled. In other words, I/O postprocessing must be serialized.

This serialization is accomplished by performing the postprocessing operation as a software interrupt service routine (at IPL 4). When a request is recognized as being complete, the I/O request packet is placed at the tail of the I/O postprocessing queue (at global listhead IOC\$GL_PSBL). If this packet is the first in the list, a software interrupt at IPL 4 is requested.

When the device driver recognizes that an I/O request has completed (either successfully or unsuccessfully), it calls routine IOC\$REQCOM, which makes the IPL 4 software interrupt request at fork IPL (IPL 8 to IPL 11), and so the postprocessing interrupt is deferred until the IPL drops below 4. Some I/O requests do not require driver action. When the \$QIO system service or device-specific FDT routines detect that the request can be completed without driver intervention, or if they detect an error, they call one of the routines EXE\$FINISHIO or EXE\$FINISHIOC. These two routines execute at IPL 2 and so the requested software interrupt is taken immediately. ACPs also place I/O request packets directly into the postprocessing queue and request the IPL 4 software interrupt.

24.3 MUTUAL EXCLUSION SEMAPHORES (MUTEXES)

The synchronization techniques described so far all execute at elevated IPL, thus blocking certain operations such as a reschedule from taking place. There are some shared data structures that must be protected from multiple access where elevated IPL is an unacceptable technique for synchronization, because the processor would have to remain at an elevated IPL for an unspecified length of time. For example, the system logical name table cannot have two processes making entries at the same time. However, the system logical name table can be very long, and the search of the table for duplicate names can be very time consuming.

A second situation where elevated IPL is not acceptable as a synchronization tool occurs when the data structure that is being protected is paged. The memory management subsystem does not allow page faults to occur when IPL is above 2. Thus, any pageable data structure cannot be protected by elevating IPL to 7. For these two reasons, another mechanism is required for controlling access to shared data structures.

VMS uses mutexes, mutual exclusion semaphores, for this purpose. Mutexes are essentially flags that indicate whether a given data structure is being examined or modified by one of a group of cooperating processes. The implementation allows either multiple readers or one writer of a data structure. Table 24-2 lists those data structures in VMS that are protected by mutexes.

Table 24-2
List of Data Structures Protected by Mutexes

Data Structure	Global Address of Mutex (Note 1)	Value in Version 2.0 (Note 1)
System Logical Name Table	LOG\$AL_MUTEX	800024F4
Group Logical Name Table		800024F8
I/O Data Base (Note 2)	IOC\$GL_MUTEX	80002620
Common Event Block List	EXE\$GL_CEBMTX	80002624
Paged Dynamic Memory	EXE\$GL_PGDYNMTX	80002628
Global Section Descriptor List	EXE\$GL_GSDMTX	8000262C
Shared Memory Global Section Descriptor Table	EXE\$GL_SHMGSMTX	80002630
Shared Memory Mailbox Descriptor Table	EXE\$GL_SHMMBMTX	80002634
Enqueue/Dequeue Tables (Not Currently Used)	EXE\$GL_ENQMTX	80002638
Known File Entry Table	EXE\$GL KFIMTX	8000263C
Line Printer Unit Control Block (Note 3)	UCB\$L_LP_MUTEX	(Note 3)

- (1) When a process is placed into an MWAIT state waiting for a mutex, the address of the mutex is placed into the PCB\$L_EFWM field of the PCB. The symbolic contents of PCB\$L_EFWM will probably remain the same from release to release. The numeric contents are almost certain to change with each major release of the operating system.
- (2) This mutex is used by the Assign Channel and Allocate Device system services when searching through the linked list of device data blocks for a device with a given name. It is also used by the MOUNT utility and the file system ACPs to lock the file system data structures.
- (3) The mutex associated with each line printer unit does not have a fixed address like the other mutexes. Its value depends on where the UCB for that unit is allocated.

The mutex itself consists of a single longword that contains the number of owners of the mutex (MTX\$W_OWNCNT) in the low order word and status flags (MTX\$W_STS) in the high order word (Figure 24-2). The owner count begins at -1 so that a mutex with a zero in the low order word has one owner. The only flag currently implemented indicates whether a write operation is either in progress or pending for this mutex (MTX\$V WRT).




Figure 24-2 Format of Mutual Exclusion Semaphore (MUTEX)

24.3.1 Locking a Mutex for Read Access

When a process wishes to gain read access to a data structure that is protected by a mutex, it passes the address of that mutex to a routine called SCH\$LOCKR. If there is no write operation either in progress or pending, the owner count of this mutex (MTX\$W_OWNCNT) is incremented, the count of mutexes owned by this process (stored at offset PCB\$L_MTXCNT in the software PCB) is also incremented, and control is passed back to the caller, unless this is the only mutex owned by this process.

If the mutex count for this process (PCB\$W_MTXCNT) is one, indicating that the process owns no other mutexes, the current and base priorities are stored in the upper two bytes of PCB\$L_WTIME, a field in the software PCB that is no longer used by VMS. In addition, if the process is not a real-time process (priority smaller than 16), the software priority (both current priority and base priority) of the process is elevated to 16. This is done to insure that the mutex will be owned for as little time as possible. Notice that the check on the number of owned mutexes prevents a process that gains ownership of two or more mutexes from receiving a permanent priority elevation into the real-time range. (The priority alteration algorithm described here is a part of a binary update and does not agree entirely with the listing of module MUTEX in the executive microfiche.)

Routine SCH\$LOCKR always returns successfully in the sense that if the mutex is currently unavailable, the process is placed into a mutex wait state (MWAIT) until the mutex is freed up. At the time that the process eventually gains ownership of the mutex, control will then be passed back. IPL is set to IPL\$_ASTDEL (IPL 2) to prevent process deletion while the mutex is owned by this process. This must be done because the Delete Process system service has no internal checks on whether the process being deleted owns any mutexes. If the deletion succeeded, the locked data structure would be lost to the system.

24.3.2 Locking a Mutex for Write Access

A process wishing to gain write access to a protected data structure passes the address of the appropriate mutex to a routine called SCH\$LOCKW. This routine returns control to the caller with the mutex locked for write access if the mutex is currently unowned. In addition, both mutex counts (MTX\$W_OWNCNT and PCB\$L_MTXCNT) are incremented, the process software priority is possibly altered, and IPL is set to 2. An alternate entry point, SCH\$LOCKNOWAIT, returns control to the caller with RO<0> cleared (indicating failure) if the requested mutex is already owned.

For the regular entry point (SCH\$LOCKW), if this mutex is owned, the process is placed into the mutex wait state (MWAIT). However, the write pending bit is set so that future requests for read access will also be denied. In a sense, this scheme is placing requests for write access ahead of requests for read access. However, all that this check is really doing is preventing a continuous stream of read accesses keeping the mutex count (MTX\$W_OWNCNT) nonzero. When the mutex count goes to -1 (no owners), it is declared available and the highest priority process waiting for the mutex is the one that will get first access to the mutex, independent of whether it is requesting a read access or a write access.

24.3.3 Mutex Wait State

When a process is placed into a mutex wait state, its stack is set up so that the saved PC is the entry point of either the read-lock routine or the write-lock routine. (In the latter case, the PC points to a branch to SCH\$LOCKW.) The PSL is adjusted so that the saved IPL is 2. The address of the mutex that is being requested is placed into the software PCB at offset PCB\$L EFWM. (Because the process is not waiting on an event flag, this field is available for other purposes.) Tables 8-2 and 24-2 list the contents of the PCB\$L EFWM field for each MWAIT state.

24.3.4 Unlocking a Mutex

A process relinquishes ownership of a mutex by passing the address of the mutex to be released to a routine called SCH\$UNLOCK. This routine decrements the number of mutexes owned by this process recorded in its PCB. If this process does not own any more mutexes (PCB\$W_MTXCNT contains zero) the saved base and current priorities (in fields PCB\$L_WTIME + 2 and PCB\$L_WTIME + 3) are established as the process's new base and current priorities. If there are computable (COM) processes with higher priorities than this process's new current priority, a rescheduling interrupt is requested.

SCH\$UNLOCK also decrements the number of owners of this mutex (MTX\$W_OWNCNT). If the owner count of this mutex does not go to -1, there are other outstanding owners of this mutex so control is simply passed back to the caller.

If the count does become -1, this indicates that this mutex is currently unowned. If the write-in-progress bit is clear, this indicates that there are no processes waiting on this mutex, and control is passed back to the caller. (A waiting writer would set this bit. A potential reader is only blocked if there is a current or pending writer.) If there are other processes waiting for this mutex, they are all made computable. This is accomplished by scanning the MWAIT queue for all processes whose PCB\$L_EFWM field matches the address of the unlocked mutex.

If the priority of any of the processes removed from the mutex wait state is greater than the priority of the current process, a rescheduling pass will occur that will select the highest priority process for execution. As noted above, there is no difference between processes waiting for read access and processes waiting for write access. The criterion that determines who will get first chance at ownership of the mutex is software priority.

24.3.5 Resource Wait State

The routines that place a process into a resource wait state and make resources available share some code with the mutex locking and unlocking routines and will be briefly described here. Details of resources that are contested for among processes can be found in Chapter 8.

When a process requires a resource that is unavailable, it is placed into a resource wait state, which shares the same state number and wait queue header with the mutex wait state. The resource number is stored in the PCB (at offset PCB\$L_EFWM) instead of the mutex address (Table 8-2). In addition, a bit corresponding to this resource is set in a resource wait mask (found at global location SCH\$GL_RESMASK). The saved PC and PSL are determined by the caller of routine SCH\$RWAIT.

When a resource becomes available, the appropriate bit in the resource wait mask is cleared. If the bit was previously set, this indicates that there are other processes waiting on this resource. The same routine that frees up processes waiting on a mutex is entered at this point. Offset PCB\$L EFWM now contains a resource number instead of a mutex address but this is a conceptual difference that is invisible to the code that is actually executing.

The MWAIT state queue is scanned for all processes whose PCB\$L EFWM field matches the number of the recently freed resource. All such processes are made computable. If the new priority of any of these processes is larger than the priority of the currently executing process, a rescheduling interrupt is requested. In any event, all processes waiting for the now available resource will compete for that resource based on software priority.

CHAPTER 25

DYNAMIC MEMORY ALLOCATION

The system maintains three separate areas for dynamic allocation of storage.

- The process allocation region holds data structures that are only required by a single process.
- Paged dynamic memory contains data structures that are used by several processes but are not required to be memory resident.
- The nonpaged pool contains data structures and code that is used by the portions of VMS that are not procedure based, such as interrupt service routines and device drivers. These portions of VMS can only use system virtual address space and usually execute at elevated IPL, requiring nonpaged pool space rather than paged pool space.

The nonpaged pool also contains data structures and code that are shared by several processes and must not be paged. This requirement is usually dictated by the fact that page faults are not permitted above IPL 2.

25.1 ALLOCATION STRATEGY AND IMPLEMENTATION

Each of the three pool areas has the same structure so common allocation and deallocation routines can be used. The first two longwords of each unused block in one of the pool areas are used to describe the block. As illustrated in Figure 25-1, the first longword in a block contains the virtual address of the next unused block in the list. The second longword contains the size in bytes of the unused block. Each successive unused block is found at a higher virtual address. Thus, each pool area forms a singly linked memory ordered list.

25.1.1 Allocation of Dynamic Memory

When the allocation routine is called, it searches from the beginning of the list until it encounters the first unused block large enough to satisfy the request. If the fit is exact, the allocation routine simply adjusts the previous pointer to point to the next free block. If the fit is not exact, it subtracts the allocated size from the original size of the block, puts the new size into the remainder of

the block, and adjusts the previous pointer to point to the remainder of the block. The two possible allocation situations (exact and inexact fit) are illustrated in Figure 25-2.




Figure 25-1 Layout of Unused Areas in Dynamic Memory Pools

25.1.2 Deallocation of Dynamic Memory

When a block is deallocated, it must be placed back into the list in its proper place, according to its address. This is accomplished by following the unused area pointers until an address larger than the address of the block to be deallocated is encountered. If the deallocated block is adjacent to another unused block, the two blocks are merged into a single unused area. This merging, or agglomeration, can occur at the end of the preceding unused block or at the beginning of the following block (or both). Three sample deallocation situations, two of which illustrate merging, are shown in Figure 25-3. Because merging occurs automatically as a part of deallocation, there is no need for any externally triggered garbage collection routines.

The deallocation routine assumes that the word at offset 8 contains the size of the block being deallocated. All of the dynamically allocated blocks use by VMS adhere to this convention. The type code located in the byte at offset 10 is also used by the deallocation routine to distinguish between structures allocated from local memory (type code is positive) and structures allocated from shared memory (type code is negative).

This size word, as well as the type code stored in the adjacent byte at offset 10, allow SDA to correctly interpret the portions of nonpaged pool that are currently in use. Several data structures allocated during the initialization sequence and mentioned in Chapter 22 do not have a 12 byte header that allows this size and type information to be stored. As a result, SDA interprets actual data as header information and incorrectly interprets the beginning This misinterpretation will appear as structures of nonpaged pool. UNKNOWN type and unusual sizes.




Figure 25-2 Examples of Allocation from Dynamic Memory






Figure 25-2 (cont.) Examples of Allocation from Dynamic Memory

In this example, the paged pool initially has the state shown here. Three contiguous logical name blocks are found somewhere in the middle of the pool. Three possible examples of deallocation are illustrated by deleting one of the three logical names.



If the logical name ABC was deleted, the initial structure of the pool would be altered so that it looks like this. In this case, the deallocated block is adjacent to the high address end of an unused block. Only the size of the unused block is different than it was before deallocation.



(continued on next page)

Figure 25-3 Examples of Deallocation to Dynamic Memory

If the logical name JKL was deleted instead, the pool would be altered to the form illustrated here. In this case, the deallocated block is not adjacent to an unused block at either end. The previous pointer must be altered to locate the new unused block. from previous block or from listhead UNUSED Y: ;Pointer is altered Y + 112Next Size 64 Logical Name Block Y+64: 48 Size ABC Logical Name ;Now an unused block UNUSED Y+112: Y+256 Next Size 80 Y+192: Logical Name Block Size 64 Logical Name XYZ Y+256: UNUSED Y+??? Next 176 Size Y+432: etc. Finally, if logical name XYZ was deleted, the pool would look like this. In this case, the deallocated block is adjacent to the low address end of an unused block. Both the initial address of the size are different than they were before its and block deallocation. from previous block or from listhead **Y**: UNUSED ;Pointer has changed Y+192 Next 64 Size Logical Name Block Y+64: 48 Size Logical Name ABC Y+112: Logical Name Block Size 80 JKL Logical Name UNUSED Y+192: Y+??? Next ;Size has changed 240 Size

Figure 25-3 (cont.) Examples of Deallocation to Dynamic Memory

Y+432: etc.

25.1.3 Synchronization

Some method is required to synchronize access to the pool areas to avoid several processes or executive routines searching one of these lists simultaneously.

There is no locking mechanism currently used for either the process allocation region or any of the lists (such as the process logical name table or the mounted private volume list) found there. However, the allocation routine executes in kernel mode at IPL 2, effectively blocking any other mainline or AST code from executing and perhaps attempting a simultaneous allocation from the process allocation region.

Paged pool is protected by a mutex. Before a block of memory is either allocated or deallocated from the paged pool, this mutex, found at global label EXE\$GL PGDYNMTX, is locked for write access.

Elevated IPL is used to control allocation of nonpaged pool. The IPL that is used is stored in the longword immediately preceding the pointer to the first unused block in the nonpaged pool (Table 25-1). The allocation routine for nonpaged pool raises IPL to the value found here before proceeding. While the system is running, this longword usually contains an 11. The value of 11 was chosen because device drivers running at fork level frequently allocate dynamic storage and IPL 11 represents the highest fork IPL currently used in VMS. (An implication of this synchronization IPL value is that device drivers must not allocate nonpaged pool while executing in response to a device interrupt.)

During initialization, the contents of this longword are set to 31 because the rest of the code in INIT executes at IPL 31 to block all interrupts. Changing the contents of this longword avoids lowering IPL as a side effect of allocating space from nonpaged pool. The value is reset to 11 after INIT has finished its allocation but before INIT passes control to the scheduler.

IPL is also a consideration for deallocation of nonpaged pool, but for a different reason. Although nonpaged pool can be allocated from fork processes running at IPL levels up to IPL 11, it cannot be deallocated as a result of an interrupt above IPL 7. The reason for this is that nonpaged pool is a system-wide resource that processes might be waiting for. The deallocation routine notifies the scheduler that a resource is available. The scheduler in turn checks whether any processes are waiting for the nonpaged pool resource. All of this scheduling must take place at IPL\$ SYNCH, and the interrupt nesting scheme requires that IPL never be lowered below the IPL value at which the current interrupt occurred. This rule dictates that all pool be deallocated at IPL 7 or lower.

There may be instances where code executing above IPL 7 must use some mechanism for deallocating nonpaged pool. Routine COM\$DRVDEALMEM exists for this purpose. This routine takes the block that is to be deallocated, turns it into a fork block (Figure 4-2), and requests an IPL 6 fork process. The code that executes as the fork process (the saved PC in the fork block) simply issues a JMP to EXE\$DEANONPAGED to deallocate the block. However, because EXE\$DEANONPAGED is entered at IPL 6 and not at fork IPL, the synchronized access to the scheduler's data base is preserved. This technique is similar to the one used by device drivers that need to interact with the scheduler by declaring ASTs. The attention AST mechanism is briefly described in Chapter 24 and discussed in greater detail in Chapter 5.

Table 25-1
Global Listheads for Each Pool Area

Pool Area	Global Address of Pointer	Size	Use of These Fields	Static or Dynamic (1)
Nonpaged Pool	EXE\$GL_NONPAGED	3 longwords		
		longword	Synchronization IPL for nonpaged	Dynamic (2)
		longword longword	pool allocation Address of next (first) free block Dummy size (of zero) for listhead to speed up allocation routine	Dynamic Static
Nonpaged Pool	MMG\$GL_NPAGEDYN	longword	Address of beginning of nonpaged pool area	Static
Nonpaged Pool	EXE\$GL_SPLITADR	longword	Address of boundary between general nonpaged pool area and lookaside list	Static
Lookaside List	IOC\$GL_IRPFL	longword	Forward link for lookaside list. IRPs are allocated from this end of the list.	Dynamic
	IOC\$GL_IRPBL	longword	Backward link for lookaside list. IRPs are deallocated to this end of the list.	Dynamic
Paged Pool	EXE\$GL_PAGED	2 longwords		
		longword longword	Address of next (first) free block Dummy size (of zero) for listhead to speed up allocation routine	Dynamic Static
Paged Pool	MMG\$GL_PAGEDYN	longword	Address of beginning of paged pool area	Static
Process Allocation Region	CTL\$GQ_ALLOCREG	2 longwords		
ney 10fi		longword longword	Address of next (first) free block Dummy size (of zero) for listhead to speed up allocation routine	Dynamic Static
Process Allocation Region			There is no global pointer that locates the beginning of the process allocation region.	

⁽¹⁾ Static pointers are loaded at initialization time. The contents of these locations do not change during the life of the system. Dynamic pointers generally change their contents each time a block is allocated from or deallocated to a pool area.

⁽²⁾ The synchronization IPL is changed to 31 by INIT while it is executing but is reset to 11 and remains at that value for the life of the system.

25.1.4 Granularity of Allocation

The allocation routines for both paged and nonpaged pool round the requested size up to the next multiple of 16 bytes. This is done to impose a granularity on both the allocated and unused areas. Because both pool areas are initially page aligned, this rounding causes every structure allocated from one of the two system-wide pool areas to be at least quadword aligned.

There is no granularity imposed on the allocation size for the process allocation region. However, the two structures allocated from this pool by the system (logical name blocks for process logical names and mounted volume list entries for private volumes) are both an integral number of quadwords long. This implies that any block allocated from the process allocation region is quadword aligned. It also implies that the smallest possible size of an unallocated block is eight bytes. Any user-written privileged program that allocates space from the process allocation region should insure that it requests an integral number of quadwords to keep this region quadword aligned.

25.2 PREALLOCATED I/O REQUEST PACKETS

While most of the structures found in the nonpaged pool are allocated and deallocated infrequently, I/O request packets are constantly being allocated and deallocated. To avoid the overhead of searching for blocks of free memory of sufficient size to accommodate IRPs, a portion of the nonpaged pool (called the lookaside list) is dedicated to the allocation and deallocation of I/O request packets and any other structure that is the same size or smaller than an IRP.

Specifically, at initialization time, a percentage of nonpaged pool (large enough to accommodate IRPCOUNT I/O request packets but not more than half the total space) is removed from the high address end of the pool and partitioned into a series of elements 96 bytes long. These elements are then entered into a doubly linked list (with the INSQUE instruction) so that the lookaside list is a doubly linked list of fixed size list elements.

A second lookaside list has been added to VAX/VMS as a part of the Version 2.2 binary update. This addition is described in Appendix F.

25.2.1 Allocation from the Lookaside List

When a routine (such as the \$QIO system service) needs an I/O request packet, it simply issues a REMQUE from the beginning of this list (found through global label IOC\$GL_IRPFL). Only if the list is empty (indicated by the V-bit in the PSW set) would the more general allocation routine have to be called. Because allocation and deallocation from the lookaside list are so much more efficient than the general routines that allow any size block to be allocated or deallocated, a special check is built into the general nonpaged pool allocation routine to determine whether the requested block can be allocated from the lookaside list. The logic of this routine is approximately the following.

- 1. The allocation size is rounded up to the next multiple of 16.
- 2. If the rounded size is LEQU the rounded size of an IRP (96 bytes) and the lookaside list is not empty, then the first IRP is removed from the list and returned to the caller.
- 3. If the requested block is too large, or if the lookaside list is empty, then the general allocation routine is called to search for the first free block large enough to accommodate the request.

Note that because allocation is done with a single instruction, there is no need for any other synchronization than that provided by the REMQUE instruction. The other concern of the general allocation routines, the block granularity, is also irrelevant here because all blocks on the lookaside list are the same size.

25.2.2 Deallocation to the Lookaside List

When the routine to deallocate a block of nonpaged pool is called, it first checks whether the block was allocated from the main portion of the pool or from the lookaside list. This check is accomplished by comparing the address of the block to be deallocated with the contents of global location EXE\$GL_SPLITADR, which contains the address of the boundary between the main part of the pool and the lookaside list. This address was filled in by INIT when the lookaside list was initialized. Figure 25-4 shows the relationship of the lookaside list to the rest of nonpaged pool.




Figure 25-4 Preallocated I/O Request Packets

If the block was originally allocated from the lookaside list, it is returned there by inserting it at the end of the list (at global label IOC\$GL_IRPBL) with an INSQUE instruction. Note that by allocating packets from one end of the list and putting them back at the other end, a transaction history as long as the list itself is maintained. If the block was originally allocated from the general pool area, the general deallocation routine is called. The differences between the lookaside list and the general nonpaged pool are summarized in Table 25-2.

Although the allocation from the lookaside list required no additional synchronization in addition to the REMQUE instruction, deallocation must be done at IPL 7 or below for the reason already stated, namely that nonpaged pool is a resource whose availability must be reported to the scheduler who will elevate IPL to 7. All deallocation to nonpaged pool is done through the routine EXE\$DEANONPAGED, which should not be called above IPL 7.

25.3 USE OF DYNAMIC MEMORY

Almost all of the data structures that are dynamically configured are placed in either the nonpaged or paged pool areas. Only the PFN data base, the global and system page tables, the system header, and the interrupt stack have separate virtual address space allocated. Most per-process data structures, on the other hand, are assigned to dedicated areas of Pl space, as defined in the module SHELL and illustrated in Figure 1-7 and listed in Table E-4. One per-process data structure, the process header, resides in the area of system space called the balance slot area.

25.3.1 Process Allocation Region

The process allocation region is currently 46 pages long. Its size is fixed by an assembly time parameter in module SHELL. Its protection is set to UREW. That is, it can be written from executive and kernel modes and read from any access mode. Only the process logical name table and the mounted volume list for private volumes are found in the process allocation region. There is enough room in the process allocation region for privileged application software to allocate reasonably sized process-specific data structures.

25.3.2 Paged Dynamic Memory

Several data structures are located in the paged pool area.

- Both the group and system logical name tables are found there.
- Global section descriptors, required only when a section is mapped or unmapped, are also located in paged pool.

Table 25-2
Comparison of Different Pool Areas

Pool Area	Allocation Quantum	Type of List (Notes 1 and 2)	Synchronization Technique	Typical Structures Allocated Here
Nonpaged Pool	16 bytes	Variable size (Note 1)	Elevated IPL	Buffered I/O buffer (GTRU 96 bytes) Driver Prologue Table (Driver Structure) Job Information Block Network Data Structures Process Control Block Process Quota Block Unit Control Block (Driver Structure)
Lookaside List	96 bytes	Fixed size blocks (96 bytes) (Note 2)	None required	Buffered I/O buffer (LEQU 96 bytes) Channel Request Block (Driver Structure) Common Event Block Device Data Block (Driver Structure) File Control Block I/O Request Packet Interrupt Dispatch Block (Driver Structure) Timer Queue Element Volume Control Block Window Control Block
Paged Pool	16 bytes	Variable size (Note 1)	Mutex	Global Section Descriptors Known File Entries Known File Headers Logical Name Blocks for group and system logical names Mounted Volume List Entry for volumes mounted /SYSTEM or /GROUP
Process Allocation Region	none	Variable size (Note 1)	Access mode	Logical Name Blocks for process logical names Mounted Volume List Entry for private volumes (/SHARE OR /NOSHARE)

- (1) The lookaside list has extremely efficient (single instruction) allocation and deallocation routines. Because the blocks are fixed size, internal fragmentation (unused space within individual blocks) can result.
- (2) The general pool areas allow variable sized allocation requests (and contain variable sized empty areas). The allocation and deallocation routines must search at least a portion of the empty list. External fragmentation (unused blocks equal to the allocation quantum) near the beginning of the list can result from this type of allocation scheme.

 The INSTALL utility allocates the data structures required to describe known images from paged dynamic memory. Any image that is installed has a known file entry created to describe it.

Some frequently accessed known images also have their image headers permanently resident. These data structures are described in more detail in Chapter 18.

• Finally, the mounted volume list for volumes that are shared among several processes is found in paged pool.

The size of paged dynamic memory is determined by the SYSBOOT parameter PAGEDYN. Its protection is set to URKW. The pages of paged dynamic memory used by RMS for the shared file data base have their protection altered to EW (either read or write access from executive or kernel mode) by RMSSHARE, the image that executes as part of STARTUP.COM to initialize the shared file data base.

25.3.3 Nonpaged Dynamic Memory

Nonpaged pool serves several purposes. At initialization time, data structures whose size and contents depend on SYSBOOT parameters will be allocated from nonpaged pool and initialized. These structures include the PCB vector and sequence vector, the swapper's I/O page table, the page file bitmap, modified page writer arrays, and the adapter control blocks for all external adapters located at bootstrap time. The detailed use of nonpaged pool by the initialization routines is described in Chapter 22.

A second general somewhat static use of nonpaged pool is to contain device driver code and associated data structures for all devices that are either located through the autoconfigure phase of SYSGEN or are explicitly loaded with a LOAD or CONNECT SYSGEN command. The details of these structures are described in the VAX/VMS Guide to Writing a Device Driver.

There are many data structures that are allocated dynamically from nonpaged pool. Table 25-2 contains a representative list of items contained there. While this list is not exhaustive, it gives an idea of the many structures that are constantly being allocated and deallocated. The size of nonpaged dynamic memory, including the area devoted to the lookaside list, is determined by the SYSBOOT parameter NPAGEDYN. The fraction of this space that is dedicated to the lookaside list is determined by the SYSBOOT parameter IRPCOUNT (and implicitly by the rounded size of an IRP, currently 96 bytes). The page protection of both the lookaside list and the general nonpaged pool area is set to ERKW.

CHAPTER 26

LOGICAL NAMES

Logical names provide a powerful tool for a single process or several processes to use as a communication tool. Logical names also allow the system and application programs to implement a transparent form of device independence and I/O redirection. This chapter describes the internal implementation of logical names.

26.1 LOGICAL NAME TABLES

When a logical name is created, the logical name string and its equivalence name string are put into a data structure called a logical name block. This structure is then inserted into one of three doubly linked lists, depending on whether the logical name is being inserted into the process, group, or system logical name table.

The process logical name table is located in the process allocation region in Pl space. The group and system logical name tables are both allocated from paged dynamic memory. The listheads for the three tables are located through the longword array at global location LOG\$AL_LOGTBL. Each of the longwords in this array points to the quadword listhead for one of the three logical name tables. The three logical name tables and their listheads are pictured in Figure 26-1.

26.1.1 Logical Name Block

The contents of a logical name block are pictured in Figure 26-2. Both the logical name and the equivalence name may be up to 63 characters in length. Before the memory block is allocated, the size required for the sum of the two strings plus the fixed size is rounded up to the next quadword so that, although logical name blocks are of variable length, they are always an integral number of quadwords in length.

The access mode field is only used when a logical name block appears in the process logical name table. When a process logical name is created, its logical name block is inserted into the process logical name table in order of decreasing access mode. In other words, a user mode logical name XYZ appears in the list before a supervisor mode logical name XYZ. When logical name XYZ is translated, the user mode equivalence name is returned.




Figure 26-1 Global Listheads for Logical Name Tables




Figure 26-2 Logical Name Block

The group field is only relevant when the logical name block appears in the group logical name table. There is only one group logical name table for the entire system and all group logical name blocks are placed into this list. An operation that searches the group logical name table looks for a match between the group code in the logical name block and the group number of the caller of the system service.

The associated mailbox field is used when the logical name is created as a part of mailbox creation. In addition, the MOUNT utility uses this field when it creates a logical name in connection with mounting a volume.

26.2 LOGICAL NAME SYSTEM SERVICES

There are three system services available for logical name manipulation. Logical names can be created, translated, or deleted. Privileges control access to both the group and system logical name tables. Before discussing the individual services, some checks that are common to more than one of the services are described.

26.2.1 Privilege and Protection Checks

Like any other system services that use access mode as an argument, the logical name system services call the routine EXE\$MAXACMODE to maximize the mode passed as an argument with the access mode of the caller (found in the previous mode field of the PSL). A process that wishes to create or delete a group or system logical name must have the appropriate privilege, GRPNAM or SYSNAM respectively.

Several access checks must be made by these services. Because all three services pass at least one string descriptor as an argument (Create Logical Name has two), the read accessibility of both the string descriptor and the string must be checked. Translate Logical Name must check write accessibility of the arguments that are used to pass information back to the caller.

26.2.2 Logical Name Table Mutexes

Both the group and system logical name tables are protected from simultaneous access by mutexes (Chapter 24). The Translate Logical Name system service locks the table that is currently being searched for read access. This does not prevent other processes from reading (translating) logical names in the same logical name table. Logical name creation and deletion both require that the table being modified be locked for write access. This prevents other processes from even reading the locked table while the table is being modified.

26.2.3 Logical Name Creation

After the preliminary checks have been made, the Create Logical Name system service allocates a block of memory for the logical name block. The block is allocated from the process allocation region for process logical names and from paged dynamic memory for group and system logical names. The size of the block is the sum of the lengths of the logical and equivalence strings plus the size of the constant part of a logical name block. Before the allocation routine is called, the size is rounded to an integral number of quadwords.

After all the parameters have been placed into the allocated block, it is inserted into the appropriate table, usually at the end. If an identical logical name already exists, the old name is first deleted and the status of SS\$ SUPERSEDE is returned to the caller. If the logical name is being put into the process logical name table and an identical name is found with a different access mode, the logical name block is inserted into the table in such a way as to place the highest (least privileged) access mode closest to the beginning of the table.

26.2.4 Logical Name Deletion

After the usual set of privilege and protection checks are performed, the Delete Logical Name system service checks whether this operation is deleting a single logical name or a group of names. If all system names are to be deleted, they are. If all group names are to be deleted, those logical names that have the same group code as the caller are deleted. If all process names are to be deleted, all

logical names for the specified access mode and all less privileged access modes are deleted.

The deletion of a single logical name requires that the appropriate table be searched. If the logical name is in the process table, an access mode check is performed. The actual deletion operation first removes the logical name block from the list, clears the UCB\$L LOGADR field in an associated UCB if the LOG\$L MBXUCB in the logical field is nonzero, and finally deallocates the \overline{b} lock to the appropriate memory pool.

26.2.5 Logical Name Translation

Logical name translation has several special options that it must check for in addition to the usual privilege and protection checks. If the logical name begins with the underscore character (_), then the equivalence string that is returned is simply the logical name string with the underscore removed. In addition, the caller can specify that the search only occur in some of the tables.

Assuming that none of the tables has been eliminated, the service searches for a match in first the process table, then the group table, and finally the system table. There is no access mode check made for the process table. If a process has the same logical name with more than one access mode, the name associated with the least privileged (largest) access mode is returned. The search of the group table does require that the group numbers match.

As each logical name block is processed, a check is first made to see if the string lengths of the logical name being searched for and the logical name in the block are identical. If they are not, this block is passed over and the search continues without the costly overhead of a CMPC instruction that is bound to fail.

CHAPTER 27

MISCELLANEOUS SYSTEM SERVICES

This chapter includes brief discussions of the system services not mentioned in the previous chapters. These services do not generally make intensive use of the internal structures and mechanisms of VMS. Detailed discussions of the arguments, return status codes, required process privileges, and system service options can be found in the VAX/VMS System Services Reference Manual.

27.1 COMMUNICATION WITH SYSTEM PROCESSES

Some of the operations often associated with an operating system are performed in VAX/VMS by independent normal processes, rather than by code in the linked system image. Examples of this type of system activity include

- gathering of accounting information about utilization of the system resources,
- managing print and batch jobs and queues,
- communicating with one or more system operators, and
- reporting device errors.

Four system services are defined in the module SYSSNDMSG to provide communications with the appropriate system processes.

27.1.1 Accounting Manager (Job Controller)

The accounting manager is a part of the job controller (process JOB_CONTROL running image JOBCTL.EXE). It is responsible for recording the utilization of system resources in the accounting file.

Requests to the accounting manager are sent through the job controller's mailbox by the \$SNDACC system service. Explicit \$SNDACC requests can be issued by users to request actions normally available through the SET ACCOUNTING command.

MISCELLANEOUS SYSTEM SERVICES

The \$SNDACC system service routine performs the following operations.

- The message type is defined as MSG\$_SNDACC and the target mailbox is defined as the job controller's mailbox (MBAl:, defined in module DEVICEDAT).
- The request is checked for possible errors such as too large a message, insufficient privileges, or access violations.
- The message buffer is allocated on the current stack (the executive mode stack), and the buffer is filled with
 - the message type,
 - the reply mailbox channel (if specified as an optional argument),
 - the privilege mask, UIC, user name, and account name,
 - the process base priority (Chapter 8), and
 - the user-defined message text (a required argument).
- The message is written to the mailbox after changing to kernel mode.

27.1.2 Symbiont Manager (Job Controller)

The symbiont manager is also part of the job controller process. It is responsible for transactions to and from the queue file including the creation and dispatching of batch and print queues and jobs.

Requests to the symbiont manager are sent to the job controller's mailbox by the \$SNDSMB system service. Explicit \$SNDSMB requests can be issued by users to request actions normally available through the following DCL commands:

ASSIGN/MERGE
ASSIGN/QUEUE
DEASSIGN/QUEUE
DELETE/ENTRY
DELETE/QUEUE
INITIALIZE/QUEUE
PRINT

SET DEVICE/SPOOLED
SET QUEUE
START/QUEUE
STOP/ABORT
STOP/QUEUE
STOP/REQUEUE
SUBMIT

The \$SNDSMB system service performs exactly the same operations (common code) as the \$SNDACC system service (as described in the previous section), except that the message type is defined to be MSG\$ SNDSMB.

MISCELLANEOUS SYSTEM SERVICES

27.1.3 Operator Communications

Operator communications are handled by a system process (process OPCOM running image OPCOM.EXE). OPCOM has the responsibilities of

- defining which terminals are operator terminals and for what class of activity (such as disk or tape operations) these terminals will receive messages,
- replying to or canceling a user request to an operator, and
- managing the operator log file.

Requests to OPCOM are sent through OPCOM's mailbox by the \$SNDOPR system service. Explicit \$SNDOPR requests can be issued by users to request actions normally available through the DCL user command REQUEST and the operator command REPLY.

With exceptions of a different mailbox (MBA2:, defined in the module DEVICEDAT) and a different message type (MSG\$_OPRQST), \$SNDOPR shares common code with \$SNDACC and \$SNDSMB (described in Section 27.1.1).

27.1.4 Error Logger

As described in Chapter 7, the error logging subsystem consists of three pieces.

- The kernel itself contains routines that maintain a set of error message buffers. These routines are called by the kernel and device drivers in order that error messages can be written to some available space in one of these buffers.
- The error formatting process (process ERRFMT running image ERRFMT.EXE) is awakened when it is necessary to copy the formatted contents of these error message buffers to the error log file for subsequent analysis.
- The SYE program reads the error messages in the error log file and produces an error log report, based on the contents of the error log file and the options selected when SYE was run.

Normal interactions with the error logging routines in the kernel occur in device drivers by issuing device error or device timeout requests. Users can also send messages to the error logger (put messages into one of the error message buffers) for later transmission to the error log file. by issuing a \$SNDERR system service (this requires the BUGCHK privilege). Unlike the \$SNDACC, \$SNDSMB, and \$SNDOPR system services, the \$SNDERR system service

- executes in kernel mode (rather than executive mode), and
- allocates an error message buffer (rather than sending a mailbox message).

The \$SNDERR system service routine performs these actions.

- 1. The request is checked for access and privilege violations.
- 2. A buffer is allocated from the error logger's message pool.
- 3. The message buffer is filled with the message type (EMB\$C_SS), the message size, and the message text. An error log sequence number and the current time are also a part of every error message.
- 4. The buffer is released to the error logging routines for subsequent output to the error log file.

Chapter 7 contains a discussion of the error log routines and a brief description of the ERRFMT process.

27.2 SYSTEM MESSAGE FILE SERVICES

VAX/VMS Version 2.0 provides three levels of message file capability. The creation and declaration of image-specific and process-permanent message files are discussed in the <u>VAX-11 Utilities Reference Manual</u> and the <u>VAX/VMS Command Language User's Guide</u>. The system message file (SYSMSG.EXE) is mapped into system address space as a pageable section. This initialization is performed by SYSINIT during system initialization (Chapter 22).

Two system services provide the abilities to

- search for a message text corresponding to a given status code (\$GETMSG), and
- write one or more message texts to SYS\$OUTPUT (\$PUTMSG).

A third procedure (EXE\$EXCMSG) does not use the various message files but is also one of the message output procedures that can be invoked as part of condition handling. EXE\$EXCMSG is called by LIB\$SIGNAL and EXCEPTION to write the contents of the general registers to SYS\$OUTPUT if a condition is not handled in any other way.

27.2.1 Get Message System Service

The Get Message system service (\$GETMSG) executes in executive mode. It searches each of the three levels of message files for a match to the status code provided as an argument.

27.2.1.1 Finding the Message Files - The first step of the retrieval of a message involves determining which types of message files have been defined.

If an image message section has been defined, then it has been incorporated as a program region image section. The control region location CTL\$GL GETMSG points to the per-image message section vector in the control region (Appendix E). The vector is initialized with a value corresponding to an RSB instruction. If an image has defined any message sections, then this vector is changed by the image activator to the code sequence

JSB @#<P0-location_n>

Each PO location is in a different message section (up to a maximum of 42 distinct message sections in a given image) and contains a

JSB (R5)

instruction. This invokes the vector search routine for the image message section described below because R5 was loaded with the routine's starting address.

- If no match is found in the first section, the first message dispatcher issues an RSB back to the Pl space vector, which issues a JSB to the second message dispatcher and so on.
- 3. If no image message section has been defined or the input status value could not be found in any image message section, then a test is made for a process-permanent message section (established by the SET MESSAGE command). The absence of a process-permanent message section is indicated by a zero in the control region location, CTL\$GL PPMSG. If a process-permanent message section has been defined, CTL\$GL PPMSG points to a control region address in a process-permanent section vector (Appendix E). The location contains the equivalent of a

JSB (R5)

instruction. This instruction invokes the vector search routine for the process-permanent message section in a similar fashion as for the image section case above.

4. If a process-permanent message section has not been defined or the input status value could not be found in the process-permanent message section, then the system message file is searched. The location EXE\$GL_SYSMSG points to a system location in a system section vector. The location contains the equivalent of a

JSB (R5)

instruction. This instruction invokes the vector search routine for the system message file.

If no message file is found or none of the defined message files contains the specified status code, then the status code is inserted into a default message text and the service returns with the SS\$ MSGNOTFND code.

27.2.1.2 Searching a Located Message Section — When a message section is located, the starting address and length of the message section index are calculated. A binary search of the message section index is then performed to determine if the specified status code is included.

If no message is defined within the section for the specified status code, a check is made in other message sections of the same type. If no further message sections of the same type exist, then control is returned to the \$GETMSG mainline through a series of RSB instructions. \$GETMSG then checks the next type of message section until the system message file has been searched.

If a message corresponding to the specified status code is located within a message section, then the information selected by the \$GETMSG FLAGS argument is copied into the user-defined buffer. The search routine returns control (with an RET instruction) to the caller of the \$GETMSG system service.

27.2.2 Put Message System Service

The \$PUTMSG system service provides the ability to write one or more error messages to SYS\$ERROR (and SYS\$OUTPUT if it is different from SYS\$ERROR). It executes in the access mode of its caller, and uses \$GETMSG to retrieve the associated text for a particular status code.

Three arguments are provided to \$PUTMSG:

- a message argument vector describing the messages in terms of status codes, message field selection flag bits, and \$FAO arguments (Section 27.4.2),
- an optional action routine to be called before writing the message texts, and
- an optional facility name to be associated with the first message written.

The construction of the message argument vector is discussed in the <u>VAX/VMS System Services Reference Manual</u>. Other uses of the \$PUTMSG system service are described in the <u>VAX-11 Run-Time Library Reference Manual</u>.

Each argument of the message argument vector is processed as follows.

- The facility code of the request is determined to be a system, RMS, or standard facility code. System and RMS facility codes do not use associated \$FAO arguments in the message argument vector. Standard facility codes require such \$FAO arguments.
- \$GETMSG is called with the status code and field selections (based upon the selection bits and \$FAO arguments).

- 3. \$FAOL is called to assemble all the portions of the message to be written (supplied facility code, optionally specified delimiters, output from \$GETMSG).
- 4. The user's action routine is called, if one was specified.
- 5. If the action routine returns an error status, the message is not written. Otherwise, the formatted message is written to SYS\$ERROR by an RMS \$PUT request. If SYS\$OUTPUT is different from SYS\$ERROR, then the formatted message is also written to SYS\$OUTPUT.

When all of the arguments in the message argument vector have been processed, the \$PUTMSG system service returns to its caller.

27.2.3 Procedure EXE\$EXCMSG

This procedure is used internally by the catch all condition handler and LIB\$SIGNAL to report a condition that has not been properly handled by any condition handlers farther up the call stack. The two input arguments to this procedure are the address of an ASCIZ string and the address of the argument list passed to the condition handlers (Chapter 2).

The procedure writes a formatted dump of the general registers and the signal array, as well as the caller's message text to SYS\$OUTPUT (and to SYS\$ERROR if different from SYS\$OUTPUT). This message appears for all fatal errors that occur in images that were linked without the traceback handler.

Although this procedure has an associated entry point in the system service vector area, it cannot be conveniently called from any languages except VAX-11 MACRO and VAX-11 BLISS-32. This restriction is imposed by the specification of the second argument, which requires access to the general register AP, a capability denied to most high level languages.

27.3 PROCESS INFORMATION (\$GETJPI)

The \$GETJPI system service provides selected information about a specified process (which may not necessarily be the process requesting the \$GETJPI service). The arguments to \$GETJPI include

- the event flag number to set when the service has completed,
- the process ID of the process from which information is to be collected,
- the process name of the target process,
- the address of an item list that includes (for each requested item) which item of information is to be returned, the size and address of the buffer to hold the information, and a location to insert the size of the returned information,

- an I/O status block (IOSB) to receive final status information, and
- the entry point and parameter for an AST routine to be invoked when the system service has completed.

A detailed discussion of the format and specification of the item list is described in the VAX/VMS System Services Reference Manual.

27.3.1 Operation of the \$GETJPI System Service

The \$GETJPI system service, executing in kernel mode, performs the following operations.

- 1. The IOSB, if specified, and the event flag are cleared.
- Each item in the list is checked for the following conditions.
 - The buffer descriptor must be readable and the buffer writable.
 - The requested item must be a recognized one.
- 3. If these conditions are met, then the requested item can be retrieved. All data about the current process and PCB and JIB data about another process can be obtained without entering the context of the target process. All such information is moved to the user-defined buffers for each corresponding item.
- 4. If no information remains to be gathered, then the system service returns to the caller after
 - setting the specified event flag,
 - declaring the requested AST if specified, and
 - writing to the IOSB if supplied.
- 5. If there is remaining information that could not be retrieved by step 3 above, then the information
 - is about a process other than the caller, and
 - is stored in either the control region or the process header.

This information must be retrieved by executing in the context of the target process. To do this a special kernel mode AST (Chapter 5) is queued to the target process. Two data structures are allocated from nonpaged dynamic memory.

- An extended AST control block is built to contain the normal fields plus descriptors of all of the unsatisfied requests that must be retrieved by executing in the context of the other process.
- A buffer is created to receive the retrieved information for transmission to the requesting process (and charged to the JIB\$L BYTCNT quota).

The ACB is then queued to the target process unless it no longer exists, or it is in the suspended (SUSP), suspended outswapped (SUSPO), or the miscellaneous wait (MWAIT) states (Chapter 8). If any of these conditions holds, the two blocks of nonpaged pool are deallocated and an error return is passed back to the caller. The status of SS\$ SUSPENDED is returned for the three long wait states of SUSP, SUSPO, and MWAIT. If the process has been deleted or is in the process of being deleted (has the delete pending bit set in the PCB status longword), a status of SS\$ NONEXPR is passed back to the caller. Note that the completion mechanisms are all triggered if one of these errors occurs. That is, the event flag is set, a user-requested AST is queued, and an IOSB is written with the failure status.

One final piece of information is added to the extended AST control block. There is an image counter stored in the process header (at offset PHD\$L_IMGCNT) that is incremented each time that an image is rundown (Chapter 18). This counter prevents one image from requesting information about another process and then exiting, only to have an AST delivered or an IOSB written later on to the requested PO addresses in another image.

 Finally, the system service returns to the caller who can either wait for the information to be returned or continue processing.

27.3.2 \$GETJPI Special Kernel ASTs

If some of the information about the target (other than the caller) resides in the process header or in the Pl space of the target, then code must execute in that target's context to access the information. Once the information has been retrieved, it must be passed back to the caller so that it can be written to the caller's address space. VMS uses special kernel ASTs for both pieces of this trip.

A summary of the operations performed by these special kernel ASTs is listed here.

- 1. When the special kernel mode AST makes the target process computable, the requested information is determined from the extended ACB and stored in the associated system buffer. The completion of the special kernel mode AST routine occurs after the extended ACB is reformatted to deliver a second special kernel mode AST, this time to the requesting process.
- The second kernel mode AST routine executes in the context of the requesting process. If the image counters do not agree, then the requesting image has gone away. In this case, the two blocks of nonpaged pool are deallocated, the process BYTCNT quota is restored, and the special kernel AST simply returns.

If the image counter in the process header agrees with the image counter in the extended AST control block, the retrieved data is moved from the system buffer into the various user-defined buffers.

- 3. The system buffer is deallocated, the event flag is set, and the IOSB is written if it was specified. Note that the asynchronous nature of this aspect of the system service requires that the IOSB be probed again for write accessibility. This check insures that the original caller of \$GETJPI has not altered the protection of the IOSB in the interval between the call to \$GETJPI and the delivery of the return special kernel AST.
- 4. If an AST was requested then the AST control block is used for the third time to queue an AST to the requesting process in the access mode of the caller. Otherwise, the ACB is deallocated to nonpaged memory.

27.3.3 Wild Card Support in \$GETJPI

The \$GETJPI also provides so-called wild card support, the ability to obtain information about all processes in the system. A wild card request is indicated by passing a negative process ID to the \$GETJPI system service. The internal routine in \$GETJPI that determines the identity of the target process recognizes a wild card request and passes information back to the caller about the first process in the PCB vector after the swapper and the null process (Chapter 17).

In addition, the process index field of the caller's PID argument is altered to contain the process index of the target process. When the caller of \$GETJPI issues a second call, the negative sequence number (in the high order word of the process ID) indicates that a wild card operation is in progress but a positive process index indicates where in the PCB vector the search should continue. Note that the user program will not work correctly if the caller alters the value of the process ID argument between calls to \$GETJPI.

The user continues to issue calls to \$GETJPI until a status code of SS\$ NOMOREPROC is returned, indicating that the PCB vector search routine has reached the end of the PCB vector. An example of the wild card use of the \$GETJPI system service is contained in the VAX/VMS System Services Reference Manual.

27.4 FORMATTING SUPPORT

The final group of system services provides conversion support for time-related requests and for formatted I/O of ASCII character strings.

27.4.1 Time Conversion Services

The time conversion system services are defined in the module SYSCVRTIM. The \$NUMTIM system service executes in executive mode and converts a binary quadword time value in system time format (described in Chapter 10) into seven numerical word length fields:

years since 0
month of year
day of month
hour of day
minute of hour
second of minute
hundredths of second

A positive time argument is converted into the corresponding absolute system time. A zero-valued time argument requests the conversion of the current system time. A negative time argument is interpreted as a time interval from the current system time.

The \$ASCTIM system service executes in the access mode of the caller and converts a system time format quadword into an ASCII character string. The input binary time argument is passed to \$NUMTIM. The seven fields returned from \$NUMTIM are then converted into ASCII character fields with the selection determined by whether the input time was an absolute or delta time and whether conversion flag was set, indicating conversion of day and time or only the time portion. The \$FAO system service (described in the next section) is used to concatenate and format the string components before returning the string to the caller.

The \$BINTIM system service executes in the access mode of the caller and converts an ASCII time string into a quadword absolute or delta time. If the input string expresses an absolute time, then the current system time is converted by \$NUMTIM to supply any fields omitted in ASCII string. Each ASCII field is then converted to numerical values and stored in the seven word fields used by \$NUMTIM. The seven word fields are then combined into a binary quadword value. The resulting value is negated if a delta time was specified in the ASCII string.

27.4.2 Formatted ASCII Output

The \$FAO and \$FAOL system services provide formatting and conversion facilities from binary and ASCII input parameters to a single ASCII output string. The two system services execute in the access mode of the caller and use common code. The only difference between them is whether the parameters are passed as a list of arguments (\$FAO) or as the address of the first parameter (\$FAOL). The control string is parsed character by character. Information that is not preceded by the control character, !, is copied into the output string without further action. When a control character and operation code are encountered in the control string, then the appropriate conversion routine is executed to process zero, one, or two of the input parameters to the system service. When the control string has been completely parsed, the service returns to the caller with a normal status code. If the output string length is exceeded, a buffer overflow error status is returned. The description of the \$FAO system service in the VAX/VMS System Services Reference Manual contains details about how to specify \$FAO requests.

APPENDICES

When thou hast done, thou hast not done, For I have more.

A Hymne to God the Father John Donne

On the table in the light of a big lamp with a red shade he spread a piece of parchment rather like a map.

"There is one point that you haven't noticed," said the wizard, " and that is the secret entrance. You see that rune on the West side, and the hand pointing to it from the other runes?"

The Hobbit, or There and Back Again J.R.R. Tolkien

APPENDIX A

USE OF LISTING AND MAP FILES

This manual has presented a detailed overview of the VAX/VMS executive. However, the ultimate authority on how the executive or any other component of the system works is the source code for that component. This appendix shows how the listing and map files produced by the language processors and the VAX-11 Linker can be used with other tools to understand how a given component works or why the system is malfunctioning.

A.1 HINTS IN READING THE EXECUTIVE LISTINGS

The sources for the VAX/VMS operating system are available in two forms. The source listing kit includes microfiche listings for all bundled components except certain compatibility mode utilities. This kit is included with each VAX/VMS system. Source files and command procedures are also distributed on magnetic tape for customers who purchase a source license.

The ideas expressed in this appendix are geared toward reading the modules that make up the executive and the initialization routines, all of which are written in VAX-11 MACRO.

A.1.1 Structure of a MACRO Listing File

The modules that make up the executive are all written from a common template that includes a module header describing each routine in the module. The general format of a VAX-ll MACRO listing file is described in the $\underline{VAX-ll}$ MACRO Language Reference Manual. Features that are peculiar to listings included in the source listing kit are described here.

A.1.1.1 \$xyzDEF Macros - One of the first parts of each module that requires explanation is the invocation of a series of macros that define symbolic offsets into data structures referenced in the module. The general form of these macros is

\$xyzDEF

where xyz represents the data structure whose offsets are required. For example, a module that deals with the I/O subsystem will probably invoke the \$IRPDEF and \$UCBDEF macros to define offsets into I/O

Request Packets and Unit Control Blocks. Some of the \$xyzDEF macros such as \$SSDEF, \$IODEF, and \$PRDEF define constants (system service status returns, I/O function codes and modifiers, and processor register definitions) rather than offsets into data structures.

Structures and constants that are used in system services have their \$xyzDEF macros defined in STARLET.MLB, the default macro library that is automatically searched by the assembler. Most of the data structures used by the executive have their macro definitions contained in a special macro library called LIB.MLB. The distinction between these two macro libraries is discussed in Appendix D, where many of the data structures described in this manual are listed.

One way to obtain the symbol definitions resulting from these macros is to look at the symbol table that appears at the end of the assembly listing. However, the information presented there is often incomplete or not in a suitable form. An alternate representation of the data can be obtained from the following sequence of DCL commands.

- \$ CREATE xyzDEF.MAR \$xyzDEF GLOBAL .END ^Z
- \$ MACRO xyzDEF+SYS\$LIBRARY:LIB.MLB/LIBRARY
- \$ LINK/NOEXE/MAP/FULL xyzDEF
- \$ PRINT xyzDEF.MAP

This command sequence produces a single object module that contains all the symbols produced by the \$xyzDEF macro. The argument GLOBAL makes all the symbols produced by the macro global. (This argument must appear in upper case to be properly interpreted by the assembler's macro processor.) That is, the symbol names and values are passed from the assembler to the linker so that they appear on whatever map the linker produces. The full map contains two lists of symbol definitions, one in alphabetical order and one in numeric order.

A.1.1.2 The Routine Body - In general, the routines that make up the executive were coded according to strict standards that result in code that is easily maintained. One side effect of these standards is that the code is easy to read for someone attempting to learn how VMS works.

Several items about the instructions that appear in the module body are worth describing.

 Data structure references are usually made using displacement mode addressing. For example, the instruction

MOVL R3, UCB\$L IRP(R5)

loads the contents of R3 (presumably the address of an I/O request packet) into the IRP pointer field (a longword) in a unit control block pointed to by R5. Such instructions are practically self documenting. The overall arrangement of data in a particular structure does not need to be known in order to understand such instruction references.

- Whenever a sequence of instructions makes an assumption about the relative locations of fields within a data structure, there is a possibility of failure if the structure should change. Two instances where such assumptions might be used are the following.
 - Two adjacent longword fields could be loaded with a single MOVO instruction.
 - A structure could be traversed using autoincrement or autodecrement addressing.

The ASSUME macro (listed in [EXEC.SRC]SYSMAR.MAR and defined in SYS\$LIBRARY:LIB.MLB) is often used to immediately detect these failures by issuing an assembly time error. For example, if a device driver wanted to clear adjacent fields in a unit control block, the following instruction and macro sequence sequence would prevent future subtle errors if the layout of the unit control block changed.

CLRQ UCB\$L_SVAPTE(R5)
ASSUME UCB\$L_BOFF EQ <UCB\$L_SVAPTE + 4>
ASSUME UCB\$L_BCNT EQ <UCB\$L_SVAPTE + 6>

The options available with this macro can be determined by examining its definition in the microfiche listing in the EXEC component.

• There are some commonly used instruction sequences that occur so frequently that the author of a module used an assembly time macro to represent the instruction sequence. Other instruction sequences, particularly those that read or write the internal processor registers, are more readable if hidden in a macro definition. However, because macros are rarely expanded as a part of the assembler listing, the reader of listing files must be able to locate the macro definitions.

There are three levels at which macros are defined in VAX/VMS.

- A macro may be local to a module. In this case, the macro definition appears as part of the module header. Such macros are often used to generate data tables used by a single module.
- A macro may be a part of a specific facility, such as DCL or the RSX-llM AME. The macros that are a part of a specific facility are included as part of the microfiche listing for that facility. For example, the DCL microfiche includes not only all modules that make up the DCL images but also the macros that are used to assemble those modules.
- A macro may be used by many components of VMS. In this case, the macro definition is found on either the EXEC microfiche (for example, in SYSDEF.MDL or SYSMAR.MAR) or the VMSLIB microfiche (for example, in STARDEF.MDL or SSMSG.MDL). Most of the macro definitions in this category are data structure definitions, but there are many common instruction sequences appearing in several components that are defined in the file called SYSMAR.MAR.

The definitions of all system macros that are used in building VMS are included in the macro library SYS\$LIBRARY:LIB.MLB that is supplied as a part of the VAX/VMS binary distribution kit. Applications such as user-written device drivers or user-written system services can also use this macro library. Such applications must be reassembled or recompiled with each new release of LIB.MLB, which usually occurs with each major release of VAX/VMS.

The definitions of all macros that are intended for use in nonprivileged applications such as system service found in the macro can be calls SYS\$LIBRARY:STARLET.MLB that is also supplied as a part of the VAX/VMS binary distribution kit. This macro library is automatically searched by the assembler to Appendix D contains resolve undefined macros. description of the data structures defined in STARDEF.MDL and SYSDEF.MDL.

• Another search that the reader of listings has to embark on involves looking for destinations of instructions that transfer control or reference static data locations. If the destination or data label is outside the module currently being looked at, the symbol appears in the symbol table at the end of the assembler listing as an undefined global. The module that defines that symbol can be determined with the map file for that component (Section A.2).

Symbols that are local to a module are usually easy to find because most of the modules that make up the executive or any other component are not very large. However, the listing files for some modules are longer that 50 pages. There are a couple of steps that can be taken before the reader scans every page of the listing, looking for the place where the symbol is defined.

- The symbol in question or some textual reference to it may appear in the table of contents for this module.
- The value of the symbol appears in the symbol table. Because the assembler includes the value of the current location counter in every line of the listing, the reader can determine approximately where in the listing the symbol is defined.

(This technique is not foolproof. The value of the symbol that appears in the symbol table is relative to the beginning of the PSECT in which the symbol is defined. Modules with more than one relocatable PSECT may have to be searched more carefully.)

A.1.2 The VAX-11 Instruction Set and Addressing Modes

One of the design goals of the VAX-ll instruction set was that it contain useful instructions with a natural number of operands. Thus, there are two and three operand forms of the arithmetic instructions ADD, SUB, MUL, and DIV. There are also bit manipulation instructions,

a calling standard, character string instructions, and so on. All of these allow the assembly language programmer to produce code that is not only efficient but also highly readable.

However, there are certain places in the executive where the most obvious choice of instruction or addressing mode was not used, because a shorter or faster alternative was available. Interrupt service routines, routines that execute at elevated IPL, and commonly executed code paths such as the system service dispatcher and the main paths in the pager are all examples where clarity of the source code was sacrificed for execution speed.

One question that must be answered at this point is why there is a concern over instruction length on a machine with practically unlimited virtual address space. There are at least two answers to that question.

Most of the areas where instruction size is an issue are within the permanently resident executive. This portion of the system consumes a fixed percentage of the physical memory that is present in the configuration. Keeping instruction size small is one of the efforts that can be made to keep this real memory cost to a minimum.

A second answer is that both the VAX-11/750 and the VAX-11/780 make use of an instruction lookahead buffer that contains the next eight bytes in the instruction stream. If the buffer empties, the next instruction or operand cannot be evaluated until the buffer is replenished. By keeping instructions small in key areas, this wait can be avoided and the instruction buffer can be filled in parallel with other CPU operations.

A.1.2.1 Techniques for Increasing Instruction Speed - This section is a list of some of the techniques employed to reduce instruction size or increase execution speed. The list is hardly exhaustive but a pattern emerges here that can be applied to other modules in the executive that are not explicitly mentioned here. Each list element consists of a general technique and may also contain a specific example, including the name of the module where this technique is employed.

 The MOVAx and PUSHAx instructions combined with displacement mode addressing are equivalent to an ADDLx instruction with the addition being performed in order to calculate the effective address of the operand. For example, the instruction

PUSHAB 12(R3)

is equivalent to

ADDL3 #12,R3,-(SP)

but is one byte shorter than the $\mathtt{ADDL3}$ instruction and also faster.

 The use of MOVAx and PUSHAx described in the previous item can be combined with indexed mode addressing to accomplish a multiply by 2, 4, or 8. For example, the instruction

MOVAL @#4[R1],R1

multiplies the contents of Rl by 4, adds 4 to the product, and places the result back into Rl. This instruction is used by the change mode dispatchers (in module CMODSSDSP) to calculate the length of an argument list from the number of arguments.

The instruction

MOVAB (R0) + R2

found in routine EXE\$ALLOCATE in module MEMORYALC performs two steps at once. Its ostensible purpose is to place the address of the allocated block of memory into R2 where it will be picked up by the caller. However, because the allocated block is always at least quadword aligned, the byte context of the instruction forces an increment of R0 by one, setting the low bit of R0. This will be interpreted as a success indicator by the caller.

When two successive writes to memory occur, the second write must wait for the first to complete. If successive write operations can be overlapped with register-to-register operations, instruction stream references, or other operations that do not generate writes to memory, then some other instruction can begin execution while the memory write is completing.

There are three places in the executive where this technique is used. They are among the most commonly executed code paths in the entire system.

- The page fault handler saves R0 through R5 with three separate MOVQ instructions interspersed among instructions that do not write to memory.
- The interrupt service routine for the VAX-11/780 UNIBUS adapter also saves R0 through R5 with three MOVQ instructions. Here, the writes to memory are overlapped with references to I/O space addresses, specifically UBA internal registers, as well as register manipulations.
- The change mode dispatchers for executive and kernel modes build customized call frames on their stacks. As Figure 3-4 illustrates, the writes to memory (the stack operations) are overlapped with register and instruction stream references.
- When it is necessary to include a test and branch operation, a decision as to which sense of the test to branch on and which sense to allow to continue in line is required. One basis for this decision is to allow the common (usually error-free) case to continue in line, only requiring the (slower) branch operation in unusual cases.

A.1.2.2 Unusual Instruction and Addressing Mode Usage - There are several instances in the executive where the purpose of an instruction is not at all obvious. This list includes the most common occurrences of unusual use of the instruction set and addressing modes.

There are many instances of the instruction sequence

BBSS bit arguments , 10\$

10\$:

where the initial setting of the bit has no effect on the flow of control. This sequence is used whenever the bit to be set (or cleared with an equivalent sequence using BBCC) is identified by bit number or bit position.

In order to set (or clear) the bit with a BISx (or (BICx) instruction, a mask must first be created with a 1 in the designated position, requiring either two instructions or an immediate mask that might occupy a longword. (The only exception to this involves a bit in the first six positions, where the mask can be contained in a short literal constant.)

Note that a BBCS instruction is equivalent to a BBSS instruction when the branch destination is the next instruction. There are some occurrences of BBCS where a BBSS seems to accomplish the same purpose. Probably, the choice was made by looking at the usual sense of the bit in question before the instruction and choosing the instruction to avoid the branch in the usual case.

• There are several instances of autoincrement deferred addressing where the need for the increment of the register is not apparent. For example, the instructions

INSQUE (R1), @(R3)+

and

REMQUE @(R3)+,R4

occur in the rescheduling interrupt service routine in module SCHED. In both cases, R3 contains the address of the listhead of some doubly linked list before instruction execution. Its contents after the instruction is executed are irrelevant.

In fact, the increment is totally unnecessary. All that is needed is double deferral from a register. In other words, the addressing mode (0) would be equally appropriate if the contents of R3 are not important. However, deferred byte displacement addressing costs an extra byte to hold the displacement. In this commonly executed code path, the savings of a byte was extremely important.

It is worth noting that there is no similar problem when a single level of deferral from a register is required. The assembler is smart enough to generate simple register deferred mode (code 6) when it encounters byte displacement mode with a displacement of zero (0(reg)) in the source code.

 The permanent symbol table of the VAX-11 MACRO assembler recognizes the mnemonic POPL even though there is no POPL instruction in the VAX-11 instruction set. The generated code for a

POPL dst

pseudo instruction is identical to a

MOVL (SP)+,dst

instruction. That is, the mnemonic generates two bytes (for instruction opcode and source operand specifier) plus whatever is required to specify the destination operand.

For example, the pseudo instruction

POPL RO

the first instruction in the change-mode-to-kernel dispatcher in module CMODSSDSP removes the change mode code from the stack (so that REI will work correctly) and loads it into RO.

A combination of this instruction with an unusual addressing mode occurs in the exception dispatcher for change-mode-to-supervisor and change-mode-to-user exceptions where it is necessary to remove the second longword from the stack. The actual instruction,

POPL (SP)

has the effect of removing the next-to-last item from the stack and discarding it, leaving the stack in the state pictured in Figure A-1.

• The instruction

MOVQ RO, RO

followed by some conditional branch instruction performs exactly the same function as a TSTQ instruction, which does not exist. This curious instruction is found in module SYSSCHEVT, where the Set Timer Request and Schedule Wakeup system services are implemented.

A.1.3 Use of the REI Instruction

The only permissible means of reaching a less privileged access mode from a more privileged mode is through the REI instruction. There are two slightly different techniques that accomplish this.

POPL dest = MOVL(SP)+,dest




Figure A-1 Stack Modification Due to POPL (SP) Pseudo Instruction

The most general technique of elevating access mode allows the flow of execution to be altered at the same time. This same technique is also used by the RSX-11M AME to get into compatibility mode. The instruction sequence

PUSHL new-PSL PUSHL new-PC REI

accomplishes the desired result. Note that the many protection checks built into the REI instruction prevent this technique from being used by a nonprivileged user to get into a more privileged access mode or to elevate IPL, two operations that would allow such a user to damage the system.

A second technique can be used when it is only necessary to change access mode. No accompanying change in control flow is required. The instruction sequence listed here (patterned after code contained in module PROCSTRT) shows this second technique.

PUSHL executive-mode-PSL
BSBB DOREI

;Do processing in
;executive access mode

PUSHL user-mode-PSL
BSBB DOREI

;Do processing in
;user access mode

DOREI: REI ;REI uses pushed PSL and PC
;that BSBB put on stack

A.1.4 Register Conventions

Each of the major subsystems of the executive uses a set of register conventions in its main routines. That is, the same registers are used to hold the same contents from routine to routine. Some of the more common conventions are listed here.

- R4 usually contains the address of the PCB of the current process. Nearly all system services and the scheduler use this convention. In fact, as illustrated in Figure 3-4, the change-mode-to-kernel system service dispatcher loads the PCB of the caller into R4 before passing control to the service-specific procedure. When it is necessary to store a PHD address, R5 is usually chosen. (Except for the swapper and certain memory management code that executes at IPL 7, R5 contains the address of the P1 window to the process header.)
- The memory management subsystem uses R2 to contain an invalid address and R3 to contain the system virtual address of the page table entry that maps the page. When a physical page is eventually associated with the page, the PFN is stored in R0.
- The I/O system uses two nearly identical conventions, depending on whether it is executing in process context (in the \$QIO system service or in device driver FDT routines) or in response to an interrupt. The most common register contents are the current IRP address stored in R3 and the UCB address in R5. In process context, R4 contains the address of the PCB of the requesting process. Within interrupt service routines, R4 contains the virtual address that maps one of the CSRs of the interrupting device. A more complete list of register usage by device drivers and the I/O subsystem can be found in the VAX/VMS Guide to Writing a Device Driver.

A.1.5 Elimination of Seldom-Used Code

There are several different techniques that are used to eliminate code or data that is not used very often. For example, none of the programs used during the initialization of a VMS system remains after its work is accomplished. Process creation is an example of a complex system service that does not execute often during the lifetime of a typical system. VMS uses several techniques that allow these routines to do their work as efficiently as possible and yet eliminate them after they have done their work.

- A.1.5.1 Eliminating the Bootstrap Programs The following list illustrates some of the techniques used to remove the bootstrap programs from the system after they have done their work.
 - 1. Both VMB and SYSBOOT execute in physical pages that are not recorded anywhere. When module INIT places all physical pages except those occupied by the permanently resident executive onto the free page list, the pages used by VMB and SYSBOOT are included. Their contents are overwritten the first time that each physical page is used.
 - The module INIT is a part of the linked executive and cannot be eliminated quite so easily. Chapter 21 describes how INIT puts the physical pages that it occupied onto the free page list after its work was done.
 - The routine that puts the physical pages on the free page list performs a straightforward function.
 - The unusual part of this step is that this routine was first copied to an unused portion of nonpaged pool, but the pool space was not formally allocated. When the routine has accomplished its work and returned, the code remains until the portion of pool that it occupied is used later on, when the last traces of INIT are eliminated from the system. Note that this technique assumes that no pool allocation takes place until it is done. The fact that IPL remains at 31 while INIT executes insures that no such allocation occurs.
 - 3. The system initialization that takes place in process context can be thought of as a part of the swapper process because the swapper creates SYSINIT, who in turn creates the STARTUP process. Because both SYSINIT and STARTUP are separate processes, however, they disappear after they are deleted (when they have completed their work).
- A.1.5.2 Seldom-Used System Routines The simplest technique used by the system to prevent seldom-used code from permanently occupying memory is to put it into the paged executive. The normal operation of system working set replacement will eventually force those pages that are referenced once and never again out of the system working set.

This technique is used by several system services that are not called very often, such as the Set Time system service, which changes the system time. Process creation and deletion are also events that do

not occur very often. Because process creation is spread throughout the system, several techniques are employed to eliminate the code from the system after the process is created.

- The routines in the Create Process system service (and also the Delete Process system service and its associated special kernel AST) are located in the paged executive.
- 2. The swapper has a special subroutine that it calls when it inswaps a newly created process from Shell. This subroutine is located in two of the pages that the swapper just read into memory. Because of the way that the swapper does its I/O, these pages are mapped as PO pages in the swapper's address space. These pages become the kernel stack of the new process (which cannot execute until the swapper marks the process as COM, after it is finished with the special subroutine). The swapper has succeeded in executing two pages worth of code (that are only used the first time that a process is inswapped) without requiring any physical memory.
- The final steps of process creation take place in the context of the new process in routine EXE\$PROCSTRT, located in the paged executive.

A.1.6 Dynamically Locking Code or Data into Memory

The frequency of use is not the only criterion that is used to decide whether to put a routine into the paged or nonpaged executive. The page fault handler assumes that it will never incur a page fault above IPL 2. (This assumption is enforced by issuing a fatal bugcheck if it is violated.)

Several system services that are not used very often (including Create Process and Delete Process) must elevate IPL to 7 to synchronize access to the scheduler's data base. There are several different techniques used to minimize the contribution that these routines make to the nonpaged executive.

A.1.6.1 Locking Pages in External Images - The simplest technique for locking down pages while executing at IPL 7 is used by privileged utilities that use the \$CMKRNL system service. These programs can use the \$LKWSET system service to lock down the code and data pages that are referenced while IPL is elevated above 2. This technique is not available to executive routines or user-written system services.

A.1.6.2 Placing Code in the Nonpaged Executive - This technique puts the smallest possible block of code into the nonpaged executive and places the rest of the routine into the paged executive. A control transfer allows the nonpaged code to execute. The following variation on a routine within the \$GETJPI system service illustrates the technique. The reason that the entire routine cannot exist in pageable pages is because routine EXE\$NAMPID returns at IPL 7.

PSECT YEXEPAGED
ENABLE LOCAL_BLOCK

; Processing begins in paged code

JSB 25\$
SAVE_PSECT

PSECT AEXENONPAGED

JSB EXE\$NAMPID ; This is only nonpaged piece

SETIPL #0
RSB

RESTORE_PSECT

; Processing continues in paged code

A.1.6.3 Dynamic Locking of Pages - The preceding piece of code only contributes ten bytes to the nonpaged executive. The Create Process and Delete Process system services must execute many more instructions at IPL 7. They employ a technique that dynamically locks one or two pages into memory. (The system cannot use the \$LKWSET system service to lock pages into the system working set.) This technique is also necessary for user-written system services that must execute above IPL 2 because they must also lock pages into memory and, in general, cannot use the \$LKWSET system service.

This technique relies on the assumption that once IPL is elevated to IPL\$_SYNCH, no events related to page faulting occur, particularly removing a page from the process or system working set.

. ; Processing begins in paged code

BEGIN LOCK:

DSBINT LOCK IPL

. ; No page faults will occur here

ENBINT

. Page faults can occur again

LOCK IPL:

LONG IPL\$ SYNCH

END_LOCK:

ASSUME <END LOCK-BEGIN LOCK> LE 512

The key to this technique is that the DSBINT macro (which expands to a

MTPR src, #PR\$ IPL

instruction) cannot successfully complete until both the page containing the instruction and the page containing the source operand

are valid. Once the instruction completes (implying that both pages are valid), IPL is set at 7, preventing further paging activity until the IPL is lowered (with the ENBINT macro).

The ASSUME macro is necessary to make sure that the DSBINT macro and source operand are not more than one page apart, preventing the possibility of an invalid page between the two valid pages, an occurrence that would subvert this technique. Any example of this technique also has some instruction that transfers control so that the longword containing IPL\$ SYNCH is not interpreted as an instruction.

A natural question at this point is why the first technique, the one used by \$GETJPI, is necessary at all. It seems that the call site to EXE\$NAMPID could be locked down using this technique. The answer to this is that EXE\$NAMPID cannot be called above IPL 2. It accesses the caller's argument list, a data reference that could potentially cause a page fault, and page faults are not allowed above IPL 2.

A.2 USE OF MAP FILES

One indispensable tool for reading the executive listings is the map file SYS.MAP found in directory SYS\$SYSTEM. This file was produced when the executive image was linked and contains the system virtual addresses of all global symbols in the executive. More importantly from the point of view of reading the listings, it contains a cross reference listing of modules that define and reference each global symbol.

The techniques that are described for using this file are also applicable to other map files. Map files for device drivers are necessary when debugging a new device driver. The map files for RMS and DCL are also described because these images do not execute in the usual sense but rather are mapped into system or process virtual address space.

A.2.1 The Executive Map SYS.MAP

There are two main uses for the system map file. One of these occurs when the system crashes. The addresses that are reported on either the console terminal or in the system dump file must be related to actual routines in system address space. The portion of the map that lists in ascending order all program sections that contribute to the executive is useful here. The address in question is compared with each PSECT contribution until the module that defines the symbol is found. The base address of this module is subtracted from the address that is being examined to produce an offset into the correct module. This offset can be used with the assembler listing to locate the instruction or data reference that caused the error.

Such an error situation could arise as a result of a bug in VMS but more likely is due to some user-written modification to the executive such as a device driver, a customized system service, or simply a procedure that is called through the Change Mode to Kernel or Change Mode to Executive system service. The only limitation to the use of the map in this way occurs when a system virtual address is larger than the highest address in the executive image. This probably indicates that the address is found in a routine that is dynamically

loaded, such as RMS, a device driver, or CPU-dependent routines. Table E-2 lists the global pointers that locate each dynamically mapped portion of system address space. By examining the contents of these locations, the component that contains the offending address can be determined.

The second use of SYS.MAP occurs when reading practically any routine in the executive. Due to the modular construction of VMS, many routines that are referenced by the routine that is currently being looked at are found in some other module. The simplest way to locate these external symbols is to look in the alphabetical cross reference map for the external symbol name. The first item of information is the name of the module that defines this symbol. All modules that reference this symbol are listed in succeeding columns.

A.2.2 RMS.MAP and DCL.MAP

The same cross reference capability mentioned for SYS.MAP obviously applies to any component of VMS that contains many modules. While reading a module in DCL for example, there may be a reference to an external subroutine. The module containing that subroutine can be determined with the cross reference listing in the map file DCL.MAP.

RMS and the command language interpreters present a second problem to anyone attempting to relate code or data in virtual memory with references in an assembler listing or in a map file. Both images are mapped into a virtual address range that is not known until the mapping occurs. The maps meanwhile contain addresses beginning at 0.

The technique to relate map addresses to virtual memory locations for either of these images is as follows. Despite the fact that RMS is mapped into system virtual address space and DCL is mapped into Pl space, the technique employed in each case is the same.

When RMS is mapped by SYSINIT, the base address of the RMS image is stored in global location MMG\$GL RMSBASE. (The contents of this location are copied to location CTL\$GL RMSBASE in the Pl pointer page by PROCSTRT when a process is created.) The base address of any Command Language Interpreter is stored in the first longword at global location CTL\$AG_CLIMAGE. Because both RMS and DCL are linked as system images with a base address of zero, the contents of these two locations can be used as simple offsets to relate an address extracted from the map to a virtual address in a running system.

For example, if an error occurred at location X in system space, and X was larger than the contents of MMG\$GL RMSBASE, denoted by Y, then the relative offset into the RMS image is simply Y - X. (Obviously, if this difference is larger than the size of the RMS image, then address Y is not in RMS.)

To give an example that goes in the other direction (from a relative address on an assembler listing to a virtual memory location), suppose that we wish to locate a specific instruction in module DCLabcxyz, part of the DCL image. The relative offset in the assembly listing is added to the base address of module DCLabcxyz (taken from DCL.MAP) to form the offset into the DCL image. This sum is added to the contents of global location CTL\$AG_CLIMAGE to form the Pl virtual address of the instruction.

A.2.3 Device Driver Map Files

Device drivers are loaded into nonpaged pool by the SYSGEN utility. The SHOW /DEVICE command to this utility displays among other pieces of information the address range into which the driver image is loaded. The sum of the starting address from SYSGEN and the size of the \$\$\$105 PROLOGUE program section from the driver map gives the base address that is used to transform between addresses on the assembly listing and system virtual addresses. Debugging device drivers is discussed in more detail in the VAX/VMS Guide to Writing a Device Driver.

A.2.4 CPU-Dependent Routines

The base address of the CPU-dependent code (Chapter 22) can be found in the following way. Location EXE\$AL LOAVEC is the address of the first vector that is loaded by INIT, the machine check handler. That vector contains a JMP instruction to the CPU-dependent machine check handler in nonpaged pool. Because absolute addressing is used with the JMP instruction, the contents of EXE\$AL LOAVEC + 2 are the system virtual address of EXE\$MCHK. By subtracting the address of EXE\$MCHK obtained from the map file (SYSLOA750.MAP or SYSLOA780.MAP), the base address of the CPU-dependent image is determined.

A.2.5 Other Map Files

All other map files can also be used for the cross reference capabilities already mentioned. In addition, most other components of VMS execute as regular images, and so no base addresses have to be used to locate addresses in virtual address space. The addresses on the map correspond to the virtual addresses that are used when the image executes. The only exceptions to this are shareable images. However, the map file from an executable image that includes a given shareable image can be used to determine the base address of a shareable image in a specific instance.

A.3 THE SYSTEM DUMP ANALYZER (SDA)

Because some of the routines and most of the data structures used by VAX/VMS are loaded or constructed dynamically, the map file is limited in its ability to relate addresses to data structures or routines. In addition, the map file can only supply addresses of static data storage areas in VMS, and not their contents. The system dump analyzer is a tool that overcomes these limitations of the map files. The use of the system dump analyzer is described in the VAX/VMS System Dump Analyzer Reference Manual. This section mentions several of the many SDA commands that are especially useful when studying how VMS works.

A.3.1 Global Locations

Many of the dynamic data structures, located in parts of system address space that are beyond the last address in the executive image, are located through global pointers in the static part of the executive (the part found in the image SYS.EXE). These static locations are loaded when the structures in question are created or modified, either as a part of system initialization or some other loading mechanism. By using the

SHOW SYMBOLS /ALL

command to SDA, not only the addresses but also the contents of all global locations in the executive are put into SDA's output file. This list, together with the map file SYS.MAP, enables any data structure to be located in system address space if the global name of the listhead that locates the structure is known. Appendix B contains a complete list of the static data locations used by VMS.

A.3.2 Layout of System Virtual Address Space

A second useful application of SDA involves creating a picture of system address space. As Figure 1-6 shows, many of the pieces of system address space are constructed at initialization time. The sizes of the various pieces are determined by SYSBOOT parameters (Appendix E). By issuing the

SHOW PAGE TABLE /SYSTEM

SDA command, the contents of the entire system page table are listed. This listing, the symbol table produced in the previous example, and the executive map file SYS\$SYSTEM:SYS.MAP allow an accurate picture of system virtual address space to be drawn. In fact, this technique was used to generate Figure 1-6, Figure E-1, and Table E-2.

A.3.3 Layout of Pl Space

SDA can also be used to obtain the layout of Pl space. Most of the pieces of Pl space (Figure 1-7, Table E-4) are fixed sized pieces. The Pl page tables defined in module SHELL determine the sizes of these pieces. Other pieces may not even exist for some processes. In any case, the SDA command

SHOW PROCESS/PAGE TABLES

produces a complete layout of Pl space. This technique was used to generate Figure 1-7 and Table E-4.

A.4 INTERPRETING MDL FILES

There are very many data structures and other system wide constants used by the executive and other system components. These structures are defined with a special structure definition language called MDL. This language allows data structures to be defined from a single source but used in either VAX-11 MACRO or BLISS-32.

When a VMS system is built from source, a preprocessing program called MDL reads all system data structure definitions (from the two files [EXEC.SRC]SYSDEF.MDL and [VMSLIB.SRC]STARDEF.MDL) and produces two output files for each input file. One of these output files contains macro definitions for use by VAX-11 MACRO. The other output file is used by the BLISS compiler to produce BLISS macro definitions. This section is not an exhaustive discussion of every MDL directive. Rather, it attempts to show how the MDL description of a data structure can be related to either a picture of the structure or the resulting VAX-11 MACRO or BLISS-32 definitions.

A.4.1 Sample Structure Definitions

The simplest way to illustrate the way that a structure is defined is to look at the resultant symbol definitions. One way to accomplish this is to compare the MDL definition of a given structure with the resultant VAX-11 MACRO or BLISS-32 symbols. These symbols can be found in any listing that uses the structure in question. Alternatively, the command procedure listed in the beginning of this appendix can be used.

There are three tables listed here to show the results of simple MDL directives. Individual MDL commands are briefly described in the following sections. Table A-1 shows the result of the complete MDL definition of the logical name block (pictured in Figure 26-2). Notice that the structure has a variable length. The symbol LOG\$K LENGTH only represents the length of the fixed size portion of the structure, excluding the storage areas for the logical name and equivalence name counted strings.

Table A-2 illustrates the several uses of the S directive, using excerpts from the definitions for the PCB (Table D-2), the process header (Table D-3), and the timer queue element (Figure 10-1). Table A-3 illustrates the eventual results of using MDL to define variable length bit fields. The AST control block is pictured in Figure 5-1. The specific fields within a virtual address are pictured in Figure 12-1.

A.4.2 Commonly Used MDL Commands

This section describes the MDL directives commonly used in defining structures used by VMS. Emphasis is on reading the MDL files used by VMS. A complete syntax of each command is not given. Rather, the features of each directive that are used by VMS are emphasized.

A.4.2.1 \$STRUCT Directive - Each structure definition begins with a \$STRUCT statement. This statement defines the prefix characters in each symbol definition. For example,

SSTRUCT PCB

defines the PCB structure, where each symbol definition begins with the characters PCB. In the default case (used by VMS), the next character in each resultant symbol name is the currency symbol (\$). Constant definitions can have an underscore (_), a C_, or a K_ as the next character(s). Field definitions have a character (B, W, \overline{L} , or Q) that represents the size of the field. The naming conventions that MDL symbols adhere to are listed in Appendix C.

Table A-1

MDL Description and Resultant Symbol Definitions for Logical Name Block

MDL Directive		Meaning of Directive	Resultant Symbol Name	Symbol Value (decimal)	Effect on Internal Counter Value
\$STRU F F F F F F	CT LOG LTFL, L LTBL, L SIZE, W TYPE, B TABLE, B GROUP, W AMOD, B , B	Begin LOG structure definition Longword field Longword field Word Field Byte field Byte field Word Field Byte field Skip one spare byte	LOG\$L_LTFL LOG\$L_LTBL LOG\$W_SIZE LOG\$B_TYPE LOG\$B_TABLE LOG\$W_GROUP LOG\$B_AMOD none	0 4 8 10 11 12 14	Increase by 4 Increase by 4 Increase by 2 Increase by 1 Increase by 1 Increase by 2 Increase by 1 Increase by 1 Increase by 1 (even though no
F L F	MBXUCB,L LENGTH NAME,T,0	Longword field Define structure length to this point A text string begins here	LOG\$L_MBXUCB LOG\$C_LENGTH LOG\$K_LENGTH LOG\$T_NAME	16 20 20 20	symbol defined) Increase by 4 none none none (because size is zero)
с с с	SYSTEM, 0 GROUP, 1 PROCESS, 2 NAMLENGTH, 64	Define a constant Define a constant Define a constant Define a constant	LOG\$C_SYSTEM LOG\$C_GROUP LOG\$C_PROCESS LOG\$C_NAMLENGTH	0 1 2	none none none
E		Terminate structure definition			

Table A-2
Examples of the S Directive

MDL Dire	ective	Meaning of Directive	Resultant Symbol Name	Symbol Value (decimal)	Effect on Internal Counter Value
\$STRUCT	РСВ	Begin Definition of PCB Structure			
F F S S L	ARB, L UIC, L MEM, O, W GRP, 2, W LENGTH	Longword Field Longword Field Word Subfield with origin of 0 Word Subfield with origin of 2 Define Length of PCB Terminate PCB Definition	PCB\$L ARB PCB\$L'UIC PCB\$W_MEM PCB\$W_GRP PCB\$C_LENGTH PCB\$K_LENGTH	132 136 136 138 140 140	Increase by 4 Increase by 4 none (set subfield counter to 2) none (set subfield counter to 4) none
\$STRUCT	PHD	Begin Definition of PHD Structure			
F F	PAGFIL, L PAGFIL, 3, B PSTBASOFF, L	Longword Field Byte Subfield with origin of 3 Longword Field	PHD\$L_PAGFIL PHD\$B_PAGFIL PHD\$L_PSTBASOFF	28 31 32	Increase by 4 none
F S	POLRASTL ASTLVL, 3, B	Longword Field Byte Subfield with origin of 3	PHD\$L_POLRASTL PHD\$B_ASTLVL	200 203	Increase by 4 none
F E	PlBR, L	Longword Field Terminate PHD Definition	PHD\$L_P1BR	204	Increase by 4
\$STRUCT	TQE	Begin Definition of TQE Structure			
FSFSFSF	PID, L FPC,,L AST,L FR3,,L ASTERM,L FR4,,L TIME,Q	Longword Field Subfield with same value Longword Field Subfield with same value Longword Field Subfield with same value Quadword Field	TQE\$L_PID TQE\$L_FPC TQE\$L_AST TQE\$L_FR3 TQE\$L_ASTPRM TQE\$L_FR4 TQE\$L_TR4	12 12 16 16 20 20 24	Increase by 4 none Increase by 4 none Increase by 4 none Increase by 8
E		Terminate TQE Definition			

Table A-3
Sample Variable Length Bit Field Definitions

MDL Dir	ective	Meaning of Directive	Resultant Symbol Names	Symbol Value (decimal)	Internal B (before)	it Counter (after)
\$STRUCT	ACB	Begin Definition of ACB Structure				
F	RMOD,B V< MODE,2 ,4 QUOTA,,,M KAST > PID,L	Byte Field Begin Bit Field Definitions Bit Field of Size 2 and Origin 0 Skip 4 Spare Bits Single Bit Field with Mask Definition Single Bit Field End Bit Field Definitions Longword Field	ACB\$B_RMOD ACB\$V_MODE ACB\$S_MODE ACB\$V_QUOTA ACB\$M_QUOTA ACB\$V_KAST ACB\$L_PID	0 2 000000040 (hex) 7	0 2 6 . 7	2 6 7 beyond limit
E	-	Terminate ACB Definition				
\$STRUCT	' VA	Begin VA Bit Field Definitions				
v <	BYTE,9,,M	Begin Bit Field Definitions Bit Field of Size 9 and Origin 0 Bit Field of Size 21 and Origin 9	VA\$V BYTE VA\$S BYTE VA\$M BYTE VA\$V VPN VA\$S VPN	0 9 000001FF (hex)	0	9 30
	P1,,,M	Single Bit Field at Bit 30	VASS_VPN VASM_PFN VASV_P1 VASM_P1	3FFFFE00 (hex) 30 40000000 (hex)	30	31
> V <	SYSTEM,,,M	Single Bit Field at Bit 31 End Bit Field Definitions Begin New Set of Bit Field Definitions Skip over the First Nine Bits	VA\$V_SYSTEM VA\$M_SYSTEM	31 80000000 (hex)	31	32
>	VPG, 23,,M	Bit Field of size 23 and Origin 9 End Second Set of Bit Definitions	VA\$V_VPG VA\$S_VPG VA\$M_VPG	9 23 FFFFFE00 (hex)	9	32
E		Terminate VA Definition				

A.4.2.2 F Directive - Fields in a data structure are defined with the F directive. The name of each field is the first argument of the field definition and forms the balance of a symbol name. The value of the symbol name is set equal to an internal counter. As each field definition is processed, the internal counter value is increased by the size of the field (1, 2, 4, or 8). The default size of a field is four, representing a longword. This default can be overridden by including a second parameter to the F directive. Legal characters are B, W, L, Q, and T. The first four possibilities correspond to the logical or integer VAX-11 data types. The T argument indicates a text string, whose size appears as the third argument. (A count (third) argument for any field type increases the internal pointer value by the size of the field multiplied by the count.)

A.4.2.3 L Directive - The L directive is used to create a label at a specified point in a data structure. VMS uses the L directive to define the length of a structure by giving the resultant name the suffix LENGTH.

A.4.2.4 E Directive - The structure definition is terminated with an E directive.

A.4.2.5 S Directive - It is often desirable to give a field two names. In addition, subfields within a field often exist. The S directive defines a symbol with the indicated name and a value derived from the internal pointer when the current F directive was issued. The second argument indicates how far into the current field the subfield exists. The third argument indicates the size of the subfield. For example, the following lines from the PCB structure definition

F UIC,L S MEM,0,W S GRP,0,W

result in a symbol PCB\$W_MEM that has the same value as PCB\$L_UIC and a second symbol PCB\$W_GRP that is two larger than the other two symbols. Table A-2 shows several examples of the S directive.

A.4.2.6 C Directive - The C directive allows a constant or a series of constants to be defined. Depending on what other parameters are supplied, the C directive produces symbols of the form xyz\$C_name, xyz\$K_name, or xyz\$_name. The example in Table A-1 illustrates one use of the C directive. There are several other examples of constant definitions in either SYSDEF.MDL or STARDEF.MDL, such as the definitions of the DYN\$ symbols that describe dynamically allocated structures or the JPI\$ symbols, the codes that describe an information list to the \$GETJPI system service.

A.4.2.7 M and P Directives - The M and P directives are used together to allow the same fields in a data structure to have different definitions depending on the context in which they are used. For example, the UCB definition contains field definitions at the end of the structure that depend on the device that is described by a given UCB. The M directive (followed by a numeric argument) marks a specific position (internal byte counter value) in the structure. The P directive (followed by a numeric argument) restores the value of the internal counter to the value associated with that numbered mark position.

A.4.3 Bit Field Definitions - The V Directive

Bit fields require two numbers to completely describe them, a bit position and a size. MDL always defines a bit position (indicated by a V in the symbol name). The size of a field (indicated by S in the symbol name) is always defined when the field size is different from one. It is often convenient to define a mask symbol (indicated by M in the symbol name) that has ones in each bit position defined by the bit field and zeros elsewhere. MDL defines such symbols if so requested.

Because this section is not trying to explain the entire MDL syntax but rather show what symbols result from a given MDL definition, the simplest way to describe the bit field syntax is with some examples. Table A-3 includes MDL directives extracted from the definition of the AST Control Block (ACB) that is pictured in Figure 5-1. Note that only the quota field has a mask symbol defined. Table A-3 also contains the MDL description of the bit fields within a virtual address (Figure 12-1). The definitions of the PSL bit fields and the STS bit fields (both located in STARDEF.MDL) are more complicated illustrations of the syntax that these examples describe.

APPENDIX B

EXECUTIVE DATA AREAS

The writable executive consists of several dynamically allocated tables as well as statically allocated data structures that are a part of the executive image SYS.EXE. This appendix summarizes all of these data areas, with an emphasis on the static executive data base that is related to other material in this manual.

The information presented in this appendix was accumulated by incorporating data from the system map (SYS.MAP) with contents of specific source modules. Information outside the scope of this manual is simply summarized. There is no attempt to include every global symbol in SYS.EXE in this appendix. Data blocks (such as unit control blocks or timer queue elements) are referenced as single entities. Global labels within such structures are ignored. Global labels associated with backward link pointers of doubly linked lists are also omitted. Names that appear in the "Global Symbol" column in lower case represent local symbols, names that are only used within the module in which they are defined.

B.1 STATICALLY ALLOCATED EXECUTIVE DATA

The cells that contain the data described in this section can be identified with specific source modules in the executive. Those cells that can be addressed directly with a global name are so indicated. Program section names (.PSECT names) are included in each section title to allow easy location of a given data area. Program sections of zero length declared in module MDAT for the purpose of defining global labels that separate major sections of SYS.EXE are not included here. They are listed in Table E-2 and can also be found by examining SYS.MAP.

B.1.1 System Service Vector Area (\$\$\$000)

The first three pages of system virtual address space contain the system service vectors. These pages are read only. The global label MMG\$A_ENDVEC, defined in module MDAT, represents the high-address end of the system service vector pages.

EXECUTIVE DATA AREAS

B.1.2 File System Performance Monitor Data (\$\$\$000PMS)

This area consists of two blocks, each 70 longwords long, to describe the cumulative behavior of the file ACPs servicing both Structure Level 1 and Structure Level 2.

Global Symbol	Module	Size	Description of Data	
PMS\$GL FCP	PMSDAT	70 longwords	File system statistics Level 1 ACP.	for
PMS\$GL_FCP2	PMSDAT	70 longwords	File system statistics Level 2 ACP	for

B.1.3 Miscellaneous Bugcheck Information (\$\$\$025)

Module BUGCHECK maintains two longwords about a fatal bugcheck in progress.

Global Symbol	Module	Size	Description of Data
fatal_spsav	BUGCHECK	longword	Fatal bugcheck in progress stack pointer
EXE\$GL_BUGCHECK	BUGCHECK	longword	Saved fatal bugcheck code

B.1.4 Data Structures for Drivers Linked with VMS (\$\$\$100)

Module DEVICEDAT contains data structures for the devices that are linked as a part of the executive image SYS.EXE. These devices are

- the null device,
- a mailbox, and
- the console terminal. The data structures for device OPAO are assembled into VAX/VMS. The terminal driver itself (TTDRIVER.EXE) is loaded by INIT.

There are unit control blocks for three mailboxes set aside in DEVICEDAT. Unit control block zero is a skeleton UCB that is copied into any other UCB when a mailbox is created. The Job Controller's mailbox and OPCOM's mailbox also use preallocated UCBs.

Global Symbol	Module	Size	Description of Data
IOC\$GL_DEVLIST	DEVICEDAT	longword	Listhead of DDBs of all devices in the system
IOC\$GL_ADPLIST	DEVICEDAT	longword	Listhead of all Adapter Control Blocks
IOC\$GL_DPTLIST	DEVICEDAT	quadword	Listhead of Driver Prologue Tables
SYS\$GL_BOOTDDB	DEVICEDAT	52 bytes	Device Data Block for system disk
SYS\$GL_BOOTUCB	DEVICEDAT	204 bytes	Unit Control Block for system disk (22 extra longwords)

EXECUTIVE DATA AREAS

			y
Global Symbol	Module	Size	Description of Data
OPA\$GL_DDB	DEVICEDAT	52 bytes	Device Data Block for console terminal
OPA\$UCBO	DEVICEDAT	212 bytes	Unit Control Block for console terminal (24 extra longwords)
TTY\$GL_GETNXTCH	DEVICEDAT	longword	Address within terminal driver of routine to read the next character
TTY\$GL_PUTNXTCH	DEVICEDAT	longword	Address within terminal driver of routine to write the next character
TTY\$GL_UCBSETUP	DEVICEDAT	longword	Address within terminal driver of routine to set up UCB
OPA\$CRB	DEVICEDAT	68 bytes	Channel Request Block for console device
opa\$idb	DEVICEDAT	32 bytes	Interrupt Dispatch Block for console device
MB\$GL_DDB	DEVICEDAT	52 bytes	Device Data Block for mailbox
MB\$UCB0	DEVICEDAT	116 bytes	Unit Control Block Template used in mailbox creation (This UCB is not linked into mailbox DDB's UCB list)
SYS\$GL_JOBCTLMB	DEVICEDAT	116 bytes	Unit Control Block for Job Controller's Mailbox (Unit 1)
SYS\$GL_OPRMBX	DEVICEDAT	116 bytes	Unit Control Block for Operator's Mailbox (Unit 2)
NL\$GL_DDB	DEVICEDAT	52 bytes	Device Data Block for null device
NL\$GL_UCB0	DEVICEDAT	116 bytes	Unit Control Block for null device
NET\$WCB	DEVICEDAT	36 bytes	Window Control Block for network pseudo device
sys_crb	DEVICEDAT	56 bytes	Channel Request Block for mailbox devices

B.1.5 Driver Prologue Tables (\$\$\$105_PROLOGUE)

The driver prologue tables for these drivers are also assembled and linked into the executive image. The contributions to this part of the writable executive come from the three driver modules (MBDRIVER, NLDRIVER, and CONINTDSP) that are linked with SYS.EXE.

Global Symbol	Module	Size	Description of Data
MB\$DPT	MBDRIVER	40 bytes	Driver Prologue Table for mailbox driver
NL\$DPT	NLDRIVER	40 bytes	Driver Prologue Table for null device driver
OP\$DPT	CONINTDSP	40 bytes	Driver Prologue Table for console terminal device driver

EXECUTIVE DATA AREAS

B.1.6 Linked Driver Code (\$\$\$115_DRIVER)

There is a read only section (5 pages long) that contains the driver code for these drivers as well as code for the MA780 shared memory, the DR780 interface, and interrupt dispatch code for the MASSBUS adapter. This section is bounded by the two global labels MMG\$AL_BEGDRIVE and MMG\$AL_ENDDRIVE, defined in module MDAT.

B.1.7 Memory Management Data (\$\$\$210)

The memory management data consists mainly of listheads for dynamically allocated structures.

Global Symbol	Module	Size	Description of Data
PFN\$AW_HEAD	ALLOCPFN	6 words	Listheads for the free, modified, and bad page lists (3 forward link words followed by 3 backward link words)
pfn\$al_count	ALLOCPFN	3 longwords	Count of pages on each of the three lists
PFN\$GL_PHYPGCNT	ALLOCPFN	longword	Count of available physical pages
PFN\$AL_HILIMIT	ALLOCPFN	3 longwords	High limit thresholds for each of the three lists
PFN\$AL_LOLIMIT	ALLOCPFN	3 longwords	Low limit thresholds for each of the three lists
SCH\$GL_MFYLIMSV	ALLOCPFN	longword	Saved high limit threshold of modified page list
SCH\$GL_MFYLOSV	ALLOCPFN	longword	Saved low limit threshold of modified page list
	PAGEFAULT	15 longwords	Page fault statistics for DISPLAY
MPW\$AL_PTE	WRTMFYPAG	longword	Pointer to modified page writer PTE array
MPW\$AW_PHVINDEX	WRTMFYPAG	longword	Pointer to process header vector index array used by the modified page writer
MMG\$GL_IACLOCK	SYSIMGACT	longword	Image Activator Interlock
MMG\$GL_PFNLOCK	SYSLKWSET	longword	Down counter of pages remaining that may be locked in memory

B.1.8 Page Fault Monitor Data (\$\$\$215)

The page fault monitor subsystem maintains 3 longwords of impure data.

Global Symbol	Module	Size	Description of Data
PFM\$GL SIZE PFM\$GL_PMBLST	SYSSETPFM SYSSETPFM SYSSETPFM	longword longword longword	Size of allocated block Pointer to PMB list Count of processes using monitor

B.1.9 Scheduler Data (\$\$\$220)

The scheduler's data base is defined primarily in module SDAT. This module contains the queue headers for each of the scheduling states and related counters. Several other modules (mainly SWAPPER and SWAPFILE) also contribute to this program section.

Global Symbol	Module	Size	Description of Data
	SDAT	quadword	Spare quadword to terminate outswap scheduling scan
SCH\$AQ_COMH	SDAT	32 quadwords	Listheads for computable states for all 32 software priority levels
sсн\$А <u>о</u> _сомон	SDAT	32 quadwords	Listheads for computable outswapped states for all 32 software priority levels
SCH\$AQ_WQHDR	SDAT	132 bytes (132 = 11*12)	Wait queue headers for 11 wait states (Wait queue header for CEF state is not used)
SCH\$GL_CURPCB	SDAT	longword	Address of PCB of current process
SCH\$GL_COMQS	SDAT	longword	Queue summary longword for COM state
SCH\$GL_COMOQS	SDAT	longword	Queue summary longword for COMO state
SCH\$GB_SIP	SDAT	byte	Swap in progress flags
SCH\$V_SIP		bit	Swap in progress
SCH\$V_SWPSCHED		bit	Swap schedule trigger
SCH\$V_MPW		bit	Modified page writer is active
SCH\$V_DGBLSC		bit	Global sections need to be deleted
		byte	Spare for alignment
SCH\$GW_PROCCNT	SDAT	word	Current number of processes which require swap file (does not count NULL or SWAPPER)
SCH\$GW_PROCLIM	SDAT	word	Maximum number of processes that this system allows
		word	Spare for alignment
SCH\$GQ_CEBHD	SDAT	quadword	Listhead for common event blocks

	Τ	T	
Global Symbol	Module	Size	Description of Data
SCH\$GW_CEBCNT	SDAT	word	Number of common event blocks
SCH\$GW_DELPHDCT	SDAT	word	Number of process headers of already deleted processes
SWP\$GL SHELL	SDAT	longword	Shell process swap address
SWP\$GL INPCB	SDAT	longword	PCB address of process being
		•	swapped into memory
SWP\$GL ISPAGCNT	SDAT	longword	Inswap page count
SWP\$GW_IBALSETX	SDAT	word	Balance slot index for
			inswap process
SWP\$GB_ISWPRI	SDAT	byte	Priority of inswap process Spare for alignment
CHIDAGE TOURGHE	CDAM	byte	Count of inswaps performed
SWP\$GL_ISWPCNT	SDAT	longword	Count of inswaps performed Count of outswaps performed
SWP\$GL_OSWPCNT	SDAT	longword	Count of header outswaps
SWP\$GL_HOSWPCNT	SDAT	longword	
SWP\$GL_HISWPCNT	SDAT	longword	Count of header inswaps
SCH\$GL_RESMASK	SDAT	longword	Resource wait mask vector
SCH\$GB_PRI	SDAT	byte	Priority of current process
		3 bytes	Spare for alignment
SWP\$GL_SWTIME	OSWPSCHED	longword	Earliest time for next exchange swap
EXE\$GL_PWRDONE	POWERFAIL	longword	End time for power recovery interval
EXE\$GL_PWRINTVL	POWERFAIL	longword	Allowable recovery interval in 10 msec units
SWP\$GL_SFTBAS	SWAPFILE	40 bytes	Swap file table entry for
	SWAPFILE	40 bytes	Shell process in SYS.EXE Swap file table entry for
	SWAPFILE	40 bytes	SWAPFILE.SYS Space for swap file table
	SWAFFILL	40 Dyces	entry for second swap
MMG\$A_PAGFIL	SWAPFILE	32 bytes	Page file control block for PAGEFILE.SYS
	SWAPFILE	32 bytes	Space for page file control
		-	<pre>block for second page file</pre>
MMG\$GL PAGSWPVC	SWAPFILE	longword	Address of array (within
		-	pointer control block) of addresses of SFTEs and PFLs
	SWAPFILE	36 bytes	Pointer Control Block to
	OWNITIES	30 27 003	SFTEs and PFLs
		16 bytes	Header of pointer control block
		longword	Address of SFTE for Shell process
		longword	Address of SFTE for SWAPFILE.SYS
		longword	Address of spare SFTE
		longword	Address of PFL for
		longword	PAGEFILE.SYS Address of spare PFL

Global Symbol	Module	Size	Description of Data
ioroutine	SWAPPER	longword	Address of proper (read or write) build packet routine
ioea	SWAPPER	longword	I/O end action routine
rwsswp	SWAPPER	longword	Remaining working set swap address
rsvapte	SWAPPER	longword	Remaining system virtual address of page table entries
rpgcnt	SWAPPER	word	Remaining page count
oswppgs	SWAPPER	word	Outswap page count
oswppcb	SWAPPER	longword	Address of PCB of outswap process
SWP\$GW_BALCNT	SWAPPER	word	Count of processes in balance set (Swapper and Null processes not counted)
SCH\$GW_SWPFCNT	SWAPPER	word	Count of successive outswap schedule failures

B.1.10 Memory Management Data (\$\$\$222)

This program section contains the data cell contribution of module MDAT to the executive. MDAT also defines global labels that separate data areas from read-only sections, and separates pageable code from nonpaged routines. In addition, MDAT allocates patch areas for the executive.

Global Symbol	Module	Size	Description of Data
		_	
PHV\$GL_PIXBAS	MDAT	longword	Address of process index array
PHV\$GL_REFCBAS	MDAT	longword	Address of process header reference count array
MMG\$AL_SBICONF	MDAT	16 longwords	Array of pointers to system virtual address of configuration register for adapter
MMG\$GL_RMSBASE	MDAT	longword	Pointer to base address of RMS image

B.1.11 Process Data for System Processes (\$\$\$230)

Two processes exist as a part of the system image. They are the swapper and the null process. In addition, there exists a system header containing the system page table (Chapter 11 and Appendix E) and a system PCB to support system paging.

Global Symbol	Module	Size	Description of Data
	PDAT	32 longwords	Kernel stack for the null process
	PDAT	160 longwords	Kernel stack for the swapper process
nulphd	PDAT	384 bytes	Minimal process header (fixed portion only) for null process
SCH\$GL NULLPCB	PDAT	140 bytes	PCB for null process
-	PDAT	longword	Spare for alignment
swpphd	PDAT	384 bytes	Minimal process header (fixed portion only) for swapper process
SCH\$GL SWPPCB	PDAT	140 bytes	PCB for swapper process
	PDAT	longword	Spare for alignment
MMG\$AL SYSPCB	PDAT	140 bytes	System PCB
SCH\$GL_PCBVEC	PDAT	longword	Address of PCB vector of longwords
SCH\$GL_MAXPIX	PDAT	longword	Maximum process index for this system
SCH\$GL_SEQVEC	PDAT	longword	Address of sequence vector of words

B.1.12 Console Interrupt Dispatch Data (\$\$\$250)

The console device driver maintains a small amount of impure storage.

Global Symbol	Module	Size	Description of Data
	CONINTDSP	byte	Current unit expecting output completion
	CONINTDSP CONINTDSP	byte word	Next unit awaiting output Next data for output

B.1.13 SYSCOMMON - Miscellaneous Executive Data (\$\$\$260)

Module SYSCOMMON contains most of the miscellaneous listheads, counters, semaphores, and other data that is not directly tied to one of the major subsystems. Module ERRORLOG also makes a significant contribution to this program section.

Global Symbol	Module	Size	Description of Data
EXE\$GQ_STAREXE	SYSCOMMON	2 longwords	Descriptor of executive image SYS.EXE
		longword longword	Size of file in pages Starting logical block number of file
EXE\$GQ_SYSDMP	SYSCOMMON	2 longwords	Descriptor of system dump file SYSDUMP.DMP
		longword longword	Size of file in pages Starting logical block number of file

Global Symbol	Module	Size	Description of Data
EXE\$GQ_SWAPF	SYSCOMMON	2 longwords	Descriptor of swap file SWAPFILE.SYS
		longword longword	Size of file in pages Starting logical block number of file
EXE\$GL_DMPCHK	SYSCOMMON	longword	Checksum for system dump
EXE\$GL_FLAGS	SYSCOMMON	longword	System flags longword (See SYSPARAM description)
EXE\$GQ_ERLMBX	SYSCOMMON	quadword	Descriptor of error log mailbox
		word word longword	Unit number (0 => none) Spare for alignment Process ID of assigner
EXE\$GL_USRCHMK	SYSCOMMON	longword	Address of system-wide user-written change-mode-to-kernel dispatcher
EXE\$GL_USRCHME	SYSCOMMON	longword	Address of system-wide user-written change-mode-to-executive
SWI\$GL_FQFL	SYSCOMMON	6 quadwords	dispatcher Fork queue listheads for IPL levels 6 to 11 (IPL 7 is used only as a place
LOG\$AL_LOGTBL	SYSCOMMON	3 longwords	holder) Addresses of listheads for system, group, and process logical name tables
LOG\$AL_MUTEX	SYSCOMMON	4 words	Mutexes for system and group logical name tables
log\$gl_gltfl	SYSCOMMON	quadword	Listhead for group logical name table
LOG\$GL_SLTFL	SYSCOMMON	quadword	Listhead for system logical name table
EXE\$GL_SYSUCB FIL\$GT DDDEV	SYSCOMMON SYSCOMMON	longword 12 bytes	Address of system disk UCB Counted ASCII string for
IOC\$GL_PSFL	SYSCOMMON	quadword	default device Listhead for I/O
IOC\$GL_IRPFL	SYSCOMMON	quadword	postprocessing queue Listhead for IRP lookaside
IOC\$GL_AQBLIST IOC\$GQ_MOUNTLST	SYSCOMMON SYSCOMMON	longword quadword	list ACP Queue Block listhead System-wide mounted volume
IOC\$GQ_BRDCST	SYSCOMMON	quadword	list Terminal broadcast message
EXE\$GL_GSDGRPFL	SYSCOMMON	quadword	listhead Listhead for group global
EXE\$GL_GSDSYSFL	SYSCOMMON	quadword	section descriptor list Listhead for system global
EXE\$GL_GSDFREFL	SYSCOMMON	quadword	section descriptor list Listhead for global section descriptor block lookaside list

Global Symbol	Module	Size	Description of Data
EXE\$GL_GSDDELFL	SYSCOMMON	quadword	Listhead for global section descriptor block delete pending list
EXE\$GL_WCBDELFL	SYSCOMMON	quadword	Listhead for window control block delete queue for GSD windows
EXE\$GL_SYSWCBFL	SYSCOMMON	quadword	Listhead for system window control block list
EXE\$GL_SYSWCB	SYSCOMMON	42 bytes	Window control block (with one retrieval pointer) for system image SYS.EXE
PMS\$GL_KERNEL	SYSCOMMON	6 longwords	Timer statistics for time spent in each access mode, on the interrupt stack, and in compatibility mode
EXE\$GL_ABSTIM	SYSCOMMON	longword	Absolute time in seconds (for device driver timeout)
EXE\$GQ_SYSTIME	SYSCOMMON	quadword	System time in units of 100 nanoseconds
EXE\$GL_PFAILTIM	SYSCOMMON	longword	Contents of PR\$_TODR at last power failure
EXE\$GL_PFATIM	SYSCOMMON	longword	Duration of most recent power failure (in units of 10 milliseconds)
EXE\$GL_TQFL	SYSCOMMON SYSCOMMON	quadword 40 bytes	Timer queue listhead Timer queue element for system subroutine
	SYSCOMMON	32 bytes	Permanant last entry in timer queue
IOC\$GL_MUTEX EXE\$GL_CEBMTX	SYSCOMMON SYSCOMMON	2 words 2 words	I/O data base mutex Common event block list mutex
EXE\$GL_PGDYNMTX	SYSCOMMON	2 words	Paged dynamic memory mutex
EXE\$GL_GSDMTX	SYSCOMMON	2 words	Global section descriptor list mutex
EXE\$GL_SHMGSMTX	SYSCOMMON	2 words	Shared memory global section descriptor list mutex
EXE\$GL_SHMMBMTX	SYSCOMMON	2 words	Shared memory mailbox list mutex
EXE\$GL_ENQMTX	SYSCOMMON	2 words	Enqueue/dequeue tables mutex
EXE\$GL_KFIMTX EXE\$GL_KNOWNFIL	SYSCOMMON SYSCOMMON	2 words longword	Known file table mutex Address of known file list vector
KFI\$GL_F11AACP	SYSCOMMON	longword	Address of KFI for system disk ACP
EXE\$GL_GPT	SYSCOMMON	longword	Address of first free global page table entry
	SYSCOMMON	longword	Dummy count of number of GPTEs in listhead
SYS\$GQ_VERSION	SYSCOMMON	quadword	ASCII string that contains system version number
SYS\$GW_IJOBCNT	SYSCOMMON	3 words	Current counts of interactive, network, and batch logins
EXE\$GL_SYSMSG	SYSCOMMON	longword	Address of system wide message section
		3 words	Spare for alignment

Global Symbol	Module	Size	Description of Data
EXE\$GL_NONPAGED	SYSCOMMON	longword	IPL at which nonpaged pool allocation will occur
	SYSCOMMON	longword	Address of first free block of nonpaged pool
	SYSCOMMON	longword	Dummy size of zero for listhead
EXE\$GL_SPLITADR	SYSCOMMON	longword	Address of boundary between regular nonpaged pool and lookaside list
EXE\$GL_PAGED	SYSCOMMON	longword	Address of first free block of paged pool
	SYSCOMMON	longword	Dummy size of zero for listhead
RMS\$GL_SFDBASE	SYSCOMMON	longword	Address of shared file data base
EXE\$GL_SHBLIST	SYSCOMMON	longword	Address of shared memory control block list
EXE\$GL_RTBITMAP	SYSCOMMON	longword	Address of real time SPTE bitmap
MCHK\$GL_MASK	SYSCOMMON	longword	Function mask for current machine check recovery block
MCHK\$GL_SP	SYSCOMMON	longword	Saved stack pointer for return at end of recovery
IO\$GL_UBA_INTO	SYSCOMMON	longword	Count of UBA interrupts through vector 0
EXE\$GL_BLAKHOLE	SYSCOMMON	longword	Physical page used to remap addresses of adapters that have experienced power failure
EXE\$GL_SITESPEC	SYSCOMMON	longword	Longword that is available to privileged users

Module ERRORLOG makes a significant contribution to program section \$\$\$260. Most of the space is occupied by two 512-byte error message buffers.

Global Symbol	Module	Size	Description of Data
	ERRORLOG	512 bytes	First error log buffer
	ERRORLOG	512 bytes	Second error log buffer
ERL\$AL_BUFADR	ERRORLOG	2 longwords	Addresses of two error log buffers
ERL\$GB_BUFIND	ERRORLOG	byte	Current buffer allocation indicator
ERLSGB BUFFLAG	ERRORLOG	byte	Buffer status flags
ERL\$GB_BUFPTR	ERRORLOG	byte	Format process (ERRFMT) buffer indicator
ERL\$GB BUFTIM	ERRORLOG	byte	Format process wake up timer
ERL\$GL_ERLPID	ERRORLOG	longword	Process ID of error format process
ERL\$GL_SEQUENCE	ERRORLOG	longword	Universal error sequence number

B.1.14 Statistics Used by DISPLAY (\$\$\$270NP)

Module PMSDAT contains most of the data that is presented by the DISPLAY utility. Many of the cells defined in this module, especially those associated with the terminal driver, are not currently used but were inserted with possible future performance monitoring in mind.

Well Indereda with	· Formula		
Global Symbol	Module	Size	Description of Data
PMS\$GL_DIRIO	PMSDAT	longword	Number of direct I/O operations
PMS\$GL_BUFIO	PMSDAT	longword	Number of buffered I/O operations
PMS\$GL_LOGNAM	PMSDAT	longword	Number of logical name translations
PMS\$GL_MBREADS	PMSDAT	longword	Number of mailbox read operations
PMS\$GL_MBWRITES	PMSDAT	longword	Number of mailbox write operations
PMS\$GL_TREADS	PMSDAT	longword	Number of terminal read operations
PMS\$GL_TWRITES	PMSDAT	longword	Number of terminal write operations
PMS\$GL_IOPFMPDB	PMSDAT	longword	Address of performance data block
PMS\$GL_IOPFMSEQ	PMSDAT	longword	Master I/O packet sequence number
PMS\$GL_PAGES	PMSDAT	longword	Number of physical pages of memory in configuration
PMS\$GW BATCH	PMSDAT	word	Number of current batch jobs
PMS\$GW INTJOBS	PMSDAT	word	Number of interactive users
PMS\$AL_READTBL	PMSDAT	10 longwords	10 cell histogram to count number of characters per terminal read operation
PMS\$AL_WRITETBL	PMSDAT	10 longwords	10 cell histogram to count number of characters per terminal write operation
PMS\$GL_READCNT	PMSDAT	longword	Total number of terminal characters read since bootstrap
PMS\$GL_WRTCNT	PMSDAT	longword	Total number of terminal characters written since bootstrap
PMS\$GL_PASSALL	PMSDAT	longword	Number of reads in PASSALL mode
PMS\$GL_RWP	PMSDAT	longword	Number of read-with-prompt reads
PMS\$GL_LRGRWP	PMSDAT	longword	Number of read-with-prompt reads of more than 12 characters
PMS\$GL_RWPSUM	PMSDAT	longword	Total number of characters read in prompt mode
PMS\$GL_NOSTDTRM	PMSDAT	longword	Number of reads not using standard terminals
PMS\$GL_RWPNOSTD	PMSDAT	longword	Number of read-with-prompt reads not using standard terminals
PMS\$GL_LDPCTX	PMSDAT	longword	Number of LDPCTX instructions

Global Symbol	Module	Size	Description of Data
PMS\$GL_SWITCH	PMSDAT	longword	Number of switches from the current process
PMS\$GL TURN	PMSDAT	longword	Number of window turns
PMS\$GL_SPLIT	PMSDAT	longword	Number of split I/O transfers
PMS\$GL_HIT	PMSDAT	longword	Number of transfers not requiring window turns
PMS\$GL_OPEN	PMSDAT	longword	Number of currently opened files
PMS\$GL OPENS	PMSDAT	longword	Total number of file opens
PMS\$GL_DOSTATS	PMSDAT	byte	Flag to turn statistics code on and off
		3 bytes	Spare for alignment

B.1.15 Entry Points for CPU-Dependent Routines (\$\$\$500)

Module SYSLOAVEC contains entry points for each CPU-dependent routine. Each entry point contains a JMP instruction (with absolute addressing). The destination of each JMP is altered by INIT to point to the appropriate routine in the CPU-dependent image SYSLOAXXX.EXE (SYSLOA750.EXE or SYSLOA780.EXE) that is loaded into nonpaged pool by INIT.

There are two types of routines here. Those routines that are entered through the system control block must have their entry points longword aligned. Each of these routines has two spare bytes to preserve longword alignment. Other routines can have the six byte JMP instructions packed together.

Global Symbol	Module	Size	Description of Data
EXE\$W_NUMALGVEC	SYSLOAVEC	word	Number of longword aligned vectors
EXE\$W_NUMPKDVEC	SYSLOAVEC	word	Number of packed vectors
	SYSLOAVEC	40 bytes	Five longword aligned vectors
EXE\$MCHK		8 bytes	Machine check exception service routine
EXE\$INT54		8 bytes	Interrupt service routine for SCB vector 54
EXE\$INT58		8 bytes	Interrupt service routine for SCB vector 58
EXE\$INT5C		8 bytes	Interrupt service routine for SCB vector 5C
EXE\$INT60		8 bytes	Interrupt service routine for SCB vector 60
	SYSLOAVEC	54 bytes	Nine packed vectors
ECC\$REENABLE		6 bytes	Reenable memory error
EXE\$ADPINIT		6 bytes	Initialize adapter for system disk
EXE\$DUMPCPUREG		6 bytes	Dump CPU-specific registers to error log buffer

Global Symbol	Module	S	Size	Description of Data
EXE\$REGRESTOR		6	bytes	Restore CPU-specific registers on power recovery
EXE\$REGSAVE		6	bytes	Save CPU-specific registers at power failure
EXE\$TEST_CSR		6	bytes	Test UNIBUS CSR for existence
IOC\$PURGDATAP		6	bytes	Purge UNIBUS buffered datapath
EXE\$DW780_INT		6	bytes	DW780 UBA adapter error interrupt routine
EXE\$MCHK_ERRCN	י	6	bytes	Pointer to error counters in machine check routine
EXE\$LOAD_ERROR	SYSLOAVEC	byte		HALT instruction. Initial destination of JMP instructions in vectors

B.1.16 Table of Adjustable SYSBOOT Parameters (\$\$\$917)

As described in Chapter 22, the executive image contains a copy of the working value of each SYSBOOT parameter. This table of values is written into the memory image of the executive by SYSBOOT and copied back to the executive disk image by SYSINIT. Global label MMG\$A_SYSPARAM, defined in module MDAT, locates the the beginning of the parameter area. Global label EXE\$A_SYSPARAM, defined in module SYSPARAM, has the same value.

In the following list, the name of each parameter is included as a part of its description.

Global Symbol	Module	Size	Description of Data
EXE\$GQ_TODCBASE	SYSPARAM	quadword	Base value of time-of-day clock in system time format (not a parameter)
EXE\$GL_TODR	SYSPARAM	longword	Base value in time-of-year clock (not a parameter)
SGN\$GW_DFPFC	SYSPARAM	word	Default page fault cluster size (PFCDEFAULT)
SGN\$GB_PGTBPFC	SYSPARAM	byte	Default page table page fault cluster size (PAGTBLPFC)
SGN\$GB_SYSPFC	SYSPARAM	byte	Page fault cluster factor for system paging (SYSPFC)
SGB\$GB_KFILSTCT	SYSPARAM	byte	Number of known file lists (KFILSTCNT)
		byte	Spare for alignment
SGN\$GW_GBLSECNT	SYSPARAM	word	Global section count (GBLSECTIONS)
SGN\$GW MAXGPGCT	SYSPARAM	word	Global page count (GBLPAGES)
SGN\$GW_MAXPRCCT	SYSPARAM	word	Maximum process count (MAXPROCESSCNT)

Global Symbol	Module	Size	Description of Data
SGN\$GW_MAXPSTCT	SYSPARAM	word	Process section count (PROCSECTCNT)
SGN\$GW_MINWSCNT	SYSPARAM	word	Minimum working set size (MINWSCNT)
SGN\$GW_PAGFILCT	SYSPARAM	word	Number of page files (PAGFILCNT)
SGN\$GW_PFLIBAS	SYSPARAM	word	Base value for page file index (not a parameter)
SGN\$GW_SFTMAX	SYSPARAM	word	Number of swap files (SWPFILCNT)
		2 bytes	Spare for alignment
SGN\$GL_PGFLSIZ	SYSPARAM	longword	Size of paging file (PAGEFILSIZE)
SGN\$GW_SYSDWSCT	SYSPARAM	word	Size of system working set count (SYSMWCNT)
SGN\$GW_ISPPGCT	SYSPARAM	word	Size in pages of interrupt stack (INTSTKPAGES)
SGN\$GB_DEFPGFL	SYSPARAM	byte	Default paging file index (not a SYSBOOT parameter)
	SYSPARAM	3 bytes	Spare for alignment
SGN\$GL_BALSETCT	SYSPARAM	longword	Balance set count (BALSETCNT)
SGN\$GL_IRPCNT	SYSPARAM	longword	Count of preallocated I/O request packets (IRPCOUNT)
SGN\$GL_MAXWSCNT	SYSPARAM	longword	Maximum size of process working set (WSMAX)
SGN\$GL_NPAGEDYN	SYSPARAM	longword	Number of bytes of nonpaged pool (NPAGEDYN) (Truncated to page
SGN\$GL_PAGEDYN	SYSPARAM	longword	boundary by SYSBOOT) Number of bytes of paged pool (PAGEDYN) (Truncated to page boundary by SYSBOOT)
SGN\$GL_MAXVPGCT	SYSPARAM	longword	Maximum virtual page count (VIRTUALPAGECNT)
SGN\$GL_SPTREQ	SYSPARAM	longword	Number of additional SPTEs to allocate (SPTREQ)
SGN\$GL_EXUSRSTK	SYSPARAM	longword	Extra user stack space (in bytes) allocated by image activator (EXUSRSTK)
SGN\$GW_PCHANCNT	SYSPARAM	word	Permanent I/O channel count (CHANNELCNT)
SGN\$GW_IMGIOCNT	SYSPARAM	word	Default number of pages mapped for image I/O
SCH\$GW_QUAN	SYSPARAM	word	segment (IMGIOCNT) Length (in 10 msec units) of
MPW\$GW_MPWPFC	SYSPARAM	word	quantum (QUANTUM) Modified page writer cluster factor (MPW WRTCLUSTER)
MPW\$GW_HILIM	SYSPARAM	word	High limit threshold of modified page list (MPW HILIM)
MPW\$GW_LOLIM	SYSPARAM	word	Low limit threshold of modified page list (MPW_LOLIMIT)

Global Symbol	Module	Size	Description of Data
MPW\$GB_PRIO	SYSPARAM	byte	Priority at which modified page writes will be queued (MPW PRIO)
SWP\$GB_PRIO	SYSPARAM	byte	Priority at which swapper I/O requests will be queued (SWP PRIO)
SGN\$GW_WSLMXSKP	SYSPARAM	word	Number of working set list entries to skip in modified scan of WSL (SKIPWSL)
MMG\$GL_PHYPGCNT	SYSPARAM	longword	Maximum number of physical pages to use (PHYSICALPAGES)
SCH\$GL_PFRATL	SYSPARAM	longword	Low limit page fault rate threshold (PFRATL)
SCH\$GL_PFRATH	SYSPARAM	longword	<pre>High limit page fault rate threshold (PFRATH)</pre>
SCH\$GL_PFRATS	SYSPARAM	longword	Page fault rate threshold for system paging (PFRATS)
SCH\$GL_WSINC	SYSPARAM	longword	Working set increment (WSINC)
SCH\$GL_WSDEC	SYSPARAM	longword	Working set decrement (WSDEC)
SCH\$GW_AWSMIN	SYSPARAM	word	Minimum value of automatic orking set adjustment (AWSMIN)
SCH\$GW_AWSMAX	SYSPARAM	word	Maximum value of automatic working set adjustment (AWSMAX)
SCH\$GL_AWSTIME	SYSPARAM	longword	Working set measurement interval (in 10 msec units) (AWSTIME)
SCH\$GL_SWPRATE	SYSPARAM	longword	Swap rate for compute bound jobs (SWPRATE)
SCH\$GW_IOTA	SYSPARAM	word	Amount of time (in 10 msec units) to charge against quantum when process goes into wait state (IOTA)
SCH\$GW_SWPFAIL	SYSPARAM	word	Number of outswap failures to happen before modifying selection algorithm (SWPFAIL)
SGN\$GL_EXTRACPU	SYSPARAM	longword	Extra CPU time after CPU time expiration (EXTRACPU)
EXE\$GL_SYSUIC	SYSPARAM	longword	Maximum group code for system UIC (SYSUIC)
IOC\$GW_MAXBUF	SYSPARAM	word	Maximum buffered I/O request size (MAXBUF)
IOC\$GW_MBXBFQUO	SYSPARAM	word	Default buffer quota for mailbox creation (DEFMBXBUFQUO)
IOC\$GW_MBXMXMSG	SYSPARAM	word	Default maximum message size for mailbox creation (DEFMBXMXMSG)
IOC\$GW_MBXNMMSG	SYSPARAM	word	Default number of messages for mailbox creation (DEFMBXNUMMSG)

Global Symbol	Module	Size	Description of Data
SGN\$GL FREELIM	SYSPARAM	longword	Low limit threshold of free page list (FREELIM)
EXE\$GL_LOCKRTRY	SYSPARAM	longword	Number of retries when
			attempting to lock a multiprocessor data
		_	structure (LOCKRETRY)
IOC\$GW_XFMXRATE IOC\$GW LAMAPREG	SYSPARAM SYSPARAM	word word	Maximum DR780 data rate Number of UNIBUS map
			registers to preallocate for LPAll (LAMAPREGS)
EXE\$GL_RTIMESPT	SYSPARAM	longword	Number of preallocated SPTEs
			for connect to interrupt (REALTIME SPTS)
EXE\$GL_CLITABL	SYSPARAM	longword	Number of pages for CLI symbol table (CLISYMTBL)
EXE\$GL_DEFFLAGS	SYSPARAM	longword	System flags longword (not a
			parameter itself)
EXE\$V_CRDENABLE	2	bit	CRD error enable (CRDENABLE)
EXE\$V_BUGDUMP		bit	Write system dump on
EXE\$V_FATAL_BUG	3	bit	bugcheck (DUMPBUG) Make all bugchecks fatal (BUGCHECKFATAL)
EXE\$V MULTACP		bit	Create separate ACP for
			each volume (ACP MULTIPLE)
EXE\$V NOAUTOCNI	F	bit	Inhibit autoconfiguration
			of I/O devices (NOAUTOCONFIG)
EXE\$V NOCLOCK		bit	Do not start interval
EXE\$V NOCLUSTE	5	bit	timer (NOCLOCK) Inhibit page read
EXESV_NOCLOSIE	· ·		clustering (NOCLUSTER)
EXE\$V_POOLPGING	3	bit	Enable paging of paged pool (POOLPAGING)
EXE\$V_SBIERR		bit	Enable detection of SBI errors (SBIERRENABLE)
EXE\$V_SETTIME		bit	Prompt for system time in SYSBOOT (SETTIME)
EXE\$V_SHRF11AC	2	bit	Enable sharing of file ACP (ACP SHARE)
EXE\$V_SYSPAGING	3	bit	Enable paging of pageable
_			system code (SYSPAGING)
EXE\$V_SYSUAFAL	r	bit	Select alternate
			authorization file (UAFALTERNATE)
EXE\$V_SYSWRTAB	L	bit	Leave entire executive
EXE\$V RESALLOC		bit	writable (WRITABLESYS) Enable resource
-			allocation checking (RESALLOC)
TTY\$GL_DELTA	SYSPARAM	longword	Delta time for dialup timer
TTY\$GB DIALTYP	SYSPARAM	byte	scan (TTYSCANDELTA) Dialup flags (DIALTYPE)
-		-	<pre>(1 => United Kingdom, 0 => elsewhere)</pre>
			0 -> ergemmere)

Global Symbol	Module	Size	Description of Data
TTY\$GB_DEFSPEED	SYSPARAM	byte	Default speed for terminals (TTY SPEED)
TTY\$GW_DEFBUF	SYSPARAM	word	Default terminal line width (TTY BUF)
TTY\$GL_DEFCHAR	SYSPARAM	longword	Default terminal characteristics (TTY DEFCHAR)
TTY\$GW_TYPAHDSZ	SYSPARAM	word	Size of type-ahead buffer (TTY TYPAHDSZ)
TTY\$GW_PROT	SYSPARAM	word	Default terminal allocation protection (TTY PROT)
TTY\$GL_OWNUIC	SYSPARAM	longword	Default terminal owner UIC (TTY OWNER)
SYS\$GB_DFMBC	SYSPARAM	byte	Default multiblock count (RMS DFMBC)
SYS\$GB_DFMBFSDK	SYSPARAM	byte	Default multibuffer count for sequential disk I/O (RMS DFMBFSDK)
SYS\$GB_DFMBFSMT	SYSPARAM	byte	Default multibuffer count for magtape I/O (RMS DFMBFSMT)
SYS\$GB_DFMBFSUR	SYSPARAM	byte	Default multibuffer count for unit record devices (RMS DFMBFSUR)
SYS\$GB_DFMBFREL	SYSPARAM	byte	Default multibuffer count for relative files (RMS DFMBFREL)
SYS\$GB_DFMBFIDX	SYSPARAM	byte	Default multibuffer count for indexed files (RMS DFMBFIDX)
SYS\$GB_DFMBFHSH	SYSPARAM	byte	Default multibuffer count hashed (RMS DFMBFHSH)
PQL\$AL_DEFAULT + 4	SYSPARAM	byte 12 longwords	Spare for alignment Table of process quota list default values (Table 17-4)
PQL\$AL_MIN + 4	SYSPARAM	12 longwords	Table of process quota list minimum values (Table 17-4)
PQL\$AB_FLAG + 1	SYSPARAM	12 bytes	Table of process quota list
ACP\$GW_MAPCACHE	SYSPARAM	word	Number of blocks in bitmap cache (ACP MAPCACHE)
ACP\$GW_HDRCACHE	SYSPARAM	word	Number of blocks in file header cache (ACP HDRCACHE)
ACP\$GW_DIRCACHE	SYSPARAM	word	Number of blocks in file directory cache (ACP DIRCACHE)
ACP\$GW_WORKSET	SYSPARAM	word	ACP working set size (ACP WORKSET)
ACP\$GW_FIDCACHE	SYSPARAM	word	Number of cached index file slots (ACP FIDCACHE)
ACP\$GW_EXTCACHE	SYSPARAM	word	Number of cached disk extents (ACP EXTCACHE)
ACP\$GW_EXTLIMIT	SYSPARAM	word	Fraction of disk to cache (ACP_EXTLIMIT)

Global Symbol	Module	Size	Description of Data
ACP\$GW_QUOCACHE	SYSPARAM	word	Number of quota file entries to cache (ACP QUOCACHE)
ACP\$GW_SYSACC	SYSPARAM	word	Default access for system volumes (ACP SYSACC)
ACP\$GB_MAXREAD	SYSPARAM	byte	Maximum number of blocks to read at once for directories (ACP MAXREAD)
ACP\$GB_WINDOW	SYSPARAM	byte	Default window size for system volumes (ACP WINDOW)
ACP\$GB_WRITBACK	SYSPARAM	byte	Enable deferred cache write back (ACP WRITEBACK)
ACP\$GB_DATACHK	SYSPARAM	byte	ACP datacheck enable flags (ACP_DATACHECK)
ACP\$V_READCHK ACP\$V_WRITECHK		bit bit	Do datacheck on reads Do datacheck on writes
ACP\$GB_BASEPRIO	SYSPARAM	byte	ACP base software priority (ACP BASEPRIO)
ACP\$GB_SWAPFLGS	SYSPARAM	byte	ACP swap flags (ACP_SWAPFLGS)
ACP\$V_SWAPSYS		bit	Swap ACPs for /SYSTEM volumes
ACP\$V_SWAPGRP		bit	Swap ACPs for /GROUP volumes
ACP\$V_SWAPPRV		bit	Swap ACPs for private volumes
ACP\$V_SWAPMAG		bit	Swap magtape ACPs
SYS\$GB_MXPRTSYM	SYSPARAM	byte	Maximum number of print symbionts (MAXPRINTSYMB)
SYS\$GB_DEFPRI	SYSPARAM	byte	Default priority for job initiations (DEFPRI) (also upper limit on "cruncher" process priority)
SYS\$GW_IJOBLIM	SYSPARAM	word	Limit for interactive jobs (IJOBLIM)
SYS\$GW_BJOBLIM	SYSPARAM	word	Limit for batch jobs (BJOBLIM)
SYS\$GW_NJOBLIM	SYSPARAM	word	Limit for network jobs (NJOBLIM)

The rest of module SYSPARAM consists of other system wide parameters whose values are not directly adjustable with SYSBOOT or SYSGEN but which depend directly on the values of one or more adjustable parameters.

Global Symbol	Module	Size	Description of Data
SWP\$GL_SHELLSIZ	SYSPARAM	longword	Pages required for Shell process
SWP\$GW_BAKPTE	SYSPARAM	word	Number of process header pages for process header page arrays
SWP\$GW_EMPTPTE	SYSPARAM	word	Number of empty process header pages for working set list expansion
SWP\$GW_WSLPTE	SYSPARAM	word	Number of process header pages for fixed area, working set list, and process section table
SWP\$GB_SHLP1PT	SYSPARAM	byte	Number of Pl page table pages required for Shell Spare for alignment
SWP\$GL_BSLOTSZ	SYSPARAM	byte longword	Size (in pages) of balance slot
SWP\$GL_MAP	SYSPARAM	longword	Address of swapper's I/O page table
SWP\$GL_PHDBASVA	SYSPARAM	longword	Base address of process header window
SGN\$GL PHDAPCNT	SYSPARAM	longword	Count of Shell header pages
SGN\$GL_PHDLWCNT	SYSPARAM	longword	Count of longwords in process header
SGN\$GL_P1LWCNT	SYSPARAM	longword	Count of longwords to end of Pl page table
SGN\$GL_PHDPAGCT	SYSPARAM	longword	Count of all process header pages excluding page table pages
SGN\$GL PTPAGCNT	SYSPARAM	longword	Count of page table pages
MMG\$GL_CTLBASVA	SYSPARAM	longword	Initial low address end of Pl space
EXE\$AL_STACKS	SYSPARAM	2 longwords	Array of kernel mode system space stacks
		longword	Address of swapper's kernel stack
EXE\$GL_INTSTK		longword	Address of interrupt stack
MMG\$GL_GPTBASE	SYSPARAM	longword	Base address of global page table
MMG\$GL_GPTE	SYSPARAM	longword	Address of first GPTE (pseudo SPTE) at end of system page table
MMG\$GL_MAXGPTE MMG\$GL_MAXSYSVA	SYSPARAM SYSPARAM	longword longword	Highest GPTE address Highest system virtual
MMG\$GL_SPTBASE	SYSPARAM	longword	address (plus one) Base virtual address of system page table
MMG\$GL_SPTLEN MMG\$GL_SYSPHD	SYSPARAM SYSPARAM	longword longword	Length of system page table Virtual address of system header

		a:	
Global Symbol	Module	Size	Description of Data
MMG\$GL_SYSPHDLN	SYSPARAM	longword	Size (in bytes) of system header
SWP\$GL_BALBASE	SYSPARAM	longword	Base virtual address of balance slot area
SWP\$GL_BALSPT	SYSPARAM	longword	Base virtual address in system page table for mapping balance slots
MMG\$GL_SBR	SYSPARAM	longword	Physical address of system page table (Duplicates contents of PR\$ SBR)
MMG\$GL_NPAGEDYN	SYSPARAM	longword	Virtual address of beginning of nonpaged pool
MMG\$GL_PAGEDYN	SYSPARAM	longword	Virtual address of beginning of paged pool
MMG\$GL_MAXPFN	SYSPARAM	longword	Maximum PFN accounted for in PFN data base
EXE\$GL_RPB	SYSPARAM	longword	Virtual address of restart parameter block
BOO\$GL_SPTFREL	SYSPARAM	longword	Virtual page number of lower end of pool of unused SPTEs
BOO\$GL_SPTFREH	SYSPARAM	longword	Virtual page number of upper end of pool of unused SPTEs
EXE\$GL_SCB	SYSPARAM	longword	Virtual address of system control block
EXE\$GB_CPUTYPE	SYSPARAM	byte 3 bytes	<pre>CPU type read from PR\$_SID Spare for alignment</pre>
PFN\$A_BASE	SYSPARAM	8 longwords	Addresses of eight PFN data base arrays
PFN\$AL PTE		longword	Address of PTE array
PFN\$AL_BAK		longword	Address of backing store address array
PFN\$AW_REFCNT		longword	Address of reference count array of words
PFN\$AW_FLINK,P	FN\$AW_SHRCNT	longword	Address of combined forward link/global share count array of words
PFN\$AW_BLINK,P	FN\$AW_WSLX	longword	Address of combined backward link/working set list index array of words
PFN\$AW_SWPVBN		longword	Address of swap image virtual block number array of words
PFN\$AB_STATE		longword	Address of STATE array of bytes
PFN\$AB_TYPE		longword	Address of TYPE array of bytes
EXE\$GT_STARTUP	SYSPARAM	33 bytes	Counted ASCII string of name of startup command file

B.1.17 Remainder of Executive Image

The rest of the executive image consists of read-only code areas, read-only tables, and patch space. All other data areas are dynamically created as a part of system initialization.

Global label MMG\$FRSTRONLY, defined in module MDAT, locates the beginning of the nonpaged executive routines. The paged executive is delimited by the labels MMG\$AL_PGDCOD and MMG\$AL_PGDCODEN, also defined in MDAT.

B.2 DYNAMICALLY ALLOCATED EXECUTIVE DATA

Many of the data structures and areas of system address space are not a part of the executive image but instead are constructed when the system is initialized. The sizes of some of these areas depend on the values of SYSBOOT parameters. Other areas depend on the particular physical configuration.

B.2.1 Restart Parameter Block

The restart parameter block is filled in at initialization time with bootstrap parameters. The power failure interrupt service routine loads the volatile machine state into the RPB before the system halts. During power recovery, the restart parameter block allows the console logic to determine whether memory contents survived the power outage. The use of the restart parameter block is discussed in Chapters 21 and 23.

B.2.2 PFN Data Base

The PFN data base consists of several arrays whose contents describe the state of each page in physical memory. (To save memory, pages that contain the permanently resident executive are not accounted for in the PFN data base.) The PFN arrays are described in Chapter 11. Their use during page fault resolution is discussed in Chapter 12. PFN array manipulation during swapper operations is discussed in Chapter 14.

B.2.3 Paged Dynamic Memory

Paged dynamic memory contains all system-wide dynamically allocated structures that do not have to be permanently resident. Typical structures allocated from paged dynamic memory are listed in Chapter 25.

B.2.4 Nonpaged Dynamic Memory

Nonpaged pool contains all dynamically allocated structures that must be resident at all times. These structures may contain either code or data. There are actually two pool areas here. The normal nonpaged pool uses the same allocation routine as is used for paged pool. This pool area can have blocks of any size allocated from it. A second pool area contains fixed size blocks (currently 96 bytes) linked together so that a block may be inserted or removed with the INSQUE and REMQUE instructions. This second area is often called the lookaside list. The use of nonpaged pool is described in Chapter 25.

B.2.5 Interrupt Stack

The interrupt stack is used to service all hardware interrupts and all software interrupts except AST delivery.

B.2.6 System Control Block

The system control block is strictly speaking not a writable data structure although entries are sometimes modified by the executive debugger XDELTA.

B.2.7 Balance Slot Area

The balance slot area is devoted exclusively to process headers. Any resident process has its process header in one of the balance slots. Balance slots are described in Chapter 11. Their use by the swapper is discussed in Chapter 14.

B.2.8 System Header

The system header is a system analogue to process headers that allows system code to be pageable. The structures within the system header that are often altered are the system working set list and the system section table that contains global section table entries.

B.2.9 System Page Table

The portion of the system page table that undergoes the most change is that part that maps the balance slot area. Other operations can cause other areas of the system page table to change.

B.2.10 Global Page Table

The global page table is a pseudo extension of the system page table that allows GPTEs to be accessed with SVPNs. The global page table is altered when global sections are created and deleted. In addition, GPTEs can change as a result of page faults.

B.3 PROCESS-SPECIFIC EXECUTIVE DATA

Some process-specific data is stored in the process header. That data is accessible (subject to synchronization considerations) whenever the process is resident. Most of the process-specific data is found in Pl space. Pl space is only addressable when the process is the current process. The executive uses ASTs that execute in process context when it is necessary to acquire or modify such data from some other process.

B.3.1 Pl Pointer Page

The Pl pointer page is a permanent member of the process working set. The entire pointer page is defined in executive module SHELL.

Global Symbol	Data Area	Size	Description of Data
CTL\$GW NMIOCH	Pl Pointer Page	word	Number of I/O channels
CTL\$GW CHINDX	Pl Pointer Page	word	Maximum channel index
CTL\$GL_RMSPP	Pl Pointer Page	longword	Pointer to RMS process I/O segment
CTL\$GL_RMSIP	Pl Pointer Page	longword	Pointer to RMS image I/O segment
	Pl Pointer Page	longword	Maximum extent (low address limit) of kernel stack
CTL\$AL_STACK	Pl Pointer Page	longword	Initial value of kernel stack pointer
	Pl Pointer Page	longword	Initial value of executive stack pointer
	Pl Pointer Page	longword	Initial value of supervisor stack pointer
	Pl Pointer Page	longword	Initial value of user stack pointer
CTL\$GL_PLTFL	Pl Pointer Page	longword	Listhead (forward link) for process logical name table
CTL\$GL_PLTBL	Pl Pointer Page	longword	Backward link for process logical name table
CTL\$GL_CMSUPR	Pl Pointer Page	longword	Address of change-mode-to- supervisor handler
CTL\$GL_CMUSER	Pl Pointer Page	longword	Address of change-mode-to-user handler
CTL\$GL_CMHANDLR	Pl Pointer Page	longword	Address of compatibility mode handler
CTL\$AQ_EXCVEC	Pl Pointer Page	8 longwords	Addresses of primary and secondary exception handlers for each of the four access modes
CTL\$GL_THEXEC	Pl Pointer Page	3 longwords	Termination handler listheads for executive, supervisor, and user access modes

Global Symbol	Module	Size	Description of Data
CTL\$GQ_COMMON	Pl Pointer Pa	age quadword	Descriptor (size and address) of per-process common area
CTL\$GL_GETMSG	Pl Pointer Pa	age longword	Address of per-process message dispatcher
CTL\$AL_STACKSIZ	Pl Pointer Pa	age 4 longwords	Size of stack for each access mode
CTL\$GL_CTLBASVA	Pl Pointer Pa	age longword	Low address end of permanent part of Pl space
CTL\$GL_IMGHDRBF	Pl Pointer Pa	age longword	Address of image activator's image header buffer
CTL\$GL_RUNDNFLG	Pl Pointer Pa	age longword	Image rundown control flag
RND\$V_IACLOCK		bit	Image activator lock must be reset
CTL\$GL_PHD	Pl Pointer Pa	age longword	Address of Pl window that double maps the process header pages that are not page table pages
CTL\$GQ_ALLOCREG	Pl Pointer Pa	age quadword	Listhead for the process allocation region
CTL\$GQ_MOUNTLST	Pl Pointer Pa	age quadword	Listhead for the process private mounted volume list
CTL\$GL_FINALSTS	Pl Pointer Pa	age longword	Exit status of latest image to execute
CTL\$GL_VIRTPEAK	Pl Pointer Pa	age longword	Peak virtual size for process
CTL\$GL_WSPEAK	Pl Pointer Pa	age longword	Peak working set size for process
CTL\$GL_VOLUMES CTL\$T_USERNAME	Pl Pointer Pa Pl Pointer Pa		Count of mounted volumes User name for process (blank-filled ASCII string)
CTL\$T_ACCOUNT	Pl Pointer Pa	age 8 bytes	Account name for process (blank-filled ASCII string)
CTL\$GQ_PROCPRIV	Pl Pointer Pa	age quadword	Permanent process privilege mask
CTL\$GL_USRCHMK	Pl Pointer Pa	age longword	Address of per-process change-mode-to-kernel dispatcher
CTL\$GL_USRCHME	Pl Pointer Pa	age longword	Address of per-process change-mode-to- executive dispatcher
CTL\$GL_POWERAST	Pl Pointer Pa	age longword	Address of power recovery AST for process
CTL\$GB_PWRMODE	Pl Pointer Pa	age byte	Access mode for power recovery AST
		3 bytes	Spare for alignment

Global Symbol	Module	Size	Description of Data
CTL\$GQ_LOGIN	Pl Pointer Page	quadword	System time at process creation
CTL\$AL_FINALEXC	Pl Pointer Page	4 longwords	Address of last chance exception handlers for each of the four access modes
CTL\$GL_CCBBASE	Pl Pointer Page	longword	Address of base of I/O channel area
CTL\$GQ_DBGAREA	Pl Pointer Page	quadword	Descriptor (size and address) for debug symbol table
CTL\$GL_RMSBASE	Pl Pointer Page	longword	Pointer to base of RMS image
CTL\$GL_PPMSG	Pl Pointer Page	longword	Address of process-permanent message section
CTL\$GB_MSGMASK	Pl Pointer Page	e byte	Default message display flags
CTL\$GB_DEFLANG	Pl Pointer Page	e byte 2 bytes	Default message language Spare for alignment

B.3.2 Other Pl Space Data Areas

The layout of Pl space is pictured in Chapter l and detailed in Appendix E. Table E-4 lists the global labels that delimit each area in Pl space. The remainder of this appendix summarizes data locations in specific Pl areas that are defined in module SHELL. The areas are presented in order of decreasing Pl virtual addresses. That is, the CLI data pages are presented first and occupy the highest Pl address range. The process I/O segment occupies the lowest Pl address range of the areas presented here and is listed last.

B.3.2.1 Data Pages for Command Language Interpreter - Module SHELL sets aside an area for the generic CLI data pages.

Global Symbol	Data Area	Size	Description of Data
CTL\$AL_CLICALBK	Generic CLI Data Pages	2 longwords	Call back vector for CLI
CTL\$AG_CLIMAGE	Generic CLI Data Pages	2 longwords	Virtual address range into which CLI is mapped
CTL\$AG_CLIDATA	Generic CLI Data Pages		Rest of CLI data area

B.3.2.2 Process Allocation Region - The process allocation area is a per-process pool area constructed exactly like paged and nonpaged dynamic memory. It initially requires two longwords. One longword describes the initial size of the block. The other contains a zero, indicating that there are no other unused blocks in the pool.

Global Symbol	Data Area	Size	Description of Data
	Process Allocation Region	longword	Initial forward link (contains zero)
	Process Allocation Region	longword	Initial size of region

B.3.2.3 Compatibility Mode Context Page - Another Pl data area that module SHELL defines symbols for is the page used by the compatibility mode exception service routine.

Global Symbol	Data Area	Size	Description of Data
CTL\$AL_CMCNTX	Compatibility I Mode Context Page	10 longwords	General register contents stored by exception service routine
		7 longword 1 longword	
		2 longword	
	Compatibility r Mode Context Page	est of page	Used by compatibility mode emulator

B.3.2.4 Process I/O Segment - The process I/O segment is used to hold all of the RMS context that exists for the life of the process. This includes all information about process permanent files, as well as pointers into the image I/O segment, the RMS context area that only exists while an image is active. There is a second area in Shell called the process I/O segment. This portion of Pl space is no longer used.

Global Symbol	Data Area	Size	Description of Data
CTODGI DIMBOI			
PIOSGL_FMLH	Process I/O Segment	2 longwords	Free memory listhead for process I/O segment
PIO\$GL_IIOFSPLH	Process I/O Segment	2 longwords	Free memory listhead for image I/O segment
PIO\$GW_STATUS	Process I/O Segment	word	RMS overall status
PIO\$GT_ENDSTR	Process I/O Segment	16 bytes	End of data string
PIO\$GW_DFPROT	Process I/O Segment	word	Default file protection
PIO\$GB_DFMBC	Process I/O Segment	byte	Default multiblock count (RMS DFMBC)
PIO\$GB_DFMBFSDK	Process I/O Segment	byte	Default multibuffer count for sequential disk I/O (RMS DFMBFSDK)
PIO\$GB_DFMBFSMT	Process I/O Segment	byte	Default multibuffer count for magtape I/O (RMS DFMBFSMT)
PIO\$GB_DFMBFSUR	Process I/O Segment	byte	Default multibuffer count for unit record devices (RMS DFMBFSUR)
PIO\$GB_DFMBFREL	Process I/O Segment	byte	Default multibuffer count for relative files (RMS DFMBFREL)
PIO\$GB_DFMBFIDX	Process I/O Segment	byte	Default multibuffer count for indexed files (RMS DFMBFIDX)
PIO\$GB_DFMBFHSH	Process I/O Segment	byte	Default multibuffer count hashed (RMS DFMBFHSH)
	Process I/O Segment	byte	Spare for alignment
PIO\$GT_DDSTRING	Process I/O Segment	84 bytes	Default directory string
PIO\$GL_DIRCACHE	Process I/O Segment	2 longwords	Directory cache listhead
PIO\$GL_DIRCFRHL	Process I/O Segment	longword	Free list for directory cache nodes (singly linked)
PIO\$GW_PIOIMPA	Process I/O Segment	35 longwords	Process I/O Segment context area
PIO\$GW_IIOIMPA	Process I/O Segment	41 longwords	Image I/O Segment context area
PIO\$AL_RMSEXH	Process I/O Segment	4 longwords	RMS termination handler control block
	Process I/O Segment	13 longwords	Free area that fills rest of page

APPENDIX C

NAMING CONVENTIONS

The conventions described in this appendix were derived to aid implementors in producing meaningful public names. Public names are all names that are global (known to the linker) or that appear in parameter or macro definition files.

These public names are all constrained to follow these rules for the following reasons.

- Using reserved names insures that customer-written software will not be invalidated by subsequent releases of DIGITAL products that add new symbols.
- Using definite patterns for different uses allows the reader to judge the type of object that is being referenced. For example, the form of a macro name is different from that of an offset, which is different from that of a status code.
- Using certain codes within a pattern associates the size of an object with its name. This increases the likelihood that reference to this object will use the correct instructions.
- Using a facility code in symbol definitions gives the reader an indication of where the symbol is defined. Separate groups of implementors are allowed to choose facility code names that will not conflict with one another.

To fully conform with these standards, local synonyms should never be defined for public symbols. The full public symbol should be used in every reference to give maximum clarity to the reader.

C.1 PUBLIC SYMBOL PATTERNS

All DIGITAL symbols contain a currency sign. Thus, customers and applications developers are strongly advised to use underscores instead of currency signs to avoid future conflicts.

Public symbols should be constructed to convey as much information as possible about the entities they name. Frequently, private names follow a similar convention. The private name convention is then the same as the public one with the underscore replacing the currency sign in symbol names. Private names are used both within a module, and globally between modules of a facility that is never in a library. All names that might ever be bound into a user's program must follow the rules for public names. In the case of internal names, a double

currency sign convention can be used as shown in item 5 in the following list.

1. System service macro names are of the form:

\$service-name

A trailing S or G distinguishes the stack form from the separate argument list form. Details about the names of system service macros can be found in the <u>VAX/VMS System</u> Services Reference Manual.

These names appear in the system macro library SYS\$LIBRARY:STARLET.MLB and represent a call to one of the VAX/VMS system services or RMS services.

Examples of this form of symbol name are:

\$ASCEFC_S Associate Common Event Flag Cluster

\$CLOSE Close a File

\$TRNLOG G Translate Logical Name

2. Facility-specific public macro names are of the form:

\$facility macroname

The executive does not use any symbol names of this form.

3. System macros using local symbols or macros always use names of the form:

\$facility\$macroname

This is the form to be used both for symbols generated by a macro and included in calls to it, and for internal macros that are not documented.

The executive does not use any symbol names of this form.

4. Status codes and condition values are of the form:

facility\$ status

Examples of this form of symbol name are:

RMS\$ FNF File Not Found

SS\$ TLLEFC Illegal Event Flag Cluster
SS\$ WASCLR Flag Was Previously Clear

5. Global entry point names are of the form:

facility\$entry-name

Examples of this form of symbol name are:

EXE\$ALOPAGED Allocate Paged Dynamic Memory

IOC\$WFIKPCH Wait for Interrupt and Keep Channel

MMG\$PAGEFAULT Page Fault Exception Handler

Global entry point names that are intended for use only within a set of related procedures but not by any calling programs outside the set are of the form:

facility\$\$entry-name

The executive does not use symbol names of this form. However, the Run-Time Library contains several examples of symbol names that follow this convention, such as:

BAS\$\$NUM_INIT Initialize the BASIC NUM function
FOR\$\$SIGNAL_STO Signal a FORTRAN error and call
LIB\$STOP
OTS\$\$GET LUN Get Logical Unit Number

6. Global entry point names that have nonstandard calls (JSB entry point names) are of the form:

facility\$entry-name Rn

where _Rn indicates that R0 through Rn are not preserved by the routine. Note that the caller of such an entry point must include at least registers R2 through Rn in its own entry mask so that a stack unwind will restore all registers properly.

The executive does not use this convention for its JSB entry points but the Run-Time Library contains several examples of its use, such as:

COB\$CVTFP_R9 Convert Floating to Packed
MTH\$SIN_R4 Single Precision Sine Function
STR\$COPY_DX_R8 JSB entry to general string copying
routine

7. Global variable names are of the form:

facility\$Gt_variable-name

The letter G indicates a global variable. The letter t represents the type of variable as defined in Section C.2

Examples of this form of symbol name are:

CTL\$GQ_PROCPRIV Process Privilege Mask
EXE\$GL_NONPAGED First Free Block in Nonpaged Pool
SCH\$GL_CURPCB Address of PCB of Current Process

8. Addressable global arrays use the letter A (instead of the letter G) and are of the form:

facility\$At array-name

The letter A indicates a global array. The letter t indicates the type of array element as defined in Section C.2

Examples of this form of symbol name are:

CTL\$AQ_EXCVEC Array of Primary and Secondary
Exception Vectors

LOG\$AL_LOGTBL Array of Logical Name Table
Listheads

PFN\$AW_FLINK Array of Forward Links for PFN
Lists

9. In the assembler, public structure offset names are of the form:

structure\$t_field-name

The letter t indicates the data type of the field as defined in Section C.2. The value of the public symbol is the byte offset to the start of the data element in the structure.

Examples of this form of symbol name are:

CEB\$L_EFC Event Flag Cluster (in Common Event Block)

GSD\$W_GSTX Global Section Table Index (in Global Section Descriptor)

PCB\$B_PRI Current Process Priority (in Software PCB)

10. In the assembler, public structure bit field offsets and single bit names are of the form:

structure\$V field-name

The value of the public symbol is the bit offset from the start of the field that contains the datum (and not from the start of the control block).

Examples of this form of symbol name are:

ACB\$V_QUOTA Charge AST to Process AST Quota PSL\$V_CURMOD Current Access Mode UCB\$V_CANCEL Cancel I/O on this unit

11. In the assembler, public structure bit field size names are of the form:

structure\$S field-name

The value of the public symbol is the number of bits in the field.

Examples of this form of symbol name are:

ACB\$S_MODE Access Mode of Requestor (2 bits)
PSL\$S_CURMOD Current Access Mode (2 bits)
PTE\$S_PROT Memory Protection on Page (4 bits)

12. For BLISS, the functions of the symbols in the previous three items are combined into a single name used to reference an arbitrary datum. Names are of the form:

structure\$x_field-name

where x is the same as t for standard sized data (B, W, L, and Q) and x stands for V for arbitrary and bit fields. The macro includes the offset, position, size, and sign extension

suitable for use in a REF BLOCK structure. Most typically, this name is definable as

MACRO

structure\$V_field-name =
 structure\$t_field-name,
 structure\$V_field-name,
 structure\$S_field-name,
 <sign extension> %;

13. Public structure mask names are of the form:

structure\$M field-name

The value of the public symbol is a mask with bits set for each bit in the field. This mask is not right justified. Rather, it has structure\$V_field-name zero bits on the right.

Examples of this form of symbol name are:

CEB\$M_VALID Shared memory master CEB is valid PSL\$M_CURMOD Current Access Mode PTE\$M_PROT Memory Protection on Page

14. Public structure constant names are of the form:

structure\$K constant-name

Examples of this form of symbol name are:

PCB\$K_LENGTH Length (in bytes) of Software PCB
SRM\$K_FLT_OVF_F Code for Floating Overflow Fault
STS\$K_SEVERE Fatal Error Code

For historical reasons, many of the constants used by the executive have the letter C instead of a K to indicate that the object data type is a constant.

Examples of this form of symbol name are:

DYN\$C PCB Structure Type is Software PCB
EXE\$C_CMSTKSZ Size of Stack Space Added by Change
Mode Handler
PTE\$C_URKW Protection Code of User Read,
Kernel Write

15. .PSECT names are of the form:

facility\$mnemonic

and when put into a library

facility\$mnemonic

Examples of symbols of the first kind are:

COPY\$COPY_FILE

File copying main routine program section

DCL\$ZCODE

Program section section that contains most code for the DCL command interpreter

JBC\$MSGOUT

Program section containing the Job Controller's message output

routine

This convention is not adhered to as strictly as the other naming conventions because .PSECT names control the way that the linker allocates virtual address space. Names will often be chosen to affect the relative locations of routines and the data that they reference.

Some sample .PSECT names from the Run-Time Library show examples of the second convention.

__LIB\$CODE General Library (Read-Only) Code Section

_MTH\$DATA Data Section in Mathematics Library Code Portion of Language Independent Support Library

The executive does not use this convention when forming its .PSECT names. Rather, it uses names that cause the desired sections to be placed in the correct parts of system space. For example, .PSECT names control those pieces of the executive that are pageable. In addition, .PSECT names allow data areas and code that references that data to be placed within 64k bytes so that word displacement addressing (rather than longword displacement) can be used to reference the data.

Some examples of .PSECT names that are used in the exec are:

\$\$\$220 One of the first data program sections in the executive \$AEXENONPAGED Nonpaged Executive Code YEXEPAGED Pageable Executive Routines

16. Module names are of the form:

facility\$mnemonic

The module is stored in a file with filename "facilitymnemonic" in a directory corresponding to the facility.

Examples of this convention are:

Module: LIB\$SIGNAL Condition Generation

Procedures

File: [RTL.SRC]LIBSIGNAL.MAR

Module: MTH\$SINCOS Sine and Cosine

Functions

File: [RTL.SRC]MTHSINCOS.MAR

The executive includes the facility prefix SYS in some of its module names (usually modules that include the system services) and omits it in others. None of the modules in the executive has a currency sign in its name. Some examples of executive module names and associated files are:

Module: IOSUBNPAG Nonpaged I/O Driver

Routines

File: [EXEC.SRC] IOSUBNPAG.MAR

Module: SYSSETPRV Set Privilege Syscem

Service

File: [EXEC.SRC]SYSSETPRV.MAR

17. Public structure definition macro names are of the form:

\$facility_structureDEF

Invoking this macro defines all symbols of the form structure\$xxxxxx.

Most of the public structure definitions used by VMS do not include the facility in the macros that define structure offsets. Rather, macros of the form:

\$structureDEF

are used to define structure\$xxxxxx symbols.

Examples of these macros are:

\$LOGDEF Offsets into Logical Name Block \$PCBDEF Offsets into Software Process

Control Block

\$SSDEF System Service Status Codes

C.2 OBJECT DATA TYPES

The following are the letters used for the various data types or are reserved for the following purposes:

Letter	Data Type or Usage
A	Address
В	Byte Integer
C	Single Character*
D	Double Precision Floating
E	Reserved to DIGITAL
<u>ਜ</u>	Single Precision Floating
F G	General Value
H	Integer Value for Counters
Ī	Reserved for Integer Extensions
J	Reserved to Customers for Escape to Other Codes
К	Constant
L	Longword Integer
М	Field Mask
N	Numeric String (All Byte Forms)
0	Reserved to DIGITAL as an Escape to Other Codes
P	Packed String
Q	Quadword Integer
Q R	Reserved for Records (Structure)
S	Field Size
Т	Text (Character) String
U	Smallest Unit of Addressable Storage
V	Field Position (VAX-11 MACRO); Field Reference (BLISS)
W	Word Integer
Х	Context Dependent (Generic)
Y	Context Dependent (Generic)
Z	Unspecified or Nonstandard

^{*}In many of the symbols used by VAX/VMS, C is used as a synonym for K. Although K is the preferred indicator for constants, most constants used in VMS are indicated by a C in their name. Some constants, such as lengths of data structures, have both a C form and a K form.

N, P, and T strings are typically variable length. In structures or I/O records, they frequently contain a byte-sized digit or character count preceding the string. If so, the location or offset is to the count. Counted strings cannot be passed in procedure calls. Instead, a string descriptor must be generated.

C.3 FACILITY PREFIX TABLE

Following is a list of facility prefixes for DIGITAL-supplied software. This list will grow over time as new facility prefixes are chosen. No one should use a new code without registering it in a common place.

Note that bit $\langle 27 \rangle$, the customer facility bit, is clear in all of the facility codes listed here. Customers are free to use any of the facility codes listed here, provided that they set bit $\langle 27 \rangle$. The default action of the message compiler is to set this bit.

The location of the facility code within a status code, as well as the meaning of the other fields in the status code, is described in Chapter 8 of the VAX-11 Utilities Reference Manual.

Prefix	Facility Description	Condition <27:16>
	Nucleus and System Processes	
SYSTEM RMS DEBUG CLI JBC OPCOM RSX ERF TRACE	System Service Status Codes RMS Internals and Status Codes Symbolic Debugger Command Language Interpreters Job Controller Operator Communication RSX-llM Application Migration Executive Error Logger Format Process Traceback Facility	0 1 2 3 4 5 6 8 9
	Run-Time Library Components	
BLI LIB MTH OTS FOR COB BAS B32 SORT C74 PLI XPO PAS COR STR LBR FDV SCR	BLISS Transportable Run-Time Library General Purpose Library; Global Sections Mathematics Library Language Independent Object Time System VAX-11 FORTRAN Run-Time Library VAX-11 COBOL Run-Time Library VAX-11 BASIC Run-Time Library BLISS-32 Specific Run-Time Library VAX-11 SORT COBOL-74 Specific Run-Time Library PL/I Run-Time Library Transportability Support Library VAX-11 PASCAL Run-Time Library CORAL-66 Run-Time Library String Manipulation Procedures Librarian Subroutine Package FMS-32 Forms Driver Library Screen Formatting Package	20 21 22 23 24 25 26 27 28 29 30 32 33 34 36 38 41 44

Prefix	Facility Description	Condition <27:16>		
FIGIIX	ractifity bescription	\27:107		
	Utilities and Compilers			
LINK	VAX-11 Linker	100		
CREF	Cross Reference Facility	101		
DSUP	Diagnostic Supervisor	102		
COPY	COPY Utility	103		
BTRAN	AME Back Translator	104		
SYSMSG	System Message Maker	105		
FORT	VAX-11 FORTRAN Compiler	106		
COB74	VAX-11 COBOL-74 Compiler	107		
DIFF	File Differences Utility	108		
PATCH	VAX-11 Image File Patch Utility	109		
PAX	VAX-11 Object Module Patch Utility	110		
BLS32	VAX-11 BLISS-32 Compiler	111		
APPEND	APPEND Utility	113		
MOUNT	Volume Mount	114		
DISM	Volume Dismount	115		
UETP	User Environment Test Package	116		
INIT	Volume Initialization	117		
HELP	Help Facility	118		
SET	SET Utility	119		
SHOW	SHOW Utility	120		
DIRECT	DIRECTORY Utility	121		
AUTHOR	User Authorization Manager	122		
INS SYSGEN	INSTALL Utility System Generation and Driver Loader Utility	123 124		
MACRO	VAX-11 MACRO Assembler	124		
MAIL	VAX-II MACRO ASSEMBLE! VAX/VMS MAIL Utility	125		
DSM	DIGITAL Standard MUMPS	127		
PASCAL	VAX-11 PASCAL Compiler	128		
CORAL	CORAL-66 Compiler	129		
COBOL	COBOL-79 Compiler	130		
SUM	Source Update Merge Utility	132		
EDT	DEC Standard Editor	133		
LIBRAR	VAX-11 Librarian	134		
PLIG	VAX-11 PL/I Level-G Compiler	135		
BASIC	VAX-11 BASIC Compiler	137		
FED	Forms Editor	139		
FUT	Forms Utility	140		
COB74T	COBOL-74 to VAX COBOL Translator	143		
RENAME	RENAME Utility	144		
CREATE	CREATE Utility	145		
UNLOCK	UNLOCK Utility	146		
DELETE	DELETE Utility	147		
PURGE	PURGE Utility	148		
TYPE	TYPE Utility	149		
RUNOFF	DEC Standard RUNOFF	150		
MESSAGE	System Message Compiler	151		
CLEDIT	CLI Data Base Editor	155		

Prefix	Facility Description	Condition <27:16>	
	Network Support Utilities		
NET DAP FAL NCP NIC DLE BSCPTP HLD REM	DECnet ACP and NSP Protocol; DTS/DTR DECnet DAP Procedures and Protocol DECnet File Access Listener and Protocol DECnet Network Control Program and Protocol DECnet NICE Program and Protocol DECnet Direct Line Executive 2780/3780 BISYNC Point to Point Emulator DECnet Host Load Protocol DECnet Remote Terminal ACP and Protocol	501 502 503 504 505 506 507 508 510	
Test Facilities			
SYSTST RMSTST	System Tests RMS Tests	1000 1001	

Individual products such as compilers also get unique facility codes formed from the product name. They must be signed out in the above list. Facility prefixes should be chosen to avoid conflict with file types.

Structure name prefixes are typically local to a facility. Refer to the individual facility documentation for its structure name prefixes. This does not cause problems because these names are not global, and are therefore not known to the linker. They become known at assembly or compile time only by explicitly invoking the macro defining the facility structure.

For example, the macro \$FORDEF defines all of the status codes that can be returned from the VAX-11 FORTRAN support library. The facility code of 24 is included in the upper 16 bits of each of the status codes defined with this macro.

NOTE

DIGITAL does not provide a registration service for the customer facility codes.

APPENDIX D

DATA STRUCTURE DEFINITIONS

This manual has described VMS primarily in terms of the data structures that are used by the various components of the executive. The data structures used by VMS are defined in a language called MDL (Appendix A) in one of two files. These files also define most of the symbolic constants mentioned throughout this manual.

- A file called [EXEC.SRC]SYSDEF.MDL contains all structure and constant definitions used internally by VMS. The resultant macro definitions are stored in the special macro library SYS\$LIBRARY:LIB.MLB used to assemble all components of VMS and available to users for special applications such as user-written device drivers and system services.
- A file called [VMSLIB.SRC]STARDEF.MDL contains all structure and constant definitions that are available for general applications (such as system service calls.) The resultant macro definitions are stored in the default macro library SYS\$LIBRARY:STARLET.MLB (as well as LIB.MLB).
- Miscellaneous definitions mentioned in this manual are defined in other files. In particular, the file [VMSLIB.SRC]SSMSG.MDL defines all symbols of the form SS\$_name.

The distinction between the two files SYSDEF.MDL and STARDEF.MDL is that structures and constants defined in STARDEF, because they are stored in the library STARLET.MLB and are used in conjunction with system services, will probably not change from release to release. Structures and constants defined in SYSDEF (and stored in LIB.MLB) carry no such guarantee, requiring that programs that use such structure definitions must be reassembled and relinked with each major release of VAX/VMS. The use of LIB.MLB in assembly language source programs (or LIB.L32 in BLISS-32 programs) is in this way analogous to programs linked with SYS\$SYSTEM:SYS.STB that must be relinked with each major release of VAX/VMS.

This appendix summarizes the primary data structures used by the components described in this manual. A somewhat arbitrary division of data structures is made in order to keep the size of this appendix manageable. Table D-1 lists all the data structures and constants defined in SYSDEF and STARDEF, showing how this arbitrary division is made. Only the first two classes are described in any detail in this appendix or elsewhere in this manual.

Table D-1
Summary of Arbitrary Division of Data Structures in This Appendix

System Wide Data Structures	Symbolic Constants	Structures Used by the I/O Subsystem	Structures Used by the File System	Miscellaneous Data Structure
ACC DMP IAC PLV PSL SEC STS	JPI MSG PQL PR PRT PRV	CR DC DEV DIB IO LA LP MT PCC TT XA XF	ATR FIB FID	CLI CLISERV CLIVERB DJI OPR SJH SMQ SMR SQH SQR SYM
Th th System Wide Data Structures	e following acronyms indice file (EXEC.SRC)SYSDEF.MDI	Structures Used by the I/O Subsystem	Structures Used by	Miscellaneous Data Structure
ACB MBX ARB MCHK BRD MPM CEB MTX CHF PCB EMB, CRDEF PFL EMB, HDDEF PFN FKB PHD GSD PQB IFD PRM IHD PTR IHI RBM IHI RBM IHP RPB IHS SFT ISD SHB JIB SHD KFH TQE KFI VA KFP WQH LOG WSL	BTD CA DYN IO750 IO780 IPL NDT PRI RSN SGN STATE	ADP AQB CCB CRB DDB DDT IDB IRP IRPE MBA TTY UBA UBI UCB VEC	AIB BBS CXB E01 E02 E03 FCB HD1 HD2 HD3 MTL MVL NMB RVT RVX VCA VCB VL1 WCB	ABD ACF CIN EMB, BCDEF EMB, DVDEF EMB, ETDEF EMB, MCDEF EMB, SEDEF EMB, SEDEF EMB, SEDEF EMB, SUDEF EMB, SUDEF EMB, UDDEF EMB, UDDEF EMB, UIDEF

The five classes of structures that are listed here are:

- Data structures used by memory management, the scheduler, and miscellaneous components. There is at least one figure or table in this manual that describes each of these structures.
- Constants such as condition codes, scheduling state codes, data structure types, and so on.
- Data structures and device-specific constants used by the I/O system, including device drivers.
- Data structures used by the file control processes and related utilities such as MOUNT and INIT.
- Miscellaneous data structures and constants. Some of these are defined in other manuals in the VMS documentation set.

D.1 EXECUTIVE DATA STRUCTURES

This first section mentions each data structure that is described in this manual, including a brief summary of the structure and references to a more complete description elsewhere in the manual. Three data structures, the software PCB, the Process Header, and the Job Information Block are partially described in several places throughout the text. They are described here in their entirety, with references to other partial descriptions.

D.1.1 ACB - AST Control Block

Purpose: Describes pending AST for a process
Usual Location: AST queue with listhead in software PCB

Allocated from: Nonpaged pool References: Figure 5-1

Special Notes: ACBs are usually a part of a larger structure, an I/O request packet (IRP) or a timer queue

element (TQE).

D.1.2 ACC - Accounting and Termination Message Block

Purpose: Used to send termination message to the job controller when a process is deleted. The same message is also sent to the termination mailbox

of the creator of the process. The structure is also used in the Send Message to the Accounting Manager system service.

Usual Location: The termination message resides on the kernel

stack.

References: Table 19-1 of this manual, Part II of the VAX/VMS

System Services Reference Manual

D.1.3 ARB - Access Rights Block

The access rights block currently consists of the privilege mask and UIC located at the end of the software PCB. That is, the ARB is currently a part of the software PCB. The ARP pointer (PCB\$L_ARB) currently points to this overlaid data structure. Figure D-2 shows an ARB within a software PCB. Figure D-1 shows that the first four longwords in a JIB can also be considered an ARB. Program references that use the ARB pointer in the software PCB to locate the ARB or any fields within the ARB such as a privilege mask will continue to work without modification should the ARB become an independent data structure in a future release of VAX/VMS.

Purpose: Location: Defines process access rights and privileges

Currently a part of the software PCB

References:

Table 18-1, Figures D-1 and D-2

D.1.4 BRD - Broadcast Message Descriptor Block

Purpose:

Contains broadcast message

Usual Location:

In terminal broadcast

list

(listhead

IOC\$GL BRDCST)

Allocated from:

Nonpaged pool

References:

Figure 16-4

D.1.5 CEB - Common Event Block

Purpose: Contains description and wait queue for common

event flag cluster

Location: In common event block list (listhead

SCH\$GQ_CEBHD). (Master CEBs are located in shared memory and pointed to by a field in the slave CEB located in the common event block list on each

processor.)

Allocated from: Nonpaged pool. (Master CEBs are allocated from a

CEB table located in shared memory.)

References: Figures 9-2, 9-3, 9-4, and 9-5

D.1.6 CHF - Condition Handler Argument List Arrays

Purpose: Describes condition or exception to condition

handler

Usual Location: On stack of access mode in which exception or

condition occurred

References: Figures 2-2 and 2-4 of this manual, Chapter 9 of

the <u>VAX/VMS</u> System Services Reference <u>Manual</u>, Chapter 6 of the <u>VAX-11</u> Run-Time Library

Reference Manual

Special Notes: The \$CHFDEF macro defines offsets into not only

the primary argument list but also the signal

and mechanism arrays.

D.1.7 DMP - Header Block of System Dump File

Purpose: Describes contents of dump file

Location: First virtual block of SYS\$SYSTEM:SYSDUMP.DMP or

any other dump file

References: Table 7-1

D.1.8 EMB - Error Log Message Block

Purpose: Describes a particular error log entry in one of the error log buffers. There are several

the error log buffers. There are several different forms of error message. They are all invoked with the \$EMBDEF macro with one of several second parameters. For example, the

following invocation from module ERRORLOG

\$EMBDEF <DV,SU,TS,UI>

defines symbols of the form

EMB\$x_DV_abc EMB\$x_SU_abc EMB\$x_TS_abc EMB\$x_UI_abc

Almost all of the error message formats are related to a specific type of error. Only one error type of error message buffer, the crash/restart error message associated with a fatal bugcheck, is referenced in this manual.

D.1.8.1 EMB, CR - Crash/Restart Error Log Entry Format

Purpose: Defines offsets for error log entries associated

with fatal bugchecks. (Nonfatal bugchecks result in a slightly different form of entry,

designated by BC instead of CR.)

References: Table 7-1

D.1.8.2 EMB, HD - Longword Header for All Entries - The first longword in all error log entries is a header that defines the rest of the record.

Purpose: Describes the rest of the error log entry

References: Table 7-1

D.1.9 FKB - Fork Block

Purpose: Stores minimum context for driver process or

system timer subroutine

Usual Location: First six longwords of device unit control block

or timer queue element of system subroutine

Allocated from: Nonpaged pool (except for statically allocated TQE

or UCB)

References: Figure 4-2 for general layout, Figure 10-1 for

fork block contained in TQE, Appendix A of the VAX/VMS Guide to Writing a Device Driver for

I/O fork block

Special Notes: The one use of a system timer subroutine in VMS is

a statically allocated timer queue element.

D.1.10 GSD - Global Section Descriptor

Purpose: Contains identifying information about a global

section.

Usual Location: Group or system GSD list. (Shared memory GSDs are

located in shared memory.)

Allocated from: Paged pool. (Shared memory GSDs are allocated

from pages in shared memory set aside for

shared memory GSDs.)

References: Figures 11-14, 11-18, and 11-27

Special Notes: There are three different forms of GSD:

• Normal global section descriptor

• Descriptor for PFN-mapped section

• Descriptor for section that resides in

shared memory

D.1.11 IAC - Image Activation Control Flags

Purpose: Describes activation options to Image Activation

system service

Usual Location: Fourth argument in argument list to system service

References: Section 18.1.1

D.1.12 IFD - Image File Descriptor Block

Purpose: Returns information about image from image

activator to its caller

Usual Location: In address space of caller of image activator

References: Section 18.1.1

D.1.13 IHx - Image Header Fields

The image header contains several records that fully describe the image. The IHx structures define the fields within each record.

D.1.13.1 IHA - Image Header Transfer Address Array

Purpose: Defines transfer address(es) for image

References: Figure 18-7

D.1.13.2 IHD - Image Header Record Definitions - This is the first record in the image header. Among other things, this portion of the image header contains offsets to the other records.

Purpose: Describes the rest of the image header

References: Figure 18-1

D.1.13.3 IHI - Image Header Identification Section - This section contains such information as the image name and the date and time that the link was performed.

D.1.13.4 IHP - Image Header Patch Section - This section describes the patch level of the image.

D.1.13.5 IHS - Image Header Symbol Table and Debug Section - For executable images that have included DEBUG support, this section locates the debug symbol table within the image file. For shareable images, this section locates the universal symbol table at the end of the image file.

D.1.14 ISD - Image Section Descriptor

Purpose: Describes virtual address range and corresponding

information (virtual block range, global

section name) to image activator

Location: Image header

References: Figures 18-2 to 18-5

D.1.15 JIB - Job Information Block

The Job Information Block appears in several figures in this manual. Figure D-l shows all of the fields currently defined in this structure. Some of these fields are not currently used.

Purpose: Contains quotas pooled by all processes in the

same job.

Location: Pointed to by PCB\$L JIB field of all PCBs in the

same job.

Allocated from: Nonpaged pool

Other References: Figure 1-1, Figures 17-1, 17-2, and 17-6

D.1.16 KFH - Known File Header

Purpose: Contains image header for any known image that is

installed /HEADER RESIDENT

Usual Location: Located through KFI $\$\overline{L}$ IMGHDR pointer in KFI for

that known image

Allocated from: Paged pool References: Figure 18-6




Figure D-1 Detailed Layout of Job Information Block (JIB)

D.1.17 KFI - Known File Entry

Describes an image that has been made known to the Purpose:

system with the INSTALL utility

In one of the known file lists. There is one list for each directory that has images installed Usual Location:

from it.

Allocated from:

References:

Paged pool Figure 18-6

D.1.18 KFP - Known File Pointer Block

Acts as listhead for all KFIs in a given directory Purpose:

In known file list (listhead EXE\$GL_KNOWNFIL) Usual Location:

Paged pool Allocated from:

D.1.19 LOG - Logical Name Block

Contains logical and equivalence name strings for Purpose:

a given logical name

In one of three logical name tables: Usual Location:

group, or system

Paged pool for group and system logical names, Allocated from:

Process allocation region for process logical

Figures 16-1 and 16-3, Figures 26-1 and 26-2 References:

D.1.20 MBX - Shared Memory Mailbox Control Block

Describes each mailbox that exists in shared Purpose:

memory

Pages in shared memory dedicated to mailbox Usual Location:

control blocks

Figures 16-2 and 16-3 References:

D.1.21 MCHK - Machine Check Error Mask Bit Definitions

Describes particular set of machine check errors Purpose:

that a block of kernel mode code wishes to

protect itself against

Section 7.3.3 References:

D.1.22 MPM - Multiport Memory Adapter Registers

control Symbolic names registers for Purpose:

operation of MA780 multiport memory I/O pages set aside for this adapter

Location:

D.1.23 MTX - Mutex (Mutual Exclusion Semaphore)

Mutexes control process access to protected data Purpose:

structures

Statically allocated longwords in module SYSCOMMON Usual Location:

Figure 24-2, Table 8-2, Table 24-2 References:

D.1.24 PCB - Process Control Block

The term process control block can refer to two different structures in the VAX literature. All software documentation including this manual refers to the software process control block as simply PCB and always prefixes the hardware process control block with the word "hardware".

D.1.24.1 Software Process Control Block - The software PCB appears in several figures in this manual. However, each of these figures only shows those fields related to the purpose of the particular figure. The software PCB is illustrated in Figure D-2. The meaning of each field is listed in Table D-2.

Purpose: Contains all the permanently resident information

about a process.

Location: One of the scheduling state queues. Also pointed

to by one of the PCB vector elements.

Allocated from: Nonpaged pool

Figure 1-1, Figure 5-1, Figure 8-1, Figures 9-1, 9-3, and 19-4, Figure 11-21, Figures 17-1, 17-2, 17-3, and 17-6, Figure 19-1 Other References:

D.1.24.2 Hardware Process Control Block

Contains hardware context of a process while it is Purpose:

not executing

Location: Part of the fixed portion of the process header.

References: Figure 1-1, Figure 8-6

D.1.25 PFL - Page File Control Block

Contains data needed by pager to read from page file and by modified page to write to page Purpose:

file.

Statically allocated in module SWAPFILE Allocated from:

References: Figure 11-22

D.1.26 PFN - PFN Data Base Definitions

The \$PFNDEF macro defines fields in the STATE, TYPE and BAK array elements.

Purpose: PFN data base describes dynamic physical pages

Usual Location: Separate area in system address space

References: Figures 11-9 to 11-13

Software Process Control Block (PCB)

г	Software Process Control Block (1 CD)				
L	SQFL				
l	SQBL				
	PRI	TYPE	s	IZE	
	MTX	CNT	ASTEN	ASTACT	
	ASTQFL				
		AST	QBL		
	PHYPCB OWNER WSSWP				
Ì					
	STS WTIME				
	PRIB	WEFC	S1	ATE	
l		IBU	AF	CNT	
		CNT		GCNT	
		CNT		TCNT	
		CNT		OLM	
		CNT		OLM	
	FNO		DIOLIM		
	TERMINAL				
	PRC	CNT	Di	OLM	
	TERMINAL -				
	EFCS				
	EFCU EFC2P				
		EF	C3P		
		Р	ID		
	PHD				
	F				
	LNAME				
	-				
		J	IB		
ARB contained	_	PI	RIV		
within PCB		A	RB		
(U	IIC		
1					

Figure D-2 Detailed Layout of Software Process Control Block (PCB)

Table D-2
Offsets into Software Process Control Block

Symbolic Name	Size of Field	Use of This Field	Figure or Table References in This Manual
PCB\$L_SQFL	longword	Scheduling state queue forward link	Figure 8-1, Figure 8-3, Figure 8-4, Figure 9-3 Figure 9-4
PCB\$L SQBL	longword	Scheduling state queue backward link	Same as forward link
PCB\$W_SIZE	word	Size of software PCB	
PCB\$B TYPE	byte	Structure type code (DYN\$C PCB)	
PCB\$B PRI	byte	Current software priority	Figure 8-1
PCB\$B ASTACT	byte	Access modes with active ASTs	Figure 5-1
PCB\$B_ASTEN	byte	Access modes with ASTs enabled	Figure 5-1
PCB\$W_MTXCNT	word	Count of owned mutexes	
PCB\$L_ASTQFL	longword	AST queue forward link	Figure 5-1
PCBSL_ASTQBL	longword	AST queue backward link	Figure 5-1
PCB\$L_PHYPCB	longword	Physical address of hardware PCB	Figure 1-1, Figure 8-1
PCB\$L_OWNER	longword	Process ID of owner process if subprocess (zero implies not a subprocess)	Figure 17-2, Figure 19-1, Table 19-1
nanėr waawn	1	Swap file disk address	Figure 11-23, Figure 17-5
PCB\$L_WSSWP PCB\$L_STS	longword longword	Software status flags longword	Figure 8-1, Table 9-2
PCB\$L_STS PCB\$L_WTIME	longword	Time at start of wait (no longer used)	rigare 0-1, lable 3-2
PCB\$W STATE	word	Current scheduling state code	Figure 8-1
PCB\$B_WEFC	byte	Waiting event flag cluster	Figure 9-1
PCB\$B_PRIB	byte	Base software priority	Figure 8-1
PCB\$W APTCNT	word	Active page table count	• • • • • • • • • • • • • • • • • • • •
PCB\$W TMBU	word	Termination mailbox unit number	
PCB\$W GPGCNT	word	Global page count in working set	
PCB\$W PPGCNT	word	Process page count in working set	
PCB\$W_ASTCNT	word	AST count remaining	Figure 5-1, Table 17-4
PCB\$W_BIOCNT	word	Buffered I/O count remaining	Table 17-4
PCB\$W_BIOLM	word	Buffered I/O limit	Table 17-4 Table 17-4
PCB\$W_DIOCNT	word	Direct I/O count remaining	Table 17-4
PCB\$W DIOLM	word word	Direct I/O limit	Figure 17-2, Figure 19-1
PCB\$W_PRCCNT PCB\$T_TERMINAL	8 bytes	Count of owned subprocesses Terminal device name string for interactive jobs	rigule 17-2, rigule 19-1
PCBSL_EFWM	longword	Event flag wait mask	Figure 9-1
		Same longword holds resource number or mutex address when process is in MWAIT state	
PCB\$L_PQB		Same longword holds address of Process Quota Block during process creation	Figure 17-1, Figure 17-6
PCBSL EFCS	longword	Local event flag cluster (system)	Figure 9-1
PCB\$L EFCU	longword	Local event flag cluster (user)	Figure 9-1
PCB\$L_EFC2P	longword	Address of global cluster 2	Figure 9-1, Figure 9-3, Figure 9-4
PCB\$L_EFC3P	longword	Address of global cluster 3	Figure 9-1, Figure 9-3, Figure 9-4
PCB\$L_PID	longword	Process ID	Figure 17-2, Figure 19-1, Table 19-1
PCB\$L_PHD	longword	Address of process header	Figure 1-1, Figure 17-1,
PCB\$T LNAME	16 bytes	Process name	Figure 17-6 Figure 17-2, Figure 19-1
PCB\$L_JIB	longword	Address of Job Information Block	Figure 1-1, Figure 17-1,
PCB\$Q PRIV	quadword	Current process privilege mask	Figure 17-2, Figure 17
PCB\$U_PRIV PCB\$L_ARB	longword	Address of access rights block	1 19016 10-1
PCB\$L_UIC	longword	User identification code of process	
_		·	
PCB\$W_MEM PCB\$W_GRP	word word	Member code of UIC	Į.
PUBBW GRP	i word	Group code of UIC	

D.1.27 PHD - Process Header

The process header contains process-specific memory management data and other process context that can be swapped. Offsets into the fixed portion of the process header are defined with the \$PHDDEF macro and listed in Table D-3.

The process header contains all process context Purpose:

that must reside in system space but can be

outswapped.

Usual Location: Process headers always reside in the balance slot

area in system space. Process header pages that are not page table pages are double mapped

by a range of Pl space addresses.

References:

The entire fixed portion of the process header appears nowhere in this manual. Table D-3 summarizes the fixed portion of the process

header.

Other References: Figure 1-1, Figures 11-1, 11-2, 11-4, 11-6, 11-15

(System Header), 11-18 (System Header), and

11-20

D.1.28 PLV - Privileged Library Vector

Describes privileged shareable image (containing Purpose:

written system services) to image

activator

Part of privileged shareable usually Usual Location: image,

residing in PO space

Figure 3-9, Chapter 6 of the VAX/VMS References:

User's Guide

D.1.29 PQB - Process Quota Block

Purpose:

Used during process creation to store parameters for new process that belong in process header and in Pl space until those areas are

accessible

Pointed to by longword (PCB\$L EFWM field) in the Usual Location:

PCB

Allocated from: Nonpaged pool

References: Table 17-2, Figures 17-1 and 17-6

D.1.30 PRM - Parameter Descriptor Block

Purpose: Used by SYSBOOT and SYSGEN to fully describe each

adjustable parameter

Address space of SYSBOOT or SYSGEN program Usual Location:

References: Table 22-4

<u></u>		T	·
Symbolic Name	Size of Field	Use of This Field	Figure or Table References in This Manual
PHD\$Q_PRIVMSK	quadword	Process privilege mask	Table 18-1
PHD\$W_WSLIST	word	Index to beginning of Working Set List (WSL)	Table 13-1, Figure 11-4
PHDSW_WSAUTH	word	Maximum authorized WSL index	Table 13-1, Figure 11-4
PHD\$W_WSLOCK	word	Index to beginning of dynamically locked WSLEs	Table 13-1, Figure 11-4
PHD\$W WSDYN	word	Index to dynamic WSL	Table 13-1, Figure 11-4
PHD\$W WSLAST	word	Index to current end of WSL	Table 13-1, Figure 11-4
PHDSL REFERFLT	longword	Reference Fault Count	10010 10 17 119010 11 4
PHD\$W_WSQUOTA	word	Maximum index that \$ADJWSL can reach	Table 13-1, Figure 11-4,
PHD\$W_DFWSCNT	word	Default WSL index restored by Image Rundown	Table 13-1, Figure 11-4, Table 17-4
PHD\$L_PAGFIL	longword	Longword whose upper byte contains page file index	
PHD\$B_PAGFIL	byte	Offset to upper byte of that longword	Figure 11-22
PHD\$L PSTBASOFF	longword	Byte offset to high address end of process section table	Figure 11-6 Figure 11-15
PHD\$W PSTLAST	word	Index (negative from PSTBASOFF) of last PSTE	Figure 11-6
PHD\$W PSTFREE	word	Index (negative from PSTBASOFF) of first available PSTE	Figure 11-6
PHDSL FREPOVA	longword	First free virtual address at end of PO space	
PHD\$L FREPTECNT	longword	Count of free PTEs between the ends of	Figure 11-2
1	10119#014		Figure 11-2
DUDEL EDEDIVA	3	the PO and Pl page tables	
PHD\$L_FREP1VA	longword	First free virtual address at	l., ., .
	1	(low address) end of Pl space	Figure 11-2
PHD\$B_DFPFC	byte	Default page fault cluster for process pages	Table 12-1
PHDSB_PGTBPFC	byte	Default page fault cluster for process header pages	Table 12-1
PHD\$W_FLAGS	word	Flags word	
PHD\$V PFMFLG	bit	Page fault monitoring enabled	
PHD\$V DALCSTX	bit		
PHDSV WSPEAKCHK	bit	Need to deallocate section indices	1
PHDSV_WSPEAKCHK	DIC	Check for new peak working set size	1
PHD\$L_CPUTIM	longword	Accumulated CPU time (in 10 msec units)	Table 13-2, Table 17-4, Table 19-1
PHD\$W QUANT	word	Accumulated CPU time since last quantum expiration	Table 19-1
PHDSW PRCLM	word	Subprocess limit	
PHD\$W ASTLM	word	AST limit	m-1-1 - 17 4
PHD\$W PHVINDEX			Table 17-4
	word	Process header vector index	Figure 11-20
PHD\$W_BAK	word	Longword index to backup address vector	Figure 11-8
	ł	for process header pages	1 -
PHD\$W_WSLX	word	Longword index to WSLX save area	Figure 11-8
_		for process header pages	
PHD\$W_PSTBASMAX	word	Synonym for last entry (also end of empty page area)	Figure 11-6
PHD\$L PAGEFLTS	longword	Count of accumulated page faults	makita 12 0 makita 16 1
PHD\$L PGFLTIO	longword	Count of page fault I/O energy	Table 13-2, Table 19-1
PHD\$L DIOCNT		Count of page fault I/O operations	1
PHD\$L_BIOCNT	longword longword	Count of direct I/O operations	Table 19-1
PHD\$L_BIOCNI PHD\$L_CPULIM		Count of buffered I/O operations	Table 19-1
	longword	CPU time limit for process	Table 17-4
PHD\$B_CPUMODE	byte	Access mode to notify on CPU time limit expiration	1
l	3 bytes	spare	1
PHD\$L_PTWSLELCK	longword	Byte offset to array of counts of locked WSLEs in this page table page	Figure 11-8
PHD\$L_PTWSLEVAL	longword	Byte offset to array of counts of valid WSLEs in this page table page	Figure 11-8
PHD\$W_PTCNTLCK	word	Count of page table pages containing one or more locked WSLEs	Figure 11-8
PHD\$W_PTCNTVAL	word	Count of page table pages containing one or more vaild WSLES	Figure 11-8
PHD\$W PTCNTACT	word		Bi
PHDSW PTCNTMAX	word	Count of active page table pages	Figure 11-8
PHD\$W WSFLUID	word	Maximum count of page table pages that have nonzero PTEs	Figure 11-8
PHD\$W EXTDYNWS		Guaranteed number of fluid working set list entries	Table 13-1
EUDAM_EVIDIUMS	word	Extra dynamic WSLEs above required WSFLUID minimum	Table 13-1
			/gointdawed on newt news)

(continued on next page)

Table D-3 (cont.)

Offsets into Fixed Portion of the Process Header

	four per proces: hardware PCB is	words contain the hardware PCB: copies of the general regists s stack pointers, and the memory management and ASTLVL regist treated in the table as a single entity. Symbolic offsets at are not included in the table.	ers. The
Symbolic Name	Size of Field	Use of This Field	Figure or Table References in This Manual
PHD\$L_PCB	24 longwords	gwords Contains hardware process context when process is not currently executing	
	Additional proces	ss-specific data is found in the process header below the	hardware
Symbolic Name	Size of Field	Use of This Field	Figure or Table References in This Manual
PHD\$W_EMPTPG PHD\$W_RESPGCNT PHD\$W_REQPGCNT PHD\$W_CWSLX PHD\$Q_AUTHPRIV PHD\$Q_IMAGPRIV PHD\$L_IMGCNT PHD\$L_IMGCNT PHD\$L_PFLTRATE PHD\$L_PFLREF PHD\$L_TIMREF	word word word quadword quadword longword longword longword longword longword longword	Count of empty process header pages Resident page count Required page count Continuation WSLX Privileges mask from authorization file Privileges mask for image installed with privilege spare Resource listhead (not used) Image counter incremented by image rundown Page fault rate (for automatic working set adjustment) Number of page faults at end of last interval Time at end of last interval	Table 18-1 Table 18-1 Table 13-2 Table 13-2 Table 13-2

D.1.31 PSL - Processor Status Longword

Purpose: Describes state of processor Location: Processor internal register

References: VAX-11 Architecture Handbook, VAX/VMS System

Services Reference Manual

D.1.32 PTE - Page Table Entry Formats

Purpose: Describes state and location of each virtual page
Usual Location: Process header contains PO and Pl page tables that

describe process address space. The system page table in the system header contains the

system page table.

References: Figure 11-3

D.1.33 PTR - Pointer Control Block

Purpose: Acts as block header for arbitrary data structure.

VMS uses one to contain the array of pointers to swap file table entries and page file control blocks. A second is used to contain the array of pointers to each known file list.

Usual Location: Depends on its use

Allocated from: The page file and swap file vector is statically

allocated in module SWAPFILE. The known file listhead is allocated from nonpaged pool by

SYSINIT.

References: Implicit references in Figure 11-22

D.1.34 RBM - Real-Time Bitmap

Purpose: Describes available SPTEs for connect-to-interrupt

driver

Usual Location: Pointed to by EXE\$GL RTBITMAP

Allocated from: Nonpaged pool References: Table E-2

D.1.35 RPB - Restart Parameter Block

Purpose: Used by power fail and recovery routines to save

volatile processor state. Used by bugcheck to locate bootstrap I/O driver and associated

subroutines

Usual Location: Physical page zero on system with no bad memory in

the first 64K bytes

References: Table 21-3, Table 23-1

D.1.36 SEC - Section Table Entry

Purpose: Describes process, global, or system section

Usual Location: In process or system header in area allocated for

section table entries

References: Figures 11-6, 11-7, and 11-16, Part II of the

VAX/VMS System Services Reference Manual

D.1.37 SFT - Swap File Table Entry

Purpose: Fully describes each swap file in the system

Usual Location: Statically allocated in module SWAPFILE References: Figures 11-22 and 11-23, Figure 17-5

D.1.38 SHB - Shared Memory Control Block

Purpose: Describes shared memory connected to specific

processor

Usual Location: In list of shared memory control blocks (listhead

EXE\$GL SHBLIST) in processor local memory

Allocated from: Nonpaged pool References: Figure 11-26

D.1.39 SHD - Shared Memory Data Page

Purpose: Initial description of a specific shared memory

controller

Usual Location: Last physical page of shared memory. (Its

processor-specific virtual address is stored in the shared memory control block on each port

connected to the shared memory.)

References: Table 11-3

D.1.40 STS - Return Status Field Definitions

Purpose: Describes return status from procedure (including

system service). Describes condition name to

condition handler.

References: Chapter 8 of the <u>VAX/VMS Utilities Reference</u>

Manual, Appendix C of the VAX-11 Run-Time

Library Reference Manual

D.1.41 TQE - Timer Queue Element

Purpose: Describes pending timer or scheduled wakeup

request

Location: In timer queue (listhead EXE\$GL TQFL)

Allocated from: Nonpaged pool References: Figure 10-1

D.1.42 VA - Virtual Address Field Definitions

Purpose: Selects page table and virtual page number for

address translation mechanism and page fault

handler

References: Figure 12-1

D.1.43 WQH - Scheduler Wait Queue Header

Purpose: Listhead for all PCBs of processes in given

scheduling state

Usual Location: Statically allocated in module SDAT

References: Figure 8-4

D.1.44 WSL - Working Set List Entry Field Definitions

Purpose: Describes virtual page that is a member of process

or system working set

Usual Location: In working set list in process or system header

References: Figures 11-4 and 11-5

D.2 CONSTANTS

The files SYSDEF and STARDEF define many system-wide symbolic codes that identify structures, resources, quotas, priorities, and so on. Many of these constants are listed in either the <u>VAX/VMS System Services Reference Manual</u> or the <u>VAX/VMS I/O User's Guide</u>. Those that are most closely tied to the material presented in this manual are listed here.

D.2.1 BTD - Bootstrap Device Codes

The bootstrap device codes are used to interpret the contents of RO to VMB, the primary bootstrap program.

BTD\$K_MB 0 MASSBUS Device

BTD\$K_DM 1 RK06/RK07 BTD\$K_DL 2 RL02

BTD\$K CONSOLE 64 Console Block Storage Device

The bootstrap device type codes are listed in Table 21-2.

D.2.2 CA - Conditional Assembly Parameters

The conditional assembly parameters control whether certain code is included when components of VMS are assembled. These parameters were important during the initial development of VMS but are no longer used. All simulator code has been removed. All measurement code (used by DISPLAY) is always included.

CA\$ SIMULATOR	1	VMS Running on Simulator
CA\$ MEASURE	2	Accumulate Statistics for DISPLAY
CA\$_MEASURE_IOT	4	Count I/O Transactions for DISPLAY

D.2.3 DYN - Data Structure Type Definitions

All structures allocated from nonpaged and paged dynamic memory have a unique code in a type field (at offset xyz\$B TYPE = 10). SDA uses the contents of this field in dumping pool and in automatic formatting of a data structure with the FORMAT command. The results of invoking the \$DYNDEF macro are summarized in Table D-4.

D.2.4 IO7xx - I/O Space Address Specifications

The division of physical address between main memory addresses and I/O space addresses is CPU dependent.

D.2.4.1 IO750 - VAX-11/750 Physical Address Space Definitions - Physical address space on the VAX-11/750 is defined by a 24-bit address and is evenly divided between main memory (Phys.Addr.<23>=0) and I/O space addresses (Phys.Addr.<23>=1). Ten of the sixteen slot positions are fixed. Thus it is possible to identify the address space for UBIO registers and MASSBUS O registers.

IO750\$AL_IOBASE	F20000	(hex)	Base Address of Register Space for Slot 16
IO750\$AL_MBBASE	F28000	(hex)	Base Address of Register Space for MASSBUS 0
IO750\$AL_UBBASE	F30000	(hex)	Base Address of Register Space for UNIBUS 0
IO750\$AL NNEX	16	(dec)	Number of Adapters
IO750\$AL_PERNEX	2000	(hex)	Size of Register Space for Each Nexus
IO750\$AL_UBOSP	FC0000	(hex)	Base Address of UNIBUS O Address Space

Adapter assignments for the first ten slots are fixed. The following constants describe these assignments.

10750\$C SL MEM0	0	Memory Controller
IO750\$C SL MPMO	1	Multiport Memory 0
IO750\$C SL MPM1	2	Multiport Memory 1
IO750\$C SL MPM2	3	Multiport Memory 2
I0750\$C_SL_MB0	4	MASSBUS 0
10750\$C_SL_MB1	5	MASSBUS 1
10750\$C SL MB2	6	MASSBUS 2
I0750\$C_SL_MB3	7	MASSBUS 3
I0750\$C_SL_UB0	8	UNIBUS 0
IO750\$C_SL_UB1	9	UNIBUS 1

Table D-4

Dynamic Data Structure Type Codes

DYN\$C_ADP DYN\$C_ACB DYN\$C_AQB DYN\$C_CEB DYN\$C_CRB DYN\$C_DDB DYN\$C_FCB DYN\$C_FKK DYN\$C_IDB	1 2 3 4 5 6 7	Adapter Control Block AST Control Block ACP Queue Block Common Event Block Channel Request Block
DYNSC ACB DYNSC AQB DYNSC CEB DYNSC CRB DYNSC DDB DYNSC FCB DYNSC FFRK	2 3 4 5 6	AST Control Block ACP Queue Block Common Event Block
DYN\$C AQB DYN\$C CEB DYN\$C CRB DYN\$C DDB DYN\$C FCB DYN\$C FRK	3 4 5 6	ACP Queue Block Common Event Block
DYN\$C_CEB DYN\$C_CRB DYN\$C_DDB DYN\$C_FCB DYN\$C_FRK	4 5 6	Common Event Block
DYN\$C_CRB DYN\$C_DDB DYN\$C_FCB DYN\$C_FRK	5 6	
DYN\$C DDB DYN\$C FCB DYN\$C FRK	6	Channel Request Block
DYN\$C_FCB DYN\$C_FRK		Device Data Block
DYN\$C_FRK	/ 1	File Control Block
	8 i	Fork Block
	9	Interrupt Dispatch Block
DYN\$C IRP	10	I/O Request Packet
DYN\$C_LOG	11	Logical Name Block
DYN\$C_PCB	12	Software Process Control Block
DYN\$C PQB	13	Process Quota Block
DYN\$C RVT	14	Relative Volume Table
DYN\$C TOE	15	Timer Oueue Element
DYNSC UCB	16	Unit Control Block
DYN\$C VCB	17	Volume Control Block
DYN\$C_WCB	18	Window Control Block
DYN\$C BUFIO	<u>1</u> 9	Buffered I/O Buffer
DYN\$C TYPAHD	20	Terminal Type-Ahead Buffer
DYN\$C GSD	21	Global Section Descriptor
DYN\$C MVL	22	Magnetic Tape Volume List
DYNSC NET	23	Network Message Block
DYN\$C_KFI	24	Known File Entry
DYNSC MTL	25	Mounted Volume List Entry
DYNSC BRDCST	26	Broadcast Message Block
DYN\$C CXB	27	Complex Chained Buffer
DYN\$C NDB	28	Network Node Descriptor Block
DYN\$C SSB	29	Logical Link Subchannel Status Block
DYN\$C_DPT	30	Driver Prologue Table
DYN\$C_JPB	32	Job Parameter Block
DYN\$C_PBH	32	Performance Buffer Header
DYNSC_PDB	33	Performance Data Block
DYN\$C_PIB	34	Performance Information Block
DYN\$C_PFL	35	Page File Control Block
DYN\$C_SFT	36	Swap File Table Entry
DYNSC_PTR	37	Pointer Control Block
DYN\$C_KFH	38	Known File Image Header
DYN\$C_RVX	39	Relative Volume Table Extension
DYN\$C EXTGSD	40	Extended Global Section Descriptor
DYN\$C_SHMGSD	41	Shared Memory Global Section Descriptor
DYN\$C SHB	42 43	Shared Memory Control Block Mailbox Control Block
DYN\$C MBX	43	Extended I/O Request Packet
DYNSC IRPE	45	Slave Common Event Block
DYN\$C_SLAVCEB DYN\$C_SHMCEB	46	Shared Memory Master Common Event Block
DYN\$C JIB	47	Job Information Block
DYN\$C_TWP	48	Terminal Driver Write Packet (\$TTYDEF)
DYN\$C RBM	49	Real Time SPT Bitmap
DYN\$C_VCA	50	Disk Volume Cache Block
DYN\$C SPECIAL	128	Code that defines beginning of special codes
DYN\$C SHRBUFIO	128	Shared Memory Buffered I/O Buffer

D.2.4.2 IO780 - VAX-11/780 Physical Address Space Definitions - Physical address space on the VAX-11/780 is defined by a 30-bit address and is evenly divided between main memory (Phys.Addr.<29> = 0) and I/O space addresses (Phys.Addr.<29> = 1).

IO780\$AL_IOBASE	20000000	(hex)	Base Address of Register
			Space for TR 0
IO780\$AL NNEX	16	(dec)	Number of Adapters (Nexus)
IO780\$AL_PERNEX	2000	(hex)	Size of Register Space for Each Nexus
IO780\$AL_UBOSP	20100000	(hex)	Base Address of UNIBUS 0 Address Space

D.2.5 IPL - Processor Priority Level Definitions

IPL levels that are used for synchronization and other purposes by ${\tt VMS}$ are given symbolic names.

IPL\$ ASTDEL	2	AST Delivery Interrupt
IPL\$ SCHED	3	Rescheduling Interrupt
IPL\$ IOPOST	4	I/O Postprocessing Interrupt
IPL\$_QUEUEAST	6	Fork Level Used for AST Queuing
IPL\$ SYNCH	7	System Wide Synchronization Level
IPL\$TIMER	7	Software Timer Interrupt
IPL\$ MAILBOX	11	Fork IPL for Mailbox Driver
IPL\$THWCLK	24	Hardware Clock Interrupt
IPL\$_POWER	31	Block Power Fail Interrupt

A power fail interrupt causes IPL to be raised to 30, not 31. Raising IPL to 31 blocks all interrupts and serious conditions until IPL is lowered.

The IPL values used for synchronization are listed in Table 24-1. Those values that correspond to software interrupt IPL values are also listed in Table 4-1.

D.2.6 JPI - \$GETJPI Data Identifier Definitions

The \$JPIDEF macro is used in argument lists to the \$GETJPI system service to identify those data elements that are being requested. The symbolic names defined by this macro are listed in Part II of the VAX/VMS System Services Reference Manual.

D.2.7 MSG - System Wide Mailbox Message Types

The \$MSGDEF macro defines codes to identify mailbox messages. The symbolic names defined by this macro are listed in Appendix A of the VAX/VMS System Services Reference Manual.

D.2.8 NDT - Nexus (Adapter) Device Type

Each external adapter has an associated code that is used by VMB, INIT, and the power recovery routine to determine which adapter-specific action should be taken to (re)initialize each adapter.

NDT\$ MEM4NI	8	4K Memory - Not Interleaved
NDT\$ MEM4I	9	4K Memory - Interleaved
NDT\$ MEM16NI	16	16K Memory - Not Interleaved
NDT\$ MEM16I	17	16K Memory - Interleaved
NDT\$ MB	32	MASSBUS
NDT\$_UB0	40	UNIBUS 0
NDT\$ UB1	41	UNIBUS 1
NDT\$ UB2	42	UNIBUS 2
NDT\$_UB3	43	UNIBUS 3
NDT\$ DR32	48	DR32
NDT\$ MPMO	64	Multiport Memory 0
NDT\$ MPM1	65	Multiport Memory 1
NDT\$ MPM2	66	Multiport Memory 2
NDT\$_MPM3	67	Multiport Memory 3

D.2.9 PQL - Process Quota List Codes

The \$PQLDEF macro defines symbolic codes that are passed to the Create Process system service. These symbols are listed in Part II of the VAX/VMS System Services Reference Manual.

D.2.10 PR - Processor Register Definitions

The \$PRDEF macro defines symbolic names for the processor internal registers. Some of these registers are defined as part of the VAX architecture and are found in all processors. Others are specific to a single CPU. The internal processor registers are listed in Appendix A of the VAX/VMS System Services Reference Manual. Processor registers are described in the VAX Hardware Handbook.

D.2.11 PRI - Priority Increment Class Definitions

The \$PRIDEF macro defines the priority increment classes. These constants are typically loaded into R2 before SCH\$CHSE or SCH\$CHSEP is called to make a process computable.

PRI\$ NULL	0	No Priority Boost		
PRI\$TIOCOM	1	I/O Completion		
PRI\$ RESAVL	2	Resource Available		
PRI\$ TIMER	2	Timer Request Complete		
PRI\$ TOCOM	3	Terminal Output Completion		
PRI\$ TICOM	4	Terminal Output Completion		

Table 8-3 shows the correspondence between increment classes and the actual boosts.

D.2.12 PRT - Protection Field Definitions

The \$PRTDEF macro defines the different contents of the protection field in a page table entry. (The \$PTEDEF macro defines similar constants, except that the PRT\$C_xxx symbols are values in the range from 0 to 15 while the PTE\$C_xxx symbols have shifted these values into bit positions <30:27>.

PRT\$C NA	0	No Access
PRT\$C RESERVED	1	Reserved
PRT\$C_KW	2	Kernel Write
PRT\$C_KR	3	Kernel Read
PRT\$C_UW	4	User Write
PRT\$C_EW	5	Executive Write
PRT\$C ERKW	6	Executive Read, Kernel Write
PRT\$C_ER	7	Executive Read
PRT\$C SW	8	Supervisor Write
PRT\$C SREW	9	Supervisor Read, Executive Write
PRT\$C SRKW	10	Supervisor Read, Kernel Write
PRT\$C SR	11	Supervisor Read
PRT\$C_URSW	12	User Read, Supervisor Write
PRT\$C_UREW	13	User Read, Executive Write
PRT\$C_URKW	14	User Read, Kernel Write
PRT\$C_UR	15	User Read

The protection codes are listed in Table 11-1.

D.2.13 PRV - Privilege Bit Definitions

The \$PRVDEF macro defines symbolic names for all recognized VMS privileges. The symbolic names produced by this macro are described in Part II of the VAX/VMS System Services Reference Manual.

D.2.14 RSN - Resource Name Definitions

The \$RSNDEF macro defines constants that indicate the particular resource a process is waiting for when it is in the MWAIT state. The resource number is stored in the PCB\$L EFWM field in the PCB.

RSN\$ ASTWAIT	1	Wait for Delivery of an AST
RSN\$ MAILBOX	2	Wait for Mailbox Space
RSN\$ NPDYNMEM	3	Wait for Nonpaged Pool Space
RSN\$ PGFILE	4	Wait for Space in the Page File
RSN\$ PGDYNMEM	5	Wait for Paged Pool Space
RSN\$_BRKTHRU	6	Terminal Broadcast
RSN\$TIACLOCK	7	Image Activation Interlock
RSN\$_JQUOTA	8	Job Pooled Quota
RSN\$ MAX	9	Maximum Resource Number

Resources are listed in Table 8-2.

D.2.15 SGN - SYSGEN Parameter Constant Definitions

The \$SGNDEF macro is used by modules in the executive for parameters that have not been made adjustable by SYSBOOT. Most of the symbolic constants defined by this macro only have historical interest and are no longer used by VMS. Only the constants still used by VMS are listed here.

SGN\$C SFTMAX	3	Number of Swap File Table Entries
SGN\$C SYSVECPGS	3	Number of Pages Used for System
		Service Vectors
SGN\$C MINWSCNT	10	Absolute Minimum Working Set Size

Two other $SGN\C$ _name constants are defined in module SWAPFILE and used by VMS.

SGN\$C PAGFILCNT	2	Number of Page Files
SGN\$C PFLIBAS	3	Base Index for Page Files

D.2.16 SS - System Service Completion Codes

The \$SSDEF macro defines all system wide status codes. Appendix A of the $\frac{VAX/VMS}{System}$ Services Reference Manual lists the symbolic names of all SS\$ name symbols. (These symbols are defined in a separate file called [VMSLIB.SRC]SSMSG.MDL.)

D.2.17 STATE - Scheduling States

The \$STATEDEF macro defines symbolic names for all scheduling states. Note that the prefix for each of the symbols is SCH\$C_ and not STATE\$C_.

SCH\$C COLPG	1	Collided Page Wait
SCH\$C MWAIT	2	Miscellaneous Wait
· -		(Resource Wait)
		(Mutex Wait)
SCH\$C CEF	3	Common Event Flag Wait
SCH\$C PFW	4	Page Fault Wait
SCH\$C_LEF	5	Local Event Flag Wait (Resident)
SCH\$C LEFO	6	Local Event Flag Wait (Outswapped)
SCH\$C HIB	7	Hibernating (Resident)
SCH\$C_HIBO	8	Hibernating (Outswapped)
SCH\$C SUSP	9	Suspended (Resident)
SCH\$C SUSPO	10	Suspended (Outswapped)
SCH\$C FPG	11	Free Page Wait
SCH\$C COM	12	Computable (and Resident)
SCH\$C COMO	13	Computable (Outswapped)
SCH\$C CUR	14	Current Process
— · · · · · — · · · · · · · · · · · · ·		

The scheduling states are listed in Table 8-1 and pictured in Figure 8-5.

D. 3 DATA STRUCTURES USED BY THE I/O SYSTEM

There are two classes of symbolic definitions used by the I/O subsystem. Data structures used by device drivers are pictured in Appendix A of the VAX/VMS Guide to Writing a Device Driver (referred to as "Device Drivers"). Symbolic definitions specific to each device class are listed in the appropriate chapters of the VAX/VMS I/O User's Guide ("I/O User's Guide). The I/O function codes and Device Information Block are also described in the VAX/VMS System Services Reference Manual ("System Services").

Data Structures Used by Device Drivers (Defined in SYSDEF and stored in LIB.MLB)

Structure Name	Acronym	Described in
Adapter Control Block	ADP	Device Drivers
ACP Queue Block	AQB	
Channel Control Block	ССВ	Device Drivers
Channel (Controller) Request Block	CRB	Device Drivers
Device Data Block	DDB	Device Drivers
Driver Dispatch Table	DDT	Device Drivers
Driver Prologue Table	DPT	Device Drivers
Interrupt Dispatch Block	IDB	Device Drivers
I/O Request Packet	IRP	Device Drivers
I/O Request Packet Extension	IRPE	Device Drivers
MASSBUS Adapter Register Offsets	MBA	Device Drivers
Terminal Driver Write Request Block	TTY	
UNIBUS Adapter Register Offsets	UBA	Device Drivers
UNIBUS Interconnect Register Offsets	UBI	Device Drivers
Unit Control Block	UCB	Device Drivers
CRB Interrupt Transfer Vector Structure	VEC	Device Drivers

Data Structures Used by Device Drivers (Defined in STARDEF and stored in both STARLET.MLB and LIB.MLB)

Structure Name	Acronym	Described in
Card Reader Status Bits	CR	I/O User's Guide
Device Adapter, Type, and Class Definitions	DC	I/O User's Guide
Device Characteristics	DEV	I/O User's Guide
Device Information Block	DIB	I/O User's Guide System Services
I/O Function Code Definitions	10	I/O User's Guide System Services
LPA-11 Characteristics	LA	I/O User's Guide
Line Printer Characteristics	LP	I/O User's Guide
Magtape Status Bits	MT	I/O User's Guide
Printer/Terminal Carriage Control Specifiers	PCC	
Special Symbols for Terminal Driver	TT	I/O User's Guide
DR11-W Device Characteristics	XA	I/O User's Guide
DR32 Command Table and Packet Definitions	XF	I/O User's Guide
DMC-11 Status and Characteristics	XM	I/O User's Guide

D.4 DATA STRUCTURES USED BY FILES-11

The data structures used by the file ACPs and associated utilities such as INIT and MOUNT are outside the scope of this manual and are listed here for completeness. Any incidental references are indicated. The ANSI magnetic tape labels are pictured in Appendix B of the VAX-11 Record Management Services Reference Manual ("RMS Reference"). The Attribute List Descriptor (ATR) and File Identification Block (FIB) are described in the VAX/VMS I/O User's Guide.

Data Structures Used by the File System (Defined in SYSDEF and stored in LIB.MLB)

Structure Name	Acronym	Described in
ACP I/O Buffer Packet	AIB	
ACP Message to Bad Block Scan	BBS	
Complex Chained Buffer	СХВ	
EOF1 ANSI Magnetic Tape Label	EO1	RMS Reference
EOF2 ANSI Magnetic Tape Label	EO2	RMS Reference
EOF3 ANSI Magnetic Tape Label	EO3	RMS Reference
File Control Block	FCB	
HDR1 ANSI Magnetic Tape Label	HD1	RMS Reference
HDR2 ANSI Magnetic Tape Label	HD2	RMS Reference
HDR3 ANSI Magnetic Tape Label	HD3	RMS Reference
Mounted Volume List Entry	MTL	
Magnetic Tape Volume List	MVL	
File Name Block	NMB	
Relative Volume Table	RVT	
Relative Volume Table Extension	RVX	
Volume Cache Block	VCA	
Volume Control Block	VCB	
VOL1 ANSI Magnetic Tape Label	VL1	RMS Reference
Window Control Block	WCB	

Data Structures Used by the File System (Defined in STARDEF and stored in both STARLET.MLB and LIB.MLB)

Structure Name	Acronym	Described in
Attribute List Description File Identification Block File Identification	ATR FIB FID	I/O User's Guide I/O User's Guide

D.5 MISCELLANEOUS DATA STRUCTURES AND CONSTANTS

This section lists the data structures and constants that are defined in SYSDEF.MDL or STARDEF.MDL but are not mentioned in this manual. A description of any of these structures can be obtained by looking at the microfiche listing of the file in which the structure is defined. Very few of these structures are described elsewhere in the documentation set. The connect-to-interrupt facility is described in the VAX/VMS Real-Time User's Guide ("Real-Time"). Some of the symbiont manager request codes are listed in the VAX/VMS System Services Reference Manual. The TPARSE control block is pictured in the VAX-11 Run-Time Library Reference Manual ("RTL Reference").

Miscellaneous Data Structures (Defined in SYSDEF and stored in LIB.MLB)

Structure Name	Acronym	Described in
Generalized Name String Descriptor	ABD	
Configuration Control Block	ACF	
Connect-to-Interrupt Definitions	CIN	Real-Time
Error Log Allocation Buffer Header	ERL	
Cross Linker Image Header Format	IHX	
RMS Impure Area Offset Definitions	IMP]
Performance Buffer Header	PBH	1
Device Performance Data Block	PDB	
Performance I/O Information Block	PIB	
Interprocessor Request Block Definitions	PRQ	
Remote Device Protocol Definitions	RDP	1
User Authorization File Record Format	UAF	

Miscellaneous Data Structures (Defined in STARDEF and stored in both STARLET.MLB and LIB.MLB)

Structure Name	Acronym	Described in
Command Language Interface Definition CLI Service Request Codes Generic Codes for Command Verbs Detached Job Initiate Message Operator Communication Message Types Symbiont Manager Job Record Header	CLI CLISERV CLIVERB DJI OPR SJH	
Symbiont Manager Queue Header Symbiont Manager Request Codes Symbiont Queue Header Record Symbiont Manager Queue Record Symbiont Queue Record Envelope Structure TPARSE Control Block	SMQ SMR SQH SQR SYM TPA	System Services

The \$EMBDEF macro, with one of fourteen different parameters, defines the various error message buffers used by the error logger. The buffer header and the error log entry for system crashes are described in Table 7-1. They are included in this list for completeness.

Error Log Message Buffers (Defined in SYSDEF and stored in LIB.MLB)

Structure Name	Acronym
Buffer Header Entry Type Definitions	EMB, HDDEF EMB, ETDEF
Nonfatal Bugcheck Error Crash/Restart Error (Fatal Bugcheck) Device Error Machine Check Log SBI Faults and Asynchronous Write Errors Soft ECC Errors ans SBI Alert System Service Messages System Startup Message Time Stamp Message UNIBUS Error Summary UNIBUS Adapter Undefined Interrupt Volume Mount/Dismount Message	EMB, BCDEF EMB, CRDEF EMB, DVDEF EMB, MCDEF EMB, SBDEF EMB, SEDEF EMB, SSDEF EMB, SUDEF EMB, TSDEF EMB, UEDEF EMB, UIDEF EMB, VMDEF

APPENDIX E

SIZE OF SYSTEM VIRTUAL ADDRESS SPACE

The executive image SYS\$SYSTEM:SYS.EXE contains the operating system code for VMS but very little of the data. Many of the data structures that VMS uses are not created until the system is bootstrapped, so that the structure sizes can be determined from the appropriate SYSBOOT parameters. This appendix describes the relationships between these SYSBOOT parameters and the portions of system address space whose sizes they determine.

In the equations that appear in this appendix, two common features dominate. One feature is division by 512, the number of bytes in a page. This is done whenever the input parameter is a number of bytes, such as the NPAGEDYN SYSBOOT parameter or an expression for the number of bytes in a process header. If 511 is added to an expression for a number of bytes before the integer division takes place, this represents a rounding up to the next highest page boundary.

The second feature is the number 128 appearing in expressions that count a number of pages for which system page table entries are needed. The significance of the number 128 is that a page table entry is four bytes long so that a page of page table entries maps 128 pages. In this case, the rounding term that is added is 127.

E.1 SIZE OF PROCESS HEADER

Before the various portions of system address space are calculated, we will relate the size of the process header to the SYSBOOT parameters that affect its size. Table E-l lists each portion of the process header, the SYSBOOT parameters that affect its size, and the global location where the size of that portion is stored. The table also introduces the notation used in the first set of equations to describe each piece of the process header.

Symbolic Name for Equations	Items stored in this part of the process header	Factors Affecting size of this part of process header	Global location where size of this part is stored
PHD(wsl_pst)	Fixed Portion Working Set List Process Section Table	PHD\$K_LENGTH PROCSECTCNT WSMAX PQL_DWSDEFAULT	SWP\$GW_WSLPTE
PHD(empty)	No Access Pages for working set list expansion	WSMAX PQL_DWSDEFAULT	SWP\$GW_EMPTPTE
PHD(bak)	Process Header Page Arrays and Page Table Page Arrays	Size of the Process Header	SWP\$GW_BAKPTE
PHD(pte)	PO and Pl Page Tables	VIRTUALPAGECNT	SGN\$GL_PTPAGCNT

The following global locations contain sums of the sizes of several of the pieces listed above.

- @SGN\$GL_PHDAPCNT = PHD(wsl_pst) + PHD(bak)
- @SGNSGL_PHDPAGCT = PHD(wsl_pst) + PHD(empty) + PHD(bak)
- @SWP\$GL_BSLOTSZ = PHD(wsl_pst) + PHD(empty) + PHD(bak) + PHD(page_tables)

SIZE OF SYSTEM VIRTUAL ADDRESS SPACE

E.1.1 Process Page Tables

The majority of the process header is taken up by the PO and Pl page tables. The total number of pages allocated for the process page tables depends on the parameter VIRTUALPAGECNT.

$$PHD(page_tables) = \frac{VIRTUALPAGECNT + 127}{128}$$
 E.1.1

E.1.2 Working Set List and Process Section Table

The working set list and process section table are located at the low address end of the process header immediately after the fixed size area and grow toward each other. The size of the process section table depends on the parameter PROCSECTONT. The naive approach dictates that the working set list size depends on the parameter WSMAX. However, because the process header pages that are not page table pages are locked into the process working set, they always require physical pages. In most systems, many processes will have working sets that are much smaller than the allowed maximum. The initial working set list size is calculated to take this into account. The assumption is made that most processes will have working sets that are approximately equal to the parameter PQL DWSDEFAULT.

Equation E.1.2 calculates the maximum number of pages required for the fixed portion of the process header, the working set list, and the process section table. The extra space reserved for working set list expansion is calculated in Equation E.1.3. The difference between these two numbers (Equation E.1.4) is the number of pages initially available for the fixed portion, the working set list, and the process section table. The significance of the numbers 4 and 32 in Equation E.1.2 is that a working set list element is a longword (or four bytes, WSL\$C_LENGTH) and a process section table entry is 32 bytes long (SEC\$K_LENGTH).

$$PHD(temp) = \frac{\left(\begin{array}{c} PHD\$K_LENGTH + 4*WSMAX \\ + 32*PROCSECTCNT + 511 \end{array}\right)}{512} E.1.2$$

$$PHD(empty) = \frac{WSMAX - PQL_DWSDEFAULT}{128}$$
 E.1.3

$$PHD(wsl_pst) = PHD(temp) - PHD(empty)$$
 E.1.4

E.1.3 Process Header Page Arrays

The process header page arrays include two arrays that contain array elements for each page in the process header. (These two arrays are used by the swapper to store information about process header pages while the header is outswapped.) There are also two byte arrays in

SIZE OF SYSTEM VIRTUAL ADDRESS SPACE

this portion of the process header that contain an array element for each page table page. To simplify the calculation of the size of this portion of the process header, space is allocated as if the last two arrays contained an element for each process header page. Because the page tables comprise approximately 90% of the process header in a typical system, this is a very good approximation. Because the result is rounded up to the next page boundary, there is absolutely no difference for almost all combinations of SYSBOOT parameters.

Because the process header page arrays are located in the process header, the space allocated for this area depends on its own size. The calculation of this portion of the process header proceeds iteratively. An approximate size of the area is determined, based on the sizes of the other three areas. Then the estimates are refined until two successive calculations reach the same result.

Define

$$\begin{split} PHD(the_rest) &= PHD(wsl_pst) \\ &+ PHD(empty) \\ &+ PHD(page_tables) \end{split}$$

PHD(bak,0) = 0

Perform the following calculation (Equation E.1.5) until

$$PHD(bak,N) = PHD(bak,N-1)$$

$$PHD(bak,N) = \frac{8*(PHD(the_rest) + PHD(bak,N-1)) + 511}{512}$$
E.1.5

Call the result of this calculation PHD(bak).

$$PHD(bak) = PHD(bak,N)$$

The sum of the four pieces of the process header yields its size in pages. The result of this calculation is stored in global location SWP\$GL BSLOTSZ.

+ PHD(bak)

+ PHD(page_tables)

E.1.6

SIZE OF SYSTEM VIRTUAL ADDRESS SPACE

E.2 SYSTEM VIRTUAL ADDRESS SPACE

Once the size of the process header has been calculated, the sizes of the dynamic pieces of system address space can be computed. Figure E-l pictures system address space and the nomenclature used to designate each piece. Table E-2 lists each piece, the global location of the pointer to each piece, and the SYSBOOT parameters that determine its size.




Figure E-l Layout of System Virtual Address Space

Table E-2

Detailed Layout of System Virtual Address Space (Fixed Size Portion)

Item	Global Address = Address (1)	Size in pages	Prot	Owner	Pageable	Mapped by
System Service Vectors	SYS\$QIOW = 80000000	3 pages	UR	K	Yes	SYSBOOT
Nonpaged Executive Data FCP Data Area Linked Driver Data Structures	MMG\$A ENDVEC = 80000600 PMS\$GL_FCP = 80000600 EXE\$GL_BUGCHECK = 80000834	4 pages (564. bytes) (1484. bytes)	UREW (2) URKW (2)	к	No	SYSBOOT
Linked Driver Code	MMG\$AL_BEGDRIVE = 80000E00 DR\$INT = 80000E00	5 pages	UR	К	No	SYSBOOT
Nonpaged Executive Data	MMG\$AL ENDDRIVE = 80001800 PFN\$AW HEAD = 80001800	13 pages	URKW	К	No	SYSBOOT
Nonpaged Executive Routines	MMG\$FRSTRONLY = 80003200 EXE\$RESTART = 80003200	55 pages	URKW	К	No	SYSBOOT
Pageable Executive Routines	MMG\$AL_PGDCOD = 8000A000	67 pages	UR	к	Yes	SYSBOOT
Usually Unmapped Pages XDELTA INIT BUGCHECK	MMG\$AL_PGDCODEN = 80012400 (80012400) (80012E00) (80014200)	32 pages (5 pages) (10 pages) (17 pages)	NA URKW (3)	К	No (3)	SYSBOOT
End of Fixed Sized Portion of System Virtual Address Space	SWP\$GL SHELLBAS = 80016400					

Detailed Layout of System Virtual Address Space (Variable Size Portion -- Mapped toward Increasing Virtual Addresses)

The following pieces of the system are not a part of the executive image SYS.EXE. Their sizes are not fixed but rather depend on the values of specific SYSBOOT parameters or on the particular device and memory configuration. These pieces are located by storing their starting addresses in pointer fields, whose addresses are listed here.

The first items listed are mapped by INIT and SYSINIT. Items are mapped toward larger system virtual addresses. That is, the connect-to-interrupt pages are set aside first, I/O adapters are mapped next, and so on.

Item	Global Address of Pointer	Factors That Affect Size	Prot	Owner	Pageable	Mapped by
Beginning of Variable Sized Portion of System Virtual Address Space	SWP\$GL SHELLBAS = 80016200					
System Virtual Pages for Connect to Interrupt	RBM\$L SPTFREL in Real-Time SPT Bit Map	REALTIME_SPTS	NA (4)	К	No (5)	INIT
Mapping for I/O Addresses	MMG\$AL_SBICONF (6)	Physical Configuration (Types of External Adapters)	KW	K	No (5)	INIT
System Virtual Page for System Disk Driver	UCB\$L_SVPN in Unit Control Block for System Disk	constant (1 page)	KW	K	No (5)	INIT
RMS Image	MMG\$GL_RMSBASE	Size of RMS Image (131 pages)	URKW	K	Yes	SYSINIT
null page		constant (1 page)	NA	K		į.
System Message File	EXE\$GL_SYSMSG	Size of System Message File (257 pages)	URKW	K	Yes	SYSINIT
null page			NA	ĸ		
System Virtual Pages for other disk drivers	UCB\$L_SVPN in Unit_Control Block for Each Unit	Number of Disk Units	KW	К	No (5)	SYSGEN in STARTUP.COM or when driver is loaded
Pool of available system pages	BOO\$GL_SPTFREL (7) BOO\$GL_SPTFREH (7)	SPTREQ (Several Other Details)	NA	K		

(continued on next page)

SIZE

엵

SYSTEM VIRTUAL ADDRESS SPACE

Table E-2 (cont.)

Detailed Layout of System Virtual Address Space (Virtual Size Portion -- Mapped toward Smaller Virtual Addresses)

These pieces are also part of the dynamically configured portion of system virtual address space. Their sizes are determined by SYSBOOT parameters. These pieces are located by storing their starting addresses in pointer fields, whose addresses are listed here.

This part of system address space is mapped by SYSBOOT starting at the highest system virtual address and working down. Excess pages are added to the pool of available SPTEs listed on the previous page.

Item	Global Address of Pointer	Factors That Affect Size	Prot	Owner	Pageable	Mapped by
Restart Parameter Block	EXE\$GL_RPB	constant (1 page)	URKW	к	No (8)	SYSBOOT
PFN Data Base	PFN\$A BASE PFN\$AL PTE	(Everything)	URKW	K	No	SYSBOOT
Paged Dynamic Memory	MMG\$GL_PAGEDYN	PAGEDYN	URKW EW URKW	K	Yes	INIT
Nonpaged Dynamic Memory	MMG\$GL_NPAGEDYN	NPAGEDYN	ERKW	ĸ	No	SYSBOOT
No Access guard page		constant (1 page)	NA	к		
Interrupt Stack		INTSTKPAGES	ERKW	K	No	SYSBOOT
No Access guard page	EXE\$GL_INTSTK (S)	constant (1 page)	NA	K		
System Control Block	EXE\$GL_SCB PR\$_SCBB (P)	constant (9) (1 or 2 pages)	ERKW	К	No	SYSBOOT
Balance Slot Area	SWPSGL_BALBASE	BALSETCNT Size of Process Header	SRKW	К	Yes (10)	SWAPPER
System Header	MMG\$GL_SYSPHD	SYSMWCNT GBLSECTIONS	ERKW	К	No	SYSBOOT
System Page Table	MMG\$GL_SPTBASE MMG\$GL_GPTBASE MMG\$GL_SBR (P) PR\$_SBR (P)	(Everything)	ERKW	K	No	SYSBOOT
Global Page Table	MMG\$GL_GPTE	GBLPAGES	URKW	K	Yes (11)	SYSBOOT
End of System Virtual Address Space	MMG\$GL_MAXSYSVA MMG\$GL_FRESVA MMG\$GL_MAXGPTE					

- (P) Global addresses or processor registers (PR\$_name) whose names are followed with (P) contain physical addresses rather than system virtual addresses. The two physical addresses relevant to this table are the base of the system page table (in PR\$ SBR) and the base of the system control block (in PR\$_SCBB).
- (S) The interrupt stack grows toward smaller virtual addresses. This is why the contents of location EXE\$GL_INTSTK point to the guard page that follows the interrupt stack.
- (1) Some global addresses listed here are only coincidentally at the beginning of the named region. Others, those whose names begin with MMG\$, are defined in module MDAT solely as symbolic labels to delimit the portions of the linked executive.
- (2) Although only 564 bytes are used for file system statistics, the protection granularity defined by the VAX architecture is a page, 512 bytes. For this reason, two entire pages, 1024 bytes, are set to UREW protection. The remaining two pages in this area are set to URKW.
- (3) The pages containing XDELTA only remain mapped if the R5 flag (Chapter 21) requesting the executive debugger is set when the system is initialized.
- (4) The pages set aside for connect to interrupt are only mapped No Access as part of initialization. These SPTEs are allocated in response to specific requests.
- (5) It is meaningless to ask whether system virtual pages that are mapped to I/O addresses are pageable.
- (6) MMG\$AL_SBICONF is the address of a 16-longword array. Each longword array element contains the system virtual address of the first page that maps I/O addresses for that adapter.
- (7) Locations BOO\$GL_SPTFREL and BOO\$GL_SPTFREH do not contain system virtual addresses. Rather, they contain the system virtual page numbers of the first and last pages in the pool of available SPTEs.
- (8) The Restart Parameter Block does not page. However, it is not located in high physical memory as the rest of the nonpaged executive is. The Restart Parameter Block is located in the first page of the the good 64K byte segment located by the memory bootstrap ROM. The page is not placed into the system working set so there is no way memory management can make the page invalid.
- (9) The system control block on the VAX-11/750 is two pages long. The system control block on the VAX-11/780 is one page long.
- (10) The process headers that reside in the balance slot area are a part of the process working set to which they are associated. Although portions of the process header do not page, the physical pages locked down in this manner are accounted for in process working sets and do not count toward the executive's use of memory.
- (11) Global page tables are pageable. However, if a global page table page contains at least one valid global page table entry, then that page is locked into the system working set.

E.2.1 System Virtual Address Space and SYSBOOT Parameters

The sizes of most of the pieces of system address space listed in Table E-2 are either constant or simply related to one or two SYSBOOT parameters. Their sizes are computed in a straightforward manner by SYSBOOT. The sizes of the system page table and the PFN data base are a little more complicated and a discussion of their sizes is postponed until the next section.

When SYSBOOT calculates the size of the system page table, it forms a sum of the sizes of the pieces of system virtual address space, and allocates an SPTE for each page. The calculation that is presented here presents each piece of system space in order of increasing virtual address, rather than in the order that SYSBOOT performs the calculation.

 The first pages of system address space, containing the system service vectors and the FCP statistics blocks, have their size accounted for in the assembly time parameter MMG\$C_SPTSKEL defined in module SPTSKEL.

SVAS(sptskel) = 5

E.2.1

The FCP data area is less than two pages long. However, the granularity of access protection is the page. This is why part of the first page of the linked driver data structure area has a protection of UREW while the rest of that area is URKW.

2. The area that will contain the linked executive, the RMS image, and the system message file has its size determined by the SYSBOOT parameter SPTREQ. In addition, there must be enough extra pages in this area to map the I/O adapters and to reserve a system virtual page for each device driver that requests one.

If there are any system page table entries required for mapping by PFN for real-time devices, the requested number (SYSBOOT parameter REALTIME_SPTS) is added to system virtual address requirements at this time.

SVAS(sptreq) = SPTREQ + REALTIME_SPTS

E.2.2

After the size of the system page table is calculated and rounded up to the next page boundary, any extra pages acquired are added to the pool of available system page table entries.

3. The Restart Parameter Block is always one page long. In the notation of Figure E-1, this is expressed as

SVAS(rpb) = 1

E.2.3

The single page required for the Restart Parameter Block is not counted when determining the initial size of the system

page table. It is assumed that page rounding or one of the approximations will add the single SPTE required to map the RPB.

- The number of pages in the PFN data base is deferred until the next section.
- 5. The space reserved for the paged and nonpaged dynamic memory areas depends on the SYSBOOT parameters PAGEDYN and NPAGEDYN respectively. Both parameters, expressing pool sizes in bytes, are truncated to the next smallest page boundary to give the pool sizes in pages. SYSBOOT modifies the parameters themselves so that the next bootstrap operation will reflect the truncated pool sizes.

$$SVAS(paged_pool) = \frac{PAGEDYN}{512}$$
E.2.4

The pages in the middle of paged dynamic memory that have protection of EW are allocated by the utility program RMSSHARE to accommodate the data structures that RMS requires for shared files.

$$SVAS(nonpaged_pool) = \frac{NPAGEDYN}{512}$$
E.2.5

The SYSBOOT parameter INTSTKPAGES gives the value of the interrupt stack in pages.

$$SVAS(int_stack) = INTSTKPAGES$$
 E.2.6

In calculating the total size of the system page table, the guard pages (protection set to no access) at either end of the interrupt stack are not counted. These pages cause access violation exceptions (actually an interrupt stack not valid HALT) on both stack overflow and stack underflow.

7. The size of the system control block is CPU dependent. Both the VAX-11/750 and the VAX-11/780 contain the architectural system control block (Figure 2-1, Figure 6-3). In addition, the VAX-11/750 system control block has a second page devoted to UNIBUS interrupt dispatching (Figure 6-3).

$$SVAS(scb) = \begin{cases} 2 & \text{(for the VAX-11/750)} \\ 1 & \text{(for the VAX-11/780)} \end{cases}$$
 E.2.7

8. The area devoted to balance slots comprises more than half of system virtual address space in typical configurations. Its size depends on the SYSBOOT parameter BALSETCNT and the size of a process header in pages, calculated in Section E.1. The constant size of balance slots, motivated in Chapter 11, makes this a trivial calculation.

Because of the multiplicative nature of this relationship, it is necessary to reduce the BALSETCNT parameter in systems that must support a large process virtual address space. In a similar fashion, configurations that require a large number of concurrently resident processes should use a smaller value of VIRTUALPAGECNT.

of the process header, described in the last section. However, there is no optimization technique for empty pages because there is no large variation in working set sizes. There is also no need for the analogue to process header page arrays because the system header does not describe an object that swaps. The size of the system page table, the system analogue to process page tables, is calculated separately from the rest of the system header, which has a simple dependence on two SYSBOOT parameters.

The only system header component is the system equivalent to the working set list and the process section table in the process header. The system equivalents are the system working set list and the global section table. The SYSBOOT parameters that control their sizes are SYSMWCNT and GBLSECTIONS.

$$SVAS(sysphd) = \frac{\left(PHD\$K_LENGTH + 4*SYSMWCNT + 32*GBLSECTIONS + 511\right)}{512} E.2.9$$

The system section table contains section table entries not only for all global sections but also for three system sections: the executive image itself, the RMS image, and the system message file

- 10. The size of the system page table depends on the sizes of the other pieces of system address space. The calculation of its size is deferred until the next section.
- 11. The last simple calculation of a portion of system virtual address space involves the size of the global page table, governed by the SYSBOOT parameter GBLPAGES.

$$SVAS(gpt) = \frac{GBLPAGES + 127}{128}$$
 E.2.10

E.2.2 System Page Table and the PFN Data Base

The PFN data base contains a description of each page of physical memory. However, it does not contain information about the nonpaged executive. Because the PFN data base is part of the nonpaged executive, its size depends on itself. However, the situation is more complicated. The system page table, also nonpaged, maps the PFN data base. Thus the size of the PFN data base depends on its own size in two different ways.

The significance of the number 18 in the following equation is that there are 18 bytes of information stored for each page of physical memory. As described in Chapter 11, each physical page is described by two byte arrays, six word arrays, and two longword arrays. Because the two link arrays overlap two other arrays, this amounts to a total of 18 bytes of information for each physical page. This value is represented by the global constant PFN\$C_LENGTH defined by module SYSPARAM (or PARAMETER).

$$SVAS(pfn) = \frac{18*(PHYSICAL - NO_PFN_DATA) + 511}{512}$$
 E.2.11

where PHYSICAL represents the size of physical memory

PHYSICAL = minimum {size of physical memory, PHYSICALPAGES}

and NO_PFN_DATA represents the nonpaged portions of system space that are not accounted for in the PFN data base.

NO_PFN_DATA = SVAS(nonpaged_exec) + SVAS(pfn)

- + SVAS(nonpaged_pool)
- + SVAS(int_stack)
- + SVAS(scb)
- + SVAS(sysphd)
- + SVAS(spt)

The nonpaged portion of the executive image, SVAS(nonpaged_exec), is a subset of SVAS(sptreq) when computing the size of the system page table. Its size is a constant whose value is determined when the executive image is linked.

Notice that the PFN data base depends on its own size explicitly (through the NO_PFN_DATA term) and also implicitly through the size of the system page table (Equation E.2.12).

In a similar fashion, the size of the system page table depends on its own size explicitly and implicitly through the size of the PFN data base.

$$SVAS(spt) = \frac{THE_REST + SVAS(spt) + SVAS(pfn) + 127}{128}$$
 E.2.12

where THE REST represents all contributions to system address space except for the system page table and the PFN data base.

 $THE_REST = SVAS(sptskel)$

- + SVAS(sptreq)
- + SVAS(rpb)
- + SVAS(paged_pool)
- + SVAS(nonpaged_pool)
- + SVAS(int_stack)
- + SVAS(scb)
- + SVAS(balance_slots)
- + SVAS(sysphd)
- + SVAS(gpt)

E.2.3 Approximation Used by SYSBOOT

For some large values of either VIRTUALPAGECNT or physical memory size, an iterative calculation for the sizes of these two quantities does not converge but rather oscillates about a stable solution.

To avoid this problem, a simplification in the calculation is made. The number of system page table entries set aside for the PFN data base does not take into account the fact that the pages occupied by the nonpaged executive are not accounted for in the PFN data base.

$$SVAS(pfn) = \frac{18*PHYSICAL + 511}{512}$$
 E.2.13

This relation replaces Equation E.2.11 in the calculation of the size of the system page table. It also greatly simplifies Equation E.2.12 because the SVAS(pfn) term no longer depends on SVAS(spt). Instead, SVAS(pfn) is a constant.

Because Equation E.2.13 errs on the high side in allocating SPTEs for the PFN data base, the number of SPTEs set aside for the system page table does not use Equation E.2.12 iteratively. Instead, there is a single pass on calculating the size of the system page table.

$$SVAS(spt,0) = \frac{THE_REST + SVAS(pfn)}{128}$$

$$SVAS(spt) = \frac{THE_REST + SVAS(pfn) + SVAS(spt,0) + 127}{128}$$
 E.2.14

Because physical pages are not allocated for the PFN data base until the system page table size has been calculated, there is no large waste of physical memory. The only affect of these two approximations might be one more physical page allocated for the system page table than is absolutely necessary. This would only occur on systems with very large amounts of memory in the first place so the loss is practically unnoticed.

E.2.4 Renormalization of SPTREQ

The rounding of the size of the system page table to the next highest page boundary can add extra system page table entries to those required to map the entire system. After SYSBOOT has calculated the result of Equation E.2.14, it maps the linked executive beginning at the low address end of system address space (80000000) and maps the dynamic portion of system space beginning at the high address end.

Any pages left over after this mapping are put into the pool of system page table entries located by BOO\$GL SPTFREL and BOO\$GL SPTFREH. As SPTEs are needed for further mapping (for example by SYSINIT to map RMS and the system message file or by SYSGEN when loading drivers that require a system virtual page number), these pages are taken from the pool. Once the entire system is mapped, any extra pages (due to rounding as well as an overestimate of the SPTREQ parameter) remain in the pool of system page table entries.

E.3 PHYSICAL MEMORY REQUIREMENTS OF THE EXECUTIVE

Once the sizes of the various pieces of system address space have been calculated, it is possible to list the total physical memory requirements of the executive, the number of pages that are not available for user processes.

E.3.1 Physical Memory Used by the Executive

Table E-3 lists each piece of the nonpaged executive and either its size in pages or an equation number in Section E.2 that describes how its size is computed.

Table E-3

Division of System Virtual Address Space into Nonpaged and Paged Pieces

The following portions of syst permanently mapped by SYSBOOT. The occupy are not accounted for in the	e physical pages that they
Item	Size
Nonpaged Portion of Executive Image	MMG\$AL_PGDCOD - MMG\$A_ENDVEC (77 pages)
PFN Data Base	Equation E.2.13
Nonpaged Dynamic Memory	Equation E.2.5
Interrupt Stack	Equation E.2.6
System Control Block	Equation E.2.7
System Header	Equation E.2.9
System Page Table	Equation E.2.14
The following are the pageable por Their total memory cost can never	
Item	Size
System Service Vector Area	3 pages
Paged Executive Routines	MMG\$AL_PGDCODEN - MMG\$AL_PGDCOD (67 pages)
RMS Image	Size of RMS Image (131 pages)
System Message File	Size of System Message File (257 pages)
Paged Dynamic Memory	Equation E.2.4
Global Page Table Pages	Equation E.2.10
The following portions of system physical memory accounted for in E	address do not require quation E.2.14.
Item	Reason
XDELTA, INIT, and BUGCHECK	Usually not mapped
I/O Space Mapping	I/O Addresses
SVPNs for Disk Drivers	I/O Addresses or Double Mapping
Balance Slot Area	Process Header Pages and Page Table Pages are charged to process working sets

NONPAGED = SVAS(nonpaged_exec)

- + SVAS(rpb)
- + SVAS(pfn)
- + SVAS(nonpaged_pool)
- + SVAS(int_stack)
- + SVAS(scb)
- + SVAS(sysphd)
- + SVAS(spt)

E.3.1

This initial sum is the total memory requirement of the nonpaged executive code and data tables. The paged executive (Table E-3) also requires physical memory. However, it is reasonable to assume that the system working set is full at all times so that the physical memory requirements of the paged executive are simply SYSMWCNT pages.

Two final items must be taken into account when calculating the number of physical pages used by the executive. The SYSBOOT parameters FREELIM and MPW_LOLIMIT set low limit thresholds on the number of pages on the free and modified page lists. These parameters should be included when calculating the number of available physical pages.

MEMORY = NONPAGED + SYSMWCNT + FREELIM + MPW_LOLIMIT

E.3.2

AVAILABLE = PHYSICAL - MEMORY

E.3.3

By working back from Equation E.3.3, it is possible to obtain the number of available physical pages in terms of the contents of a SYSGEN parameter file and one more input parameter, the size of physical memory.

E.3.2 System Processes

When attempting to assess the total memory required by the system, one more factor must be taken into account. All memory resident system processes require a number of pages equal to their respective working set sizes. The system processes are:

- Job Controller
- Print Symbiont(s) (If any)
- Error Logger Format Process (ERRFMT)
- Operator Communication Process (OPCOM)
- Disk ACP(s) (At least one)
- Magtape ACP(s) (If any)
- Network ACP (NETACP) (If any)
- Remote Terminal ACP (REMACP) (If any)

The amount of memory required by these processes cannot be calculated in closed form as the executive's memory requirements are calculated for several reasons.

- The memory consumed by a process is its working set size. Automatic working set size adjustment causes this process attribute to vary over time. (This assumes that the process in question reaches its working set limit, a reasonable assumption for system processes.) The working set of any process in the system is readily available from the DISPLAY utility.
- Sharing confuses the issue. However, the SHOW SYSTEM command lists the physical memory used by each process in the system.
- System processes can be outswapped, temporarily reducing the physical memory requirements of those processes to zero.

Because physical memory requirements of system processes vary over time and can be easily obtained from a utility such as DISPLAY or with the SHOW SYSTEM command, they are not included in any equations in this chapter. However, their requirements should be taken into account when any type of configuration calculation is made. This appendix has provided a tool for calculating the memory requirements of the executive, a number that is not so readily available.

E.4 SIZES OF PIECES OF P1 SPACE

Most of the pieces of Pl space have predetermined sizes, based on the contents of module SHELL in the executive. This module includes a skeleton Pl page table that is used when a process is created to set up an initial Pl page table.

Some pieces of Pl space are dynamically configured, with sizes that are determined by a variety of techniques. Table E-4 lists the pieces of Pl space and how the size of each is determined. The following list includes details about each dynamic portion of Pl space. Like Pl space itself, the list moves toward lower virtual addresses.

- 1. All of the pieces of Pl space from the debugger symbol table to the channel control block table have their sizes determined by assembly time parameters in module SHELL. (The special SYSBOOT parameter CHANNELCNT is currently unused.)
- The Pl window to the process header includes all of the process header except for page table pages (Table E-1). The empty pages are included in the Pl window. Section E.1 relates the size of the process header to the relevant SYSBOOT parameters.
- 3. The LOGINOUT image maps the selected command language interpreter into Pl space for interactive and batch jobs. (A merged image activation accomplishes this mapping.) The size of the CLI image determines how much space is taken up by the
- 4. The SYSBOOT parameter CLISYMTBL determines the number of demand zero pages that are created by LOGINOUT for the CLI symbol table.

Table E-4 Detailed Layout of Pl Space (Variable Size Portion)

The size of the first portion of Pl space, from the user stack to the Pl window to the process header, is mainly dependent on SYSBOOT parameters. The sizes of each of these pieces may vary for different systems, different processes in the same system, or even different images in the same process.

Item	Global Address of Pointer	Factors That Affect Size	Prot	Owner	Pageable	Mapped by
Low Address End of Pl Space	@PHD\$L FREP1VA (Offset into the					
User Stack	Process Header)	STACK = (Link Time Option)	UW	U	Yes	Image Activator
Extra User Stack Pages		EXUSRSTK	UW	U	Yes	Image Activator
Image I/O Segment	@PIO\$GW_IIOIMPA + 4 @CTL\$AL_STACK + (3*4) (S)	IOSEGMENTS = (Link Time Option)	UREW	E	Yes	Image Activator
Boundary between Process-Permanent and Image-Specific Pieces of Pl Space	@CTL\$GL_CTLBASVA (1)					
Per-Process Message Section	@CTL\$GL_PPMSG	Size of Message Section	UR	E	Yes	SET MESSAGE Command
CLI Symbol Table		CLISYMTBL	URSW	s	Yes	LOGINOUT
CLI Image	@CTL\$AG_CLIMAGE	CLI Image Size	UR	s	Yes	LOGINOUT
Initial End of Pl Space for Every Process in This System	@MMG\$GL_CTLBASVA (2)					
Pl Window to Process Header	@CTL\$GL_PHD	Size of the Process Header	SRKW	К	No	Code in SHELL

(continued on next page)

Detailed Layout of Pl Space (Fixed Size Portion)

The rest of Pl space is fixed in size and locations for all possible systems. The sizes of each of these pieces are determined by assembly time parameters in module SHELL. These pieces are implicitly mapped by the Swapper when the skeleton Pl page tables are swapped in from the shell process at the time that the process is created.

					
	Global Address = Address				
Item	Global Address of Pointer	Size in Pages	Prot	Owner	Pageable
Channel Control Block Table	7FFDE800	4 pages	UREW	E	Yes
Process I/O Segment	PIO\$GL_FMLH = 7FFDF000 @CTL\$GL_RMSPP CTL\$GL_CCB + 16 = 7FFDF000 (S) @CTL\$GL_CCBBASE + 16 (S)	30 pages	UREW	Е	Yes
Per-Process Common for Users	7FFE2C00	4 pages	UW	K	Yes
Per-Process Common for DIGITAL	CTL\$A_COMMON = 7FFE3400	4 pages	UW	ĸ	Yes
Compatibility Mode Data Page	CTL\$AG_CMEDATA = 7FFE3C00 CTL\$AL_CMCNTX = 7FFE3C00	l pages	UW	K	Yes
not currently used	7FFE3E00	4 pages	UW	S	Yes
Process Allocation Region	7FFE4600	46 pages	UREW	K	Yes
Generic CLI Data Pages	CTL\$AL_CLICALBK = 7FFEA200	3 pages	URSW	s	Yes
Image Activator Scratch Pages	MMG\$IMGACTBUF = 7FFEA800	8 pages	UW	υ	Yes
Debugger Context Pages	7FFEB800	4 pages	UW	υ	Yes
Vectors for User-Written System Services and Per-Image or Per-Process Messages	CTL\$A_DISPVEC = 7FFEC000	2 pages	UR EW	К	Yes
Image Header Buffer	MMG\$IMGHDRBUF = 7FFEC400 @CTL\$GL_IMGHDRBF	1 page	UW	S	Yes
No Access Guard Page	7FFEC600	l page	NA	К	
Kernel Stack	CTL\$GL_KSTKBAS = 7FFEC800 (S) @CTL\$AL_STACK + (-1*4) (S)	3 pages	SRKW	K	No
Executive Stack	CTL\$GL KSPINI = 7FFECE00 (S) QCTL\$AL_STACK + (0*4) (S)	8 pages	SREW	Е	Yes
Supervisor Stack	7FFEDE00 ectl\$al_stack + (1*4) (S)	16 pages	URSW	S	Yes
Pl Pointer Page	CTL\$GL_VECTORS = 7FFEFE00 @CTL\$AL_STACK + (2*4) (S)	1 page	URKW	K	No
Debugger Symbol Table		128 pages			

- @ In the global address column, symbol names preceded by the symbol @ are the addresses of pointers to the specific portions of Pl space. Symbol names with no preceding @ sign are the actual addresses of the areas in question.
- (S) Stacks grow towards smaller virtual addresses. This is the reason for the seeming anomaly in the addresses and pointers that delimit the four per-process stacks. The channel control block table also grows toward smaller virtual addresses.
 - a. Global location CTL\$AL_STACK is the address of a four longword array whose elements contain the initial values of the four per-process stack pointers. An array element can be indexed with the access mode as an argument. A fifth longword, preceding the array and accessed with an index of -1, locates the low address end of the kernel stack.

In the table, the explicit multiplications reflect the multiplication by four that is implied by indexed addressing in longword context. That is,

CTL\$AL_STACK + 3*4 locates the beginning of the user stack.

CTL\$AL_STACK + 2*4 locates the beginning of the supervisor stack.

CTL\$AL_STACK + 1*4 locates the beginning of the executive stack.

CTL\$AL_STACK + 0*4 locates the beginning of the kernel stack.

21

CTL\$AL_STACK + -1*4 locates the end of the kernel stack.

- b. CTL\$GL_CCB is the address of the channel control block for channel 0. The channel number returned to the caller of the Assign Channel system service (or some other system service or RMS call) is a negative byte index from this location to the beginning of the channel control block for the selected channel.
- (1) The contents of location CTL\$GL CTLBASVA locate the boundary between the image-specific portion of Pl space (deleted at image exit by routine MMG\$IMGRESET) and the process-permanent portion of Pl space.
- (2) The contents of global location MMG\$GL_CTLBASVA locate the initial size of Pl space, including the linked executive and the Pl window to the process header. All processes have this as their initial size of Pl space. As command language interpreters and other dynamic portions of Pl space such as process-permanent message sections are added, location CTL\$GL CTLBASVA is updated to reflect the change.

5. The special SYSBOOT parameter IMGIOCNT determines the default number of pages that are created by the image activator for the image I/O segment, the RMS impure area for files opened during the execution of a specific image.

The default number of image I/O segment pages can be overridden for a specific image by including the line

IOSEGMENT = n, [NO]POBUFS]

as a part of the link time option file.

6. The special SYSBOOT parameter EXUSRSTK determines the number of extra pages that are allocated for the user stack by the image activator. These pages are not used for the user stack. Instead, they are at a higher virtual address than the initial value of the user stack pointer.

These pages allow the operating system to recover if the user stack is corrupted.

7. The size of the user stack is determined by the option

STACK = n

in an options file at link time. The default user stack size is twenty pages.

Because the stack is automatically expanded by the system's access violation handler when the user stack overflows, there is little need for using this option. One possible use might be for an image that requires a large amount of stack space but cannot afford the overhead required for automatic stack expansion at run time.

APPENDIX F

VAX/VMS VERSION 2.2 ENHANCEMENTS

Two functional changes were made to VAX/VMS with the Version 2.2 maintenance release. These changes alter the way two components described in this manual operate. Because these changes were put into the system with patches to the executive, they were restricted in the changes that could be made to the system. It is likely that these changes will appear in Version 3 of VMS in a slightly different form than they appear in Version 2.2.

One of the changes adds a second lookaside list to the nonpaged pool allocation scheme. The fixed packet size in this second list is controlled by a SYSBOOT parameter but is typically set to 576 bytes. This change was made to improve DECnet performance after it was discovered that DECnet was spending a considerable amount of time allocating DECnet receive buffers from nonpaged pool.

The second change alters the technique for counting slots in a swap file based on the size of the swap file and the SYSBOOT parameter WSMAX. This change removes the Version 2 restriction of no more than 256 processes. The new upper limit on the number of processes that can be created is 8192. Note, however, that other system resources will almost surely be exhausted before this limit is reached.

F.1 SECOND LOOKASIDE LIST

In Chapter 25, the use of two nonpaged pool allocation schemes was discussed. The I/O lookaside list consisted of a number (IRPCOUNT) of fixed size blocks linked together. This list was established by the initialization code in module INIT. The nonpaged pool allocation routine checked the requested size against the size of an I/O request packet. If the requested size was smaller than or equal to the size of an IRP, an allocation was attempted from the lookaside list (with a single REMQUE instruction). Only if this allocation failed was the more general (but slower) allocation routine called.

The Version 2.2 enhancement expands on this scheme of fixed size blocks linked together. Two special SYSBOOT parameters control the list parameters. The parameter LRPCNT (analogous to IRPCOUNT) determines the number of blocks that are set aside by the initialization routine for this second lookaside list. The size of each block is determined by the parameter LRPSIZE (analogous to the assembly time constant IRP\$K_LENGTH).

VAX/VMS VERSION 2.2 ENHANCEMENTS

F.1.1 Initialization of Second Lookaside List

The initialization of this pool area is performed by SYSINIT. (This is done because it is easier to release a new SYSINIT image than patch the INIT module in the executive image SYS.EXE.) First, the size parameter is maximized with IRP\$K_LENGTH. (It would be useless to allow the second lookaside list to have a block size smaller than an IRP.) Working under the assumption that these blocks will be used by DECnet, the value of LRPSIZE is added to 64 (for DECnet overhead), and the result is truncated to a multiple of 16. To prevent internal fragmentation (use of these blocks for size requests much smaller than the block size), the nonpaged pool allocation routine will only use this list if the requested size is between 80% and 100% of the updated size. The minimum value (also truncated to a multiple of 16) and the updated packet size are stored for later use by the allocation routine.

A block of nonpaged pool is taken from the high address end of the general nonpaged pool area, immediately preceding the location pointed to by the contents of EXE\$GL_SPLITADR (Figure 25-4). This area is then divided into equal size blocks (determined by LRPSIZE). The requested large packet count (LRPCNT) is minimized with this count of equal sized blocks. These blocks are then linked together (with a series of INSQUE instructions). The boundary between the low address end of this second lookaside list and the general pool area is saved (for the deallocation routine).

There is a total of five longwords (currently located in the nonpaged read/write patch area) that describe this second lookaside list. They are:

Updated Size of Packets (truncated to multiple of 16)

80% of this updated size (also truncated to multiple of 16)

Forward Link for Lookaside List

Backward Link for Lookaside List

Boundary between Second Lookaside List and General Pool Area

F.1.2 Nonpaged Pool Allocation and Deallocation

When one of the nonpaged pool allocation routines is called, the requested size is first compared to the size of an IRP, as before. If this check indicates that the requested size is larger than an IRP, a second check is now made. If the requested size is smaller than the updated packet size but larger than 80% of the updated packet size (precomputed by the initialization code), then an allocation is attempted from the second lookaside list. If that list is empty, the general pool allocation routine is called.

When a block of memory is deallocated to nonpaged pool, a check is made to determine whether its address is larger than the contents of EXE\$GL SPLITADR. If so, the block is deallocated to the I/O lookaside list (with an INSQUE instruction). If the block lies between the two boundaries of the second lookaside list, then the block is deallocated to that list (with an INSQUE instruction to a second listhead).

VAX/VMS VERSION 2.2 ENHANCEMENTS

Finally, if the block is located at a lower address than the second lookaside list, then the block is deallocated to the general pool area.

F.2 CHANGE TO SUPPORT A LARGE NUMBER OF PROCESSES

In Version 2 of VMS, the swap file table entries (SFTE, pictured in Figure 11-23) that described the two possible swap files were statically allocated when the executive was linked. The bit map in each SFTE was 128 bits long, limiting the number of swap slots in a given swap file to 128. In addition, the slot count was stored in a byte.

F.2.1 Swap File Initialization

The changed allocation scheme is implemented in both SYSINIT, for the default swap file SWAPFILE.SYS, and in the SYSGEN utility, to accommodate a second swap file made known to the system with the INSTALL/SWAPFILE command. Under the changed allocation scheme, the swap file size is divided by the working set maximum (WSMAX) to give the slot count for the swap file being initialized. If the slot count is not larger than 128, nothing is changed from the Version 2 implementation.

If there is room for more than 128 slots in the swap file, then a new swap file table entry is allocated from nonpaged pool. This SFTE has an extended bitmap to accommodate the total number of slots in the file. The appropriate entry in the page and swap file vector (Figure 11-22) is updated to locate the new SFTE. Under the current implementation, the second entry (entry 1) is updated for a large SWAPFILE.SYS and the third entry (entry 2) is updated for an additional swap file.

F.2.2 Process Limits

Once the slot count is determined and the SFTE has been allocated and initialized, the upper limit on the number of processes that the system can support (stored in location SCH\$GW_PROCLIM) is updated as before. The only difference in this step is the new range that is allowed by removing the limit imposed by swap file slot count.

Note that the process limit is still bounded by the SYSBOOT parameter MAXPROCESSCNT. Thus, in order to create a system that supports a large number of processes, three steps must be taken.

- A large swap file must be created. Current disk sizes suggest that a multivolume file is required.
- MAXPROCESSCNT must be changed to reflect the number of processes that are required.
- WSMAX should be kept reasonably small to allow the most efficient use of the swap file.

VAX/VMS VERSION 2.2 ENHANCEMENTS

These three changes simply remove the absolute limits imposed by VMS. Other system resources such as physical memory, page file space, and other secondary storage are also required to run a system with a large number of processes. Limits imposed by lack of these resources cannot be calculated but can only be determined by looking at a specific system configuration.

A final comment is required on the absolute limit of 8192 processes that exists in Version 2.2. There is an architectural limit of 65536 processes that can exist in a VMS system. This limit is imposed by the use of a word within the process ID as an index into the PCB vector (Chapter 17). The Version 2.2 enhancement extends the swap slot count within a single swap file to this architectural limit. The limit of 8192 processes exists due to the size of internal tables in the SHOW image that implements the SHOW/SYSTEM command. (This last limit is obviously artificial and will be extended when physical resources such as memory and disk size require it.)

\$ADJSTK	\$DCLCMH
see Adjust Outer Mode	see Declare Change Mode or
Stack Pointer	Compatibility Mode Handler
\$ADJWSL	\$DCLEXH
see Adjust Working Set Limit	see Declare Exit Handler
\$ALLOC	\$DELLOG
see Allocate Device	see Delete Logical Name
\$ASCEFC	\$DELMBX
see Associate Common Event	see Delete Mailbox
Flag Cluster	\$DELPRC
\$ASCTIM	see Delete Process
see Convert Binary Time	\$DELTVA
to ASCII String	see Delete Virtual
\$ASSIGN	Address Space
see Assign Channel \$BINTIM	<pre>\$DGBLSC see Delete Global Section</pre>
see Convert ASCII String	\$DLCEFC
to Binary Time	see Delete Common Event
\$BRDCST	Flag Cluster
see Broadcast	\$EXIT
\$CANCEL	see Exit
see Cancel I/O on Channel	\$EXPREG
\$CANEXH	see Expand Region
see Cancel Exit Handler	\$FAO
\$CANTIM	see Formatted ASCII Output
see Cancel Timer Request	\$FAOL
\$CANWAK	see Formatted ASCII Output
see Cancel Wakeup	\$FORCEX
\$CLREF	see Force Exit
see Clear Event Flag	\$GETCHN
SCMEXEC	see Get I/O Channel
see Change Mode to	Information
Executive	\$GETDEV
SCMKRNL	see Get I/O Device
see Change Mode to Kernel \$CNTREG	Information \$GETJPI
_	see Get Job/Process
see Contract Region \$CRELOG	Information
see Create Logical Name	\$GETMSG
\$CREMBX	see Get Message
see Create Mailbox	\$GETTIM
SCREPRC	see Get Time
see Create Process	\$HIBER
\$CRETVA	see Hibernate
see Create Virtual	\$LCKPAG
Address Space	see Lock Pages in Memory
\$CRMPSC	\$LKWSET
see Create and Map Section	see Lock Pages in Working Set
\$DACEFC	\$MGBLSC
see Disassociate Common	see Map Global Section
Event Flag Cluster	\$NUMTIM
\$DALLOC	see Convert Binary Time
see Deallocate Device	to Numeric Time
\$DASSGN	\$PURGWS
see Deassign Channel	see Purge Working Set
\$DCLAST see Declare AST	\$PUTMSG
See Decidie Wol	see Put Message

\$QIO see Queue I/O Request \$QIOW see Queue I/O Request \$READEF see Read Event Flag \$RESUME see Resume Process \$SCHDWK see Schedule Wakeup \$SETAST see Set AST Enable \$SETEF	\$UPDSEC see Update Section \$WAITFR see Wait for Single Event Flag \$WAKE see Wake Process \$WFLAND see Wait for Logical AND of Event Flags \$WFLOR see Wait for Logical OR of Event Flags
see Set Event Flag \$SETEXV see Set Exception Vector	A
\$SETIME see Set System Time	Aborts, 2-8, 7-10 Table 2-1
\$SETIMR see Set Timer \$SETPRA	Access mode, xxx, 1-17, 1-19, 3-12, 5-2 to 5-4, 5-7, 7-5,
see Set Power Recovery AST \$SETPRI	7-9, 8-16, 8-23, 10-11 Figure 1-4
see Set Priority \$SETPRN see Set Process Name	Figure 11-7 Table 9-1 Table 11-1
\$SETPRT see Set Protection on Pages	and logical names, 26-1, 26-4 Access rights block (ARB),
\$SETPRV see Set Privileges	17-3, 18-24 Figure D-1 Figure D-2
\$SETRWM see Set Resource Wait Mode \$SETSFM	Table 18-1 Access violation exception,
see Set System Service Failure Mode \$SETSWM	2-9, 13-3 Table 2-1 Table 2-2
see Set Process Swap Mode \$SNDACC	Account name, 17-16, 20-7, 27-2 Table 17-2
see Send Message to Accounting Manager	Accounting information, 5-11, 11-2, 27-1 Accounting manager
\$SNDERR see Send Message to Error Logger	(job controller), 19-3, 27-1 Table 19-1
\$SNDOPR see Send Message to Operator \$SNDSMB	ACP see Files-11 ACP see magnetic tape ACP
see Send Message to Symbiont Manager \$SUSPND	see network ACP ACP BASEPRIO SYSBOOT parameter, B-19
see Suspend Process \$TRNLOG	ACP_DATACHECK SYSBOOT parameter B-19
see Translate Logical Name \$ULKPAG see Unlock Pages from Memory	ACP DIRCACHE SYSBOOT parameter, B-18 ACP EXTCACHE SYSBOOT parameter,
\$ULWSET see Unlock Pages from	B-18 ACP_EXTLIMIT SYSBOOT parameter,
Working Set \$UNWIND see Unwind Call Stack	B-18 ACP_FIDCACHE SYSBOOT parameter, B-18

ACP_HDRCACHE SYSBOOT parameter,	Ancillary control process, (cont.),
B-18	see magnetic tape ACP
ACP_MAPCACHE SYSBOOT parameter,	see network ACP
B-18	Argument list, 3-5, 5-8 to 5-9
ACP_MAXREAD SYSBOOT parameter,	Figure 2-3
B-19	Figure 2-4
ACP_MULTIPLE SYSBOOT	Figure 3-2
_parameter flag,	Figure 3-6
B-17	Figure 5-2
ACP_QUOCACHE SYSBOOT parameter, B-19	Argument pointer (AP), 27-7 Arithmetic exceptions, 2-9
ACP SHARE SYSBOOT	Table 2-1
parameter flag,	Table 2-2
B-17	Table 2-3
ACP SWAPFLGS SYSBOOT parameter,	Assign Channel
B-19	system service (\$ASSIGN),
ACP SYSACC SYSBOOT parameter,	16-1
B-19	Table 24-2
ACP WINDOW SYSBOOT parameter,	Associate Common Event
15-4, B-19	Flag Cluster
	system service (\$ASCEFC),
ACP_WORKSET SYSBOOT parameter,	9-1, 9-14
B-18	Table 9-1
ACP_WRITEBACK SYSBOOT parameter,	ASSUME macro, A-3
B-19	AST, 1-14, 5-1
Active and valid PFN state,	
12-4, 12-19	executive mode, 3-12
Figure 11-11	kernel mode, 13-14
Figure 12-3	special kernel mode
Figure 12-4	see special kernel AST
Figure 12-5	supervisor mode, 20-9, 20-14
Figure 12-6	user mode, 9-10
Table 14-4	AST argument list
Active transition page, 12-18,	Figure 5-2
14-26	AST control block (ACB), 5-2,
Adapter control block (ADP)	5-4, 5-13, 10-8, 18-23, D-3
Figure 6-3	Figure 5-1
Address translation,	AST delivery, 3-12, 5-6, 8-15,
1-16 to 1-17, 8-21, 11-2,	8-23, 9-5, 10-7, 10-11,
12-1, 12-3	12-29, 13-3 to 13-4
Address translation buffer, 8-28	Figure 1-5
Adjust Stack	Table 4-1
system service (\$ADJSTK),	Table 24-1
13-3 to 13-4	AST delivery interrupt, 8-14, 24-5
Adjust Working Set Limit	AST delivery stack fault, 2-13
system service (\$ADJWSL),	Table 2-2
13-10 to 13-12, 13-14, 18-22	AST enqueuing, 5-2, 5-4, 8-1,
Table 13-1	8-10 to 8-11, 8-13 to 8-15,
Allocate Device	24-5, 27-8 to 27-9
system service (\$ALLOC),	Figure 8-5
16-4 to 16-5	AST exit path, 3-10, 5-8
Table 24-2	Figure 3-4
ALLOCPFN	AST level register (PR\$ ASTLVL),
module in system image	5-1 to 5-2, 5-5 to 5-6, 8-20,
Table 14-3	8-27 to 8-28, 14-27
Alternate start I/O entry point,	Figure 8-6
15-9	Table 7-1
ALTPRI privilege, 9-11, 17-6	Table 23-1
Ancillary control process	AST parameter, 5-8, 5-10
see Files-11 ACP	Figure 5-2

AST queue	Balance slot area, (cont.),
Figure 5-1	Figure E-1
ASTDEL	Table E-2
module in system image,	Table E-3
5-4, 5-9	BALSETCHT SYSBOOT parameter,
Asynchronous system trap	11-27, 14-20, 22-9, B-15, E-11
see AST	Figure 11-20
Attention AST, 5-12, 9-13,	Figure 11-21
15-12, 24-5, 25-7	Tigure 11-21
Authorization record, 20-5	Table 22-1
Figure 20-1	Table E-2
Table 13-1	BASIC, 2-2
	Batch job, 7-5, 9-10, 20-1, 27-1
AUTHORIZE utility	Figure 20-2
Table 18-1	Table 9-2
Autoconfigure operation, 11-37	BJOBLIM SYSBOOT parameter, B-19
AUTOCONFIGURE SYSGEN command,	Black hole page, 22-10, 23-11
22-9, 22-18	BLINK PFN array, 11-17
Table 21-1	Figure 11-9
Table 22-3	Figure 11-13
Automatic restart, 7-7	Table 11-2
Automatic user stack expansion,	BOOT58
2-9, 13-3	alternate bootstrap program,
Automatic working set	21-5
size adjustment, 5-4, 5-12,	Table 21-1
8-8, 13-10, 13-12, 18-22	
Table 13-2	Bootstrap
	see system initialization
AWSMAX SYSBOOT parameter, 8-8,	Bootstrap command file, 21-6
13-14, B-16	Bootstrap disk driver, 7-6
Table 13-2	Bootstrap I/O routine, 21-14,
AWSMIN SYSBOOT parameter, 8-8,	22-9
13-14, B-16	Table 22-1
Table 13-2	BPT exception
AWSTIME SYSBOOT parameter, 8-8,	Table 2-1
13-13, B-16	Table 2-2
Table 13-2	BPT instruction, 21-9, 21-15
	Broadcast
_	system service (\$BRDCST),
В	16-16
_	Broadcast descriptor block (BRD)
BACKTRANS.EXE	Figure 16-4
Figure 1-8	Puffored I/O E 10 16 0
Bad block handling, 15-1, 15-4	Buffered I/O, 5-10, 16-8
Bad page list, 11-17	Buffered I/O completion, 16-9
Figure 11-11	Bugcheck, 2-14, 2-31, 3-12,
BAK PFN array, 11-11, 11-16,	
	7-1 to 7-2, 7-4 to 7-5, 7-12
12-4 12-6 12-12	Figure 3-5
12-4, 12-6, 12-12,	Figure 3-5 Table 2-1
12-14 to 12-15, 12-17, 12-26,	Figure 3-5 Table 2-1 see also fatal bugcheck
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag,
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag,
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5,
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag,
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30,	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30, 14-11, 14-20 to 14-23	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6 Bus request (BR) level on UNIBUS,
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30, 14-11, 14-20 to 14-23 Figure 11-20	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6 Bus request (BR) level on UNIBUS, 6-7
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30, 14-11, 14-20 to 14-23 Figure 11-20 Balance slot area, 25-11, B-23,	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6 Bus request (BR) level on UNIBUS, 6-7 Bus request receive vector
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30, 14-11, 14-20 to 14-23 Figure 11-20 Balance slot area, 25-11, B-23, E-11	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6 Bus request (BR) level on UNIBUS, 6-7 Bus request receive vector register (BRRVR), 6-10, 23-11
12-14 to 12-15, 12-17, 12-26, 14-11, 14-14, 14-23 Figure 11-9 Figure 11-10 Table 11-2 BAK save area in PHD Figure 11-8 Balance slot, 11-27, 11-30, 14-11, 14-20 to 14-23 Figure 11-20 Balance slot area, 25-11, B-23,	Figure 3-5 Table 2-1 see also fatal bugcheck BUGCHECKFATAL SYSBOOT parameter flag, 7-5 to 7-6, B-17 BUGCHK privilege, 7-2, 7-5, 27-3 BUGREBOOT SYSBOOT parameter flag, 7-4, 7-7, 21-2, 23-6 Bus request (BR) level on UNIBUS, 6-7 Bus request receive vector

· C	Channel assignment, (cont.),
•	remote device, 16-2 to 16-3
Call frame, 2-1, 3-4 to 3-5,	spooled device, 16-2 to 16-3
5-8, 17-18, 20-13	Channel control block (CCB),
Figure 2-3	5-10, 9-15, 16-1, 16-9
Figure 2-5	Figure 11-7
Figure 2-6	Figure 16-1
Figure 2-7	Figure 16-3
	Channel control block table
Figure 2-8	
Figure 3-2	Figure 1-7
Figure 3-6	Table E-4
Call frame condition handler,	Channel deassignment, 16-3
2-18	Channel request block (CRB),
CALLG instruction, 5-8	6-7, 6-10 to 6-11
Calling mechanism, 1-10	Figure 6-3
Calling standard	Figure 6-4
see procedure calling standard	Figure 6-5
CALLx instruction, 3-16	Figure 6-7
Figure 3-2	CHANNELCNT special
Figure 3-3	SYSBOOT parameter,
Figure 3-6	B-15, E-17
Cancel I/O on Channel	Character data type, 1-11
system service (\$CANCEL),	Character string instructions,
16-4, 16-10	1-11
Cancel Timer Request	CHME exception, 1-14, 1-18,
system service (\$CANTIM),	2-7 to 2-8, 3-4, 3-17, 20-5
10-10 to 10-11, 18-22	Table 2-1
Cancel Wakeup	CHME exception dispatcher,
system service (\$CANWAK),	3-10, 3-13
10-10, 10-12	Figure 3-4
Table 9-1	CHME instruction, 1-11, 1-18,
Card reader driver	3-1, 3-4, 3-16
Figure 20-2	Figure 3-1
unsolicited input, 20-1, 20-4	Figure 3-6
CASEW instruction, 3-5, 3-10	CHMK exception, 1-14, 1-18,
Figure 3-2	2-7, 3-4, 3-10, 3-17
Figure 3-4	Table 2-1
Figure 3-6	CHMK exception dispatcher,
Catch all condition handler,	3-10, 3-13, 5-8
2-18, 2-30, 17-18 to 17-19,	Figure 3-4
20-13, 27-7	CHMK instruction, 1-11, 1-18,
Change mode dispatcher, 3-4, A-6	3-1, 3-4, 3-16
Figure 3-2	Figure 3-1
Figure 3-4	CHMS exception, 2-8, 2-13, 3-4
Change mode exceptions	Table 2-1
see CHMx exceptions	Table 2-2
Change mode handler, 18-23	CHMS exception handler, 3-4
Change mode instructions	CHMU exception, 2-8, 2-13, 3-4
see CHMx instruction	Table 2-1
Change Mode to Executive	Table 2-2
system service (\$CMEXEC),	CHMU exception handler, 3-4
2-31, 3-18, 20-5, A-14	CHMx exceptions, 2-7
Change Mode to Kernel	CHMx instruction, 1-11, 3-4,
system service (\$CMKRNL),	3-13, 8-16, 8-18
2-31, 3-18, A-14	Figure 1-4
Change-mode-to-supervisor handler,	Figure 3-2
20-9	Figure 3-9
Figure 20-3	Clear Event Flag
Channel assignment, 16-1	system service (\$CLREF),
network device. 16-2 to 16-3	9-7

CLI see command language interpreter	Command language interpreter, (cont.), mapping into Pl space, 20-1,
see DCL command language	20-5 to 20-6, 22-15, E-17
interpreter	Figure 1-7
see MCR command language	Figure 20-1 Figure 20-2
interpreter CLI data	Table E-4
Figure 1-7	Common event block (CEB), 8-14,
Table E-4	9-1, 9-7
CLI image	Figure 9-2
Figure 1-7	Figure 9-3
Table E-4	master CEB, 11-42 Figure 9-4
CLI symbol table Figure 1-7	Figure 9-5
Table E-4	slave CEB, 11-42
CLISYMTBL SYSBOOT parameter,	Figure 9-4
20-7, B-17, E-17	Figure 9-5
Table E-4	Common event block list
Clock ticks, 8-5	Table 8-2 Common event block list mutex
Cluster size, 12-20 to 12-21, 12-25 to 12-27	Table 24-2
Table 12-1	Common event flag, 9-1, 9-6,
Clustered read, 12-19 to 12-20	9-8, 9-13 to 9-14
Clustered write, 12-20	in shared memory, 9-7,
CMEXEC privilege, 3-18, 18-11	9-14 to 9-15, 11-35, 11-42
CMKRNL privilege, 3-18, 6-15,	Figure 9-5 Figure 11-25
18-11 Table 22-3	Common event flag cluster, 9-6
CMODSSDSP	Common event flag wait queues
module in system image,	Figure 9-3
3-5, 3-16 to 3-17, 5-9	Figure 9-4
Figure 3-4	Common event flag wait state (CEF),
COBOL STOP statement, 20-15 Cold start	8-9, 8-15, 9-5 to 9-6 Figure 8-5
see system initialization	Table 8-1
Collided page, 11-17, 12-24,	Table 14-2
12-30	Compatibility mode, A-9
Figure 11-12	see also RSX-11M AME
Collided page wait state (COLPG),	Compatibility mode data page,
8-11, 8-15 to 8-16, 8-27, 12-30, 13-5	B-27 Figure 1-7
Figure 8-5	Table E-4
Table 8-1	Compatibility mode exception,
Table 14-2	2-13, 18-15
COMDRVSUB	Table 2-1
module in system image, 5-13	Table 2-2
Command language interpreter, 1-6, 2-13, 2-30, 3-4, 18-3,	Compatibility mode handler, 18-23
20-7, 22-17	Compatibility mode image, 1-24,
Figure 1-2	18-2, 18-5, 18-15
Figure 1-4	Figure 1-8
Figure 20-3	Computable outswapped process,
Figure 20-4	8-8
Table 21-1 command processor, 20-11,	Computable outswapped scheduling state (COMO),
20-14	8-9, 14-4
Figure 20-3	Figure 8-5
-	Table 8-1

Computable resident	Convert ASCII String, (cont.),
scheduling state (COM),	system service (\$BINTIM),
8-9, 8-22 to 8-23	27-11
Figure 8-5	Convert Binary Time
Table 8-1	to ASCII String
Table 14-2	system service (\$ASCTIM),
Computable state queue headers	27-11
Figure 8-3	Convert Binary Time
Compute-bound process, 8-5	to Numeric Time
Condition handling facility, 2-1	system service (\$NUMTIM),
Conditions, 2-1	27-11
see also exceptions	Copy-on-reference page, 11-4,
CONNECT CONSOLE SYSGEN command,	11-16, 12-3, 12-8
15-18 to 15-19	Figure 12-4
CONNECT SYSGEN command, 15-2,	Figure 12-7
25-13	
Connect-to-interrupt mechanism,	Copy-on-reference section
6-15	Figure 11-7
Figure 6-7	Figure 18-2
	CPU time limit expiration, 8-8
CONSOL.SYS, 15-16, 21-6, 23-4	Table 14-3
Table 21-1	CPU-dependent routine,
Console block storage device,	21-16 to 21-17, 22-9, 22-11,
15-18, 21-5 to 21-6	A-15 to A-16, B-13
floppy disk, 15-16, 15-19	Figure 22-3
TU58 cartridge, 15-16, 15-18,	Table 21-4
21-5	Table 22-1
Console interface, 15-16	CRDENABLE SYSBOOT parameter flag,
Console program	B-17
Figure 21-1	Create and Map Section
Console terminal, 15-18, 22-10,	system service (\$CRMPSC),
B-2	9-14, 11-20, 11-27, 11-40,
Figure 15-1	12-6, 12-24, 13-6, 13-8,
Context indexed addressing,	18-8, 18-12
xxxi, 1-11, 4-5	Create Logical Name
Context switch, 8-20, 14-2	system service (\$CRELOG),
CONTINUE command, 20-16	26-4
Figure 20-3	Create Mailbox
CONTINUE SYSGEN command, 22-23	system service (\$CREMBX),
Figure 22-4	9-14 to 9-15, 16-11
Figure 22-5	Create Process
Table 22-3	system service (\$CREPRC),
Continuing from an exception,	8-4, 17-1, 20-4 to 20-5
2-2, 2-23	Figure 17-1
Contract Region	Table 9-1
system service (\$CNTREG),	Table 9-2
13-5	Table 13-1
Control mechanisms, xxviii	Table 17-1
Control region, 1-22, 5-11, 17-1	Create Virtual Address Space
Figure 1-1	system service (\$CRETVA),
Figure 17-1	12-10, 13-2, 18-8
Figure 17-6	CTRL/C, 5-15
see also Pl space	CTRL/Y, 5-15, 18-17, 20-9,
Controller initialization routine,	
23-7	CTRL/Y AST, 5-15
Conversational bootstrap,	Figure 20-3
21-17, 22-21	Current process
Table 21-2	scheduling state (CUR)
Convert ASCII String	Figure 8-5
to Binary Time	Table 8-1

D	Delete rodical Name
	system service (\$DELLOG),
Data structure definitions,	18-23, 26-4
xxix	Delete Mailbox
DCL command language interpreter,	system service (\$DELMBX),
3-4, 20-9	16-16
Table 1-1	Delete Process
Deallocate Device	system service (\$DELPRC),
system service (\$DALLOC),	5-11, 19-1, 19-6,
16-4 to 16-5, 18-22	20-8 to 20-9, 24-9
Deassign Channel	Table 9-1
system service (\$DASSGN),	Table 9-2
16-3, 18-21	Delete Virtual Address Space
Debug bootstrap	system service (\$DELTVA),
see Image Startup	13-5, 19-5
DEBUG command, 2-13, 2-30,	Demand zero page, 11-7, 12-3,
18-17, 20-16	12-10, 13-2
Figure 20-3	Figure 11-3
DEBUG exception (SS\$_DEBUG),	Figure 12-4
2-13	Demand zero page (global), 11-23
Table 2-2	Demand zero section, 18-8
Debugger, 1-24, 2-30, 13-16,	Figure 11-7
18-1, 18-16 to 18-17	Figure 18-2
Figure 1-8	Figure 18-4
Debugger symbol table	Depth argument in mechanism array
Figure 1-7	2-18
Table E-4	Figure 2-5
Decimal overflow exception Table 2-3	DETACH privilege, 17-1
Declare AST	Table 17-3
system service (\$DCLAST),	Device allocation, 16-5 Device deallocation, 16-5
5-1, 5-4, 5-8	Device drainer, 1-4, 2-31,
Declare Change Mode or	4-2 to 4-4, 4-7, 5-14, 6-7,
Compatibility Mode Handler	7-1, A-16
system service (\$DCLCMH),	Figure 1-2
2-13, 3-4	Figure 1-5
Declare Error Log Mailbox	Figure 6-3
system service (\$DERLMB),	Figure 6-4
7-3 to 7-4	Table 22-3
DECnet, 15-11	Device errors, 7-1
Default directory string,	Device interrupt service routine,
17-16, 20-7	1-15, 4-4
Table 17-2	Figure 1-5
DEFBOO.CMD, 21-6 to 21-7	Device timeout, 10-4, 10-10
DEFMBXBUFQUO SYSBOOT parameter,	DIAGNOSE privilege, 7-4
16-11, B-16	Diagnostic supervisor, 21-8,
DEFMBXMXMSG SYSBOOT parameter,	21-11
16-12, B-16	Table 21-2
DEFMBXNUMMSG SYSBOOT parameter,	DIALTYPE SYSBOOT parameter, B-17
B-16	Direct I/O, 5-10, 16-8
DEFPRI SYSBOOT parameter, 14-4,	Direct I/O completion, 16-8
B-19	Direct I/O count, 13-5, 14-8,
Delete Common Event Flag Cluster	14-14
system service (\$DLCEFC),	Directly vectored
9-2	UNIBUS device interrupts,
Table 9-1	6-7
Delete Global Section	Figure 2-1
system service (\$DGBLSC),	Figure 6-2
11-20, 13-9	

Disassociate Common Event	ERRFMT process, (cont.),
Flag Cluster	wake up call, 7-3
system service (\$DACEFC),	ERRLOG.SYS
9-2, 18-22	see error log file
Disk driver, 15-1	Error code correction (ECC),
DISMOUNT	15-1 to 15-2
see volume dismount utility	Error log entry, 7-11 to 7-12,
Displacement mode addressing,	23-11
A-2	Table 7-1
DISPLAY utility, 1-7, 8-3, E-17	Error log file, 7-1, 7-3
Table 1-1	Error log mailbox, 7-3, 18-22
statistics, B-4, B-12	Error log message buffer, 7-7,
DMC-11 communications device,	7-9, 27-3 to 27-4
15-12	Error log report generator (SYE),
Figure 15-3	7-1, 7-3, 27-3
Double mapping of I/O buffer pages	Error log routines 24-4
15-19	27-3 to 27-4
DR32	Error logging, 6-10, 7-1,
Table 6-1	7-6 to 7-7, 27-3
DR32 interrupt service routine,	Table 2-2
6-13	
Figure 6-5	Establishing a condition handler,
DR780 interface	2-2, 2-16
Table 22-2	Event flag, 8-1, 9-1,
DSBINT macro, 24-1, A-13	9-13 to 9-14, 10-10, 12-29
Figure 24-1	setting, 10-8, 16-9, 24-7,
Dump file, 7-7, 22-13, 22-16	27-8, 27-10 Front flog with 16 6
Table 21-1	Event flag wait, 16-6
Dump file header block, 7-7, 7-9	Event flag wait mask, 8-10
Table 7-1	Event flag wait states, 9-4
IUDIC / I	Event flag wait system services
DIMPRIG SYSBOOT parameter flag	
DUMPBUG SYSBOOT parameter flag,	(\$WAITFR, \$WFLAND, or \$WFLOR),
7-4, 7-7, B-17	(\$WAITFR, \$WFLAND, or \$WFLOR), $9-4$
7-4, 7-7, B-17 Dynamic memory allocation,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 Empty pages in the process header,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 Empty pages in the process header, 11-11	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1 Figure 3-9 Table 2-3	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service, 13-10 EXE\$EXCMSG routine in system image,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1 Figure 3-9	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service, 13-10
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1 Figure 3-9 Table 2-3	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service, 13-10 EXE\$EXCMSG routine in system image,
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1 Figure 3-9 Table 2-3 ERRFMT process, 7-1 to 7-4,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service, 13-10 EXE\$EXCMSG routine in system image, 27-4, 27-7 EXE\$NAMPID
7-4, 7-7, B-17 Dynamic memory allocation, xxix, 1-6, 1-21, 25-1 Figure 25-1 Figure 25-2 Dynamic memory deallocation, 25-2 Figure 25-1 Figure 25-3 Dynamic SYSBOOT parameters, 13-12, 22-25 E Empty pages in the process header, 11-11 Figure 11-1 ENBINT macro, 24-1 Figure 24-1 Entry mask, 3-1, 3-5, 5-8 Figure 3-1 Figure 3-9 Table 2-3 ERRFMT process, 7-1 to 7-4, 22-13, 22-17, 24-4,	(\$WAITFR, \$WFLAND, or \$WFLOR), 9-4 EXCEPTION module in system image, 2-12, 2-14, 27-4 Table 2-2 Exception dispatcher, 3-4 Exception handler, 18-23 executive mode, 20-6 Exception name Figure 2-2 Exception service routine, 1-12, 1-15 Exception vectors, 2-17 Exceptions, 1-14, 1-17, 2-1, 7-1, 7-9 Figure 1-5 Figure 2-1 see also conditions Exclusive writer flag to \$UPDSEC system service, 13-10 EXE\$EXCMSG routine in system image, 27-4, 27-7

Executive access mode, 3-1	FLINK PFN array, 11-17
Figure 1-4	Figure 11-9
Table 3-1	Figure 11-13
Executive data areas, xxix	Table 11-2
Executive mode exception, 2-31	Floating overflow exception
Executive stack	Table 2-3
Figure 1-7	Floating underflow exception
Table E-4	Table 2-3
Exit	Floating/decimal divide by zero
system service (\$EXIT),	exception
7-5, 9-10, 17-19, 20-6,	Table 2-3
20-9, 20-14, 20-16	Force Exit
Figure 20-3	system service (\$FORCEX),
Table 9-1	5-4, 5-12, 9-10
EXIT command, 20-16	Table 9-1 Table 9-2
Figure 20-3	Fork block (FKB), 5-13, 24-5,
EXIT SYSGEN command, 22-23	D-5
Table 22-3 Expand Region	Figure 4-2
system service (\$EXPREG),	Figure 6-3
12-10, 13-2 to 13-3, 13-6,	Fork dispatching, 5-13
18-11	Table 4-1
External adapter, 21-7, 21-9,	Fork processing, 1-15,
22-1, 22-8, 22-10, 23-6	4-3 to 4-5, 24-3, 24-6
EXTRACPU SYSBOOT parameter,	Figure 1-5
8-8, B-16	Fork queue, 4-5, 24-5
EXUSRSTK special SYSBOOT parameter	Formatted ASCII Output
B-15, E-21	system service (\$FAO),
Table E-4	27-7, 27-11
	Formatting support, 27-10
	FORTRAN, 2-2
F	FORTRAN PAUSE statement, 20-15
F	Frame pointer (FP), 17-18, 20-13
FAB (File Access Block), 3-12	Frame pointer (FP), 17-18, 20-13 Free page available system event,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23,	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34,	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG),
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image,	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14 Files-11 ACP, 1-6, 4-3, 15-1,	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14 Files-11 ACP, 1-6, 4-3, 15-1, 15-4 to 15-5, 18-2, 21-14,	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14 Files-11 ACP, 1-6, 4-3, 15-1, 15-4 to 15-5, 18-2, 21-14, 22-13, 22-17, 24-7	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation, G GBLPAGES SYSBOOT parameter, B-14, E-11
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14 Files-11 ACP, 1-6, 4-3, 15-1, 15-4 to 15-5, 18-2, 21-14, 22-13, 22-17, 24-7 Table 1-1	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation, G GBLPAGES SYSBOOT parameter, B-14, E-11 GBLSECTIONS SYSBOOT parameter,
FAB (File Access Block), 3-12 Facility codes, 27-6, C-9 Fatal bugcheck, 7-5, 8-23, 23-6, 24-6, A-14 Figure 8-7 Table 15-1 Faults, 2-8, 2-23, 8-16 Table 2-1 Table 2-3 FDT routine, 4-2, 4-7, 11-34, 15-4, 16-7, 24-7 Figure 15-1 FFS instruction, 8-26 Figure 8-7 File system (UIC) protection, 1-20 Table 1-1 FILEREAD module in system image, 21-14 Files-11, 21-8, 21-14 Files-11 ACP, 1-6, 4-3, 15-1, 15-4 to 15-5, 18-2, 21-14, 22-13, 22-17, 24-7	Frame pointer (FP), 17-18, 20-13 Free page available system event, 8-16 Free page list, 8-11, 11-7, 11-14, 11-17, 12-4, 12-6, 12-10, 12-15, 14-20, 14-24 Figure 11-11 Figure 11-13 Figure 12-3 Figure 12-5 Figure 12-6 Free page wait state (FPG), 8-11, 8-15 to 8-16, 8-27, 12-30 Figure 8-5 Table 8-1 Table 14-2 FREELIM SYSBOOT parameter, 14-1, 14-4, 22-10, B-17, E-16 Full duplex terminal operation, G GBLPAGES SYSBOOT parameter, B-14, E-11

General purpose registers, 8-20, 8-27 to 8-28	Global page table entry, (cont.), Figure 12-4
Figure 8-6 Table 7-1 Table 23-1	Figure 12-6 Figure 12-7 Figure 18-5
<pre>Get I/O Channel Information system service (\$GETCHN), 16-19</pre>	Table 14-5 Global page table index, 11-4, 11-26, 12-12, 12-15, 12-17,
<pre>Get I/O Device Information system service (\$GETDEV), 16-19</pre>	13-7, 13-9, 14-25 to 14-26 Figure 11-3 Figure 11-19
Get Job/Process Information system service (\$GETJPI), 5-1, 5-4, 5-11, 9-1, 9-6,	Figure 12-4 Figure 12-6 Figure 12-7
18-21, 27-7 Table 9-1 see also image counter	Figure 18-5 Table 14-5 Global section, 9-1, 9-14,
wild card support, 27-10 Get Message system service (\$GETMSG),	11-4, 13-1, 13-6, 18-2, 18-11 Figure 11-7 Figure 18-2
27-4, 27-6 Get Time system service (\$GETTIM),	Figure 18-5 and \$UPDSEC system service, 12-29
10-4 Global page, 11-1,	in shared memory, 9-14, 11-35, 11-39, 13-6 to 13-7
11-19 to 11-20 and inswap, 14-25 and outswap, 14-14	Figure 11-25 mapping, 9-14 Global section creation, 13-7
<pre>and page faults, 12-12, 12-15 copy-on-reference, 12-10, 12-16</pre>	Global section deletion, 13-9 Global section descriptor (GSD), 11-20 to 11-21,
read-only Figure 11-12 read/write	11-25 to 11-26, 11-40, 13-7, 13-9, 25-11, D-6 Figure 11-14
Figure 11-12 Global page table, 11-4, 11-23 to 11-26, 25-11, B-23	Figure 11–16 Figure 11–18
Figure 1–6 Figure 11–17	for PFN mapping, 13-8 Figure 11-14 in shared memory, 9-18, 13-8
Figure 11–18 Figure 11–19 Figure 14–2	Figure 11-25 Figure 11-27 Global section descriptor list
Figure 14–3 Figure 14–4 Figure 14–5	Table 8-2 Global section descriptor list mutex
Figure 14–6 Figure 14–7 Figure E–1	Table 24-2 Global section table, 11-21, 11-25, E-11
Table 12-11 Table E-2 Table E-3	Figure 11-15 Figure 11-18
Global page table entry, 11-4, 11-23, 11-25 to 11-26, 12-12, 12-15, 12-17, 13-7, 13-9,	Global section table entry, 11-20 to 11-21, 11-25, 11-30, 11-40, 12-12, 13-7 to 13-9, 14-11
14-26 Figure 11-17 Figure 11-18	Figure 11-15 Figure 11-16 Figure 11-18
Figure 11-19	Figure 18-5

	Į.
Global section table index,	I/O completion, 4-1,
11-23, 11-26, 12-12,	5-1 to 5-2, 5-4, 5-10, 9-6,
12-14 to 12-15, 12-17,	11-18, 12-30
14-25 to 14-26	Table 8-3
Figure 12-4	I/O completion AST, 16-6
Figure 12-6	I/O completion notification,
Figure 12-7	16-6
Group, 9-11	I/O data base mutex
Group logical name table, 8-14,	Table 24-2
25-11, 26-1, 26-3	I/O function code, 12-19
Figure 26-1	I/O postprocessing, 1-15, 4-3,
Figure 26-2	4-7, 5-10, 12-20, 12-24,
Table 8-2	12-28, 15-4 to 15-5, 16-8,
Group logical name table mutex	24-3, 24-7
Table 24-2	Figure 1-5
GROUP privilege, 1-20, 9-8,	Table 4-1
9-11, 10-11, 19-1	I/O postprocessing queue, 4-7
Table 9-1	I/O request, 1-15
GRPNAM privilege, 26-4	I/O request packet (IRP), 5-4,
	5-13, 12-19
	I/O status block, 5-10, 16-6
H	I/O subsystem, xxviii, 1-4,
Nandana alaah 61 101	1-10, 11-32
Hardware clock, 6-1, 10-1	Figure 1-2
Figure 1-5 interrupt service routine,	I/O synchronization, 9-1
4-6, 8-5, 10-1, 10-3,	IJOBLIM SYSBOOT parameter, B-19
10-5 to 10-6, 23-7, 24-4	Image, 1-1, 1-3
Table 10-1	Figure 1-8
Table 13-2	Image activation, 13-6, 18-1,
Hardware context, 1-1, 1-11,	20-13
1-18, 5-2, 5-11, 8-1, 8-20,	Figure 20-3 Table 9-2
8-22	Image activator, 1-3, 3-14,
Figure 1-1	13-2, 13-6, 17-18
Hardware interrupts, 1-11, 1-18	Figure 1-7
Figure 6-2	Figure 1-8
see also device interrupt	Figure 3-8
service routine	Figure 18-9
Hardware PCB	Table 18-1
see hardware process	Table E-4
control block	Image counter, 27-9
Hardware process control block,	Image execution, 1-6
xxxi, 1-1, 1-3, 1-18, 5-2,	Image exit, 7-5, 13-2, 13-10,
5-5, 8-21, 8-23, 9-5, 14-22,	18-18
14-27, D-10	Image file, 11-4, 11-11, 11-35,
Figure 1-1	12-3 to 12-4, 12-6, 12-26,
Figure 8-6 Figure 11-2	13-6, 18-5
Table D-3	Figure 18-1
see also process control block	Image header, 18-5
Hibernate Process	Figure 18-1
system service (\$HIBER),	Image header buffer
8-11, 8-15, 9-9	Figure 1-7 Table E-4
Table 9-1	Image I/O segment, 1-24, 18-8,
Table 9-2	18-21
Hibernate wait states (HIB and HIBO)	
8-15, 9-9	Figure 18-9
Figure 8-5	Table E-4
Table 8-1	
Table 14-2	

Image installed with privilege,	INSQUE instruction, 4-3
18-11	INSTALL SYSGEN command, 11-32,
Image reset	14-12
routine in system image,	INSTALL utility, 1-7, 11-40,
13-2, 13-12	13-7, 18-2 to 18-3, 18-12,
Figure 18-9	22-18, 25-13
Table 18-1	Table 1-1 Table 18-1
Table E-4	Table 10-1 Table 21-1
<pre>Image reset operation, 18-21 Image rundown, 7-4, 13-10,</pre>	Instruction buffer, A-5
18-20, 20-9, 20-13 to 20-14,	Inswap of the process body,
23-8, 27-9	14-24, 14-26
Figure 20-3	Inswap of the process header,
Table 9-2	14-22
Image section, 11-11	Inswap operation, 11-35, 14-21
Image section descriptor, 13-6,	Figure 8-5
18-5, 18-8	Figure 14-5
Figure 18-1	Figure 14-6
Figure 18-2	Figure 14-7
Figure 18-3	Table 14-5
Figure 18-4	Integer divide by zero exception
Figure 18-5	Table 2-3
Image Startup	Integer overflow exception
system service (\$IMGSTA),	Table 2-3
18-17, 20-13	Interactive job, 7-5, 8-4 to 8-5, 9-10, 20-1, 20-5
Figure 18-7 Image startup, 2-30, 13-14	Figure 20-1
Figure 1-8	Interlocked instructions, 11-37
Image termination, 20-14	Interprocess communication,
Image-specific message section,	9-1, 9-13
17-16, 27-5	Interprocessor communication,
IMGIOCNT special SYSBOOT parameter,	9-14, 11-35
B-15, E-21	Interrupt dispatch block (IDB),
INIT	6-7, 6-11
module in system image,	Figure 6-3
xxxi, 7-6, 10-3, 11-32,	Figure 6-4
11-35, 15-9, 17-13, 21-18,	Figure 6-5
22-1, 22-3, 25-7, 25-10,	Figure 6-7
A-ll Figure 11-22	Interrupt priority level
Figure 22-1	see IPL
Figure 22-2	Interrupt service routine,
Figure 22-3	1-12 to 1-13 Figure 6-7
Table 21-1	Interrupt stack, 1-14, 1-17,
Table 21-3	5-2, 6-4, 8-27, 23-1, 23-6,
Table 21-4	25-11, B-23, E-10
Table 22-1	Figure 1-6
see also volume initialization	Figure 6-l
utility	Figure 21-2
INITADP	Figure E-l
module in system image,	Table 4-1
22-10	Table 23-1
Initial quantum Table 14-2	Table E-2
Initial quantum flag, 8-5, 14-7	Table E-3
Inner access mode, xxxi	Interrupt stack pointer register
Figure 1-4	(PR\$_ISP)
Input symbiont, 20-4	Table 21-3 Table 23-1
Figure 20-2	10010 23 1
Table 1-1	

Interrupts, 1-17, 24-1 see also hardware interrupts see also software interrupts Interval timer, 10-1 INTSTKPAGES SYSBOOT parameter, B-15, E-10	IRP extension, 16-8 IRPCOUNT SYSBOOT parameter, 25-9, 25-13, B-15, F-1 ISAM file, 3-12
Table E-2 IOTA special SYSBOOT parameter, 5-11, 8-5, B-16 IPL, 1-11, 1-17 to 1-18, 2-8, 3-10, 4-1, 4-4, 6-1, 8-13, 24-1 Figure 24-1 Table 4-1 value definitions, D-23 IPL 0, 13-14	Job, 1-1, 1-4 Figure 17-2 Figure 19-1 JOB card (\$JOB), 9-11, 20-5 Job controller, 3-4, 20-1, 22-13, 22-17, 27-1 to 27-2 Figure 20-1 Figure 20-2 Table 1-1
IPL 2 (IPL\$ ASTDEL), 1-14, 4-3, 5-1, 5-6, 5-9, 8-15, 9-10, 12-1, 13-15, 17-16, 24-5, 24-9, 25-7 Table 4-1 Table 24-1 IPL 3 (IPL\$ SCHED), 8-18, 8-20 IPL 4 (IPL\$ IOPOST), 4-3, 4-7,	Table 1-1 Table 21-1 mailbox, 20-1, 22-15, 27-2, B-2 Figure 20-1 Figure 20-2 Job information block (JIB), 1-3 to 1-4, 17-1 to 17-2,
5-10, 16-8, 24-7 Table 4-1 IPL 6 (IPL\$_QUEUEAST), 5-13, 24-5 IPL 7 (IPL\$_SYNCH), 1-11, 1-20, 5-6, 5-10,	19-5, 22-15, 27-8, D-7 Figure 1-1 Figure 17-1 Figure 17-2 Figure 17-6 Figure D-1
5-13 to 5-14, 8-20,	Table 17-4
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5, 24-3, 24-5, 25-7, 25-11, A-12	Table 17-4
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5,	K Kernel, 1-4 Kernel access mode, 1-16, 3-1, 8-27, 14-2 Figure 1-4
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5, 24-3, 24-5, 25-7, 25-11, A-12 Figure 8-7 Figure 14-1 Table 24-1 IPL 7 (IPL\$ TIMER), 4-6 Table 4-1 software interrupt, 10-6 IPL 8-11, 24-4, 24-6 Table 24-1 IPL 11 (IPL\$_MAILBOX), 15-13,	K Kernel, 1-4 Kernel access mode, 1-16, 3-1, 8-27, 14-2 Figure 1-4 Table 3-1 Kernel mode exception, 2-31 Kernel stack, 1-17, 6-4, 8-23, 11-7, 12-3
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5, 24-3, 24-5, 25-7, 25-11, A-12 Figure 8-7 Figure 14-1 Table 24-1 IPL 7 (IPL\$ TIMER), 4-6 Table 4-1 software interrupt, 10-6 IPL 8-11, 24-4, 24-6 Table 24-1 IPL 11 (IPL\$ MAILBOX), 15-13, 25-7 Table 25-1 IPL 16-31, 6-1 IPL 20-23, 5-13 to 5-14, 6-6, 24-4	K Kernel, 1-4 Kernel access mode, 1-16, 3-1, 8-27, 14-2 Figure 1-4 Table 3-1 Kernel mode exception, 2-31 Kernel stack, 1-17, 6-4, 8-23,
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5, 24-3, 24-5, 25-7, 25-11, A-12 Figure 8-7 Figure 14-1 Table 24-1 IPL 7 (IPL\$ TIMER), 4-6 Table 4-1 software interrupt, 10-6 IPL 8-11, 24-4, 24-6 Table 24-1 IPL 11 (IPL\$ MAILBOX), 15-13, 25-7 Table 25-1 IPL 16-31, 6-1 IPL 20-23, 5-13 to 5-14, 6-6, 24-4 Table 24-1 IPL 24 (IPL\$ HWCLK), 4-4, 10-5, 23-7, 24-4 Table 24-1 IPL 30, 23-1	Kernel, 1-4 Kernel access mode, 1-16, 3-1, 8-27, 14-2 Figure 1-4 Table 3-1 Kernel mode exception, 2-31 Kernel stack, 1-17, 6-4, 8-23, 11-7, 12-3 Figure 1-7 Figure 6-1 Figure 12-2 Table 4-1 Table 17-5 Table E-4 Kernel-stack-not-valid exception, 2-7 to 2-8 Table 2-1 KFILSTCNT SYSBOOT parameter, B-14
8-22 to 8-23, 9-8, 13-14, 14-23, 17-7, 18-22, 19-5, 24-3, 24-5, 25-7, 25-11, A-12 Figure 8-7 Figure 14-1 Table 24-1 IPL 7 (IPL\$ TIMER), 4-6 Table 4-1 software interrupt, 10-6 IPL 8-11, 24-4, 24-6 Table 24-1 IPL 11 (IPL\$ MAILBOX), 15-13, 25-7 Table 25-1 IPL 16-31, 6-1 IPL 20-23, 5-13 to 5-14, 6-6, 24-4 Table 24-1 IPL 24 (IPL\$ HWCLK), 4-4, 10-5, 23-7, 24-4 Table 24-1	Kernel, 1-4 Kernel access mode, 1-16, 3-1, 8-27, 14-2 Figure 1-4 Table 3-1 Kernel mode exception, 2-31 Kernel stack, 1-17, 6-4, 8-23, 11-7, 12-3 Figure 1-7 Figure 6-1 Figure 6-1 Figure 12-2 Table 4-1 Table 17-5 Table E-4 Kernel-stack-not-valid exception, 2-7 to 2-8 Table 2-1 KFILSTCNT SYSBOOT parameter,

<pre>Known file header Figure 18-6 Known image, 1-7, 18-2, 18-12, 18-15 Table 21-1 KSRVEXIT, 3-10, 3-13, 3-17 Figure 3-2 Figure 3-4 Figure 3-5 Figure 3-7</pre>	Local event flag wait states (LEF and LEFO), 3-12, 8-9, 8-15, 9-5 to 9-6 Figure 8-5 Table 8-1 Table 14-2 Lock page in memory bit in WSLE Figure 11-5
Figure 3-8	Lock page in working set bit in WSLE
see also SRVEXIT	Figure 11-5
	Lock Pages in Memory
	system service (\$LCKPAG),
L	11-10, 13-15
LAMAPREGS SYSBOOT parameter,	Table 13-1 Lock Pages in Working Set
B-17	system service (\$LKWSET),
Last chance condition handler,	11-8, 13-15, A-12
2-18, 13-4	Table 13-1
Last chance exception vector, 2-18, 17-20, 18-23, 20-13	Locking a mutex
	for read access, 24-9
Layered products Figure 1-2	for write access, 24-9
LDPCTX instruction, 1-11, 1-19,	Locking I/O buffer page
8-23, 8-26 to 8-28, 11-3	into memory, 16-8
Figure 8-7	Locking pages, 11-16, 11-18,
Less privileged access mode, A-8	11-34
see outer access mode	Locking pages in the working set,
LIB\$ESTABLISH Run-Time Library procedure,	13-15
2-16	LOCKRETRY special SYSBOOT
LIB\$FREE VM	parameter, B-17
Run-Time Library procedure,	LOG IO privilege, 10-4
13-6	Logical block number, 11-11
LIB\$GET_VM	Logical name block (LOG), 16-11
Run-Time Library procedure,	Figure 16-1
12-10, 13-6 LIB\$INITIALIZE	Figure 16–3 Figure 26–1
Run-Time Library procedure	Figure 26-2
Figure 18-7	Table A-1
LIB\$REVERT	Logical name creation, 26-4
Run-Time Library procedure,	Logical name system services,
2-17 LIB\$SIGNAL	8-14
Run-Time Library procedure,	Logical name translation, 9-14, 11-39, 26-5
2-12, 2-14, 27-4, 27-7	Logical names, xxix, 1-6,
Figure 2-3	9-1, 9-14, 26-1
Figure 2-4	and associated mailbox,
LIB\$STOP	16-12, 26-3
Run-Time Library procedure	Login command file, 20-7
Figure 2-3 Figure 2-4	Figure 20-1
LIB.MLB, 7-12, A-2, A-4, D-1	LOGINOUT image, 20-1, 20-4 to 20-5, 22-15, E-17
Linker option, 12-24, E-21	Figure 20-1
LOAD SYSGEN command, 25-13	Figure 20-2
Local event flag, 9-1	Figure 20-3

LOGINOUT image, 20-1, (cont.), Table 1-1 Table 13-1 Table 18-1 Table 21-1 Table E-4 Logout operation, 20-8 Longword index, xxxi Lookaside 1ist, 5-3, 16-7, 22-8, 25-9 to 25-10, F-1 Figure 25-4 Table 25-1 Table 25-2 LRPCNT SYSBOOT parameter, F-1 LRPSIZE SYSBOOT parameter, F-1 LSI-11 console processor, 15-16, 21-6	Mailbox write operation, 15-15 Map Global Section system service (\$MGBLSC), 9-14, 11-20, 11-27, 13-6 to 13-8, 18-12 Mapping registers in MBA or UBA, 11-34 MASSBUS adapter, 6-4 Table 6-1 Table 22-2 interrupt service routine, 6-10 Figure 6-4 MAXBUF SYSBOOT parameter, B-16 MAXPRINTSYMB SYSBOOT parameter, B-19 MAXPROCESSCNT SYSBOOT parameter, 14-12, 17-9, 22-16, B-14, F-3 Figure 11-21 Table 22-1
M	MCHECK750
MA780 interrupt service routine, 6-13, 9-7 Figure 6-6 MA780 shared memory, 7-9, 9-14, 11-1, 11-35 Table 6-1 Table 22-2 Machine check, 2-7 to 2-8, 6-1, 7-1 to 7-2, 7-9 Table 2-1 Table 2-2 Machine check code, 7-10 to 7-11 Machine check recovery block, 7-12 Magnetic tape ACP, 1-6 Table 1-1 Magnetic tape driver, 15-6 MAIL utility	module in system image, 7-10 MCHECK780 module in system image, 7-11 MCR command language interpreter, 3-4, 20-9 Table 1-1 MDAT module in system image, B-1, B-7 MDL structure definition language, xxix, A-17, D-1 Table A-1 Table A-2 Table A-3 Mechanism array, 2-16, 2-18, 2-23 Figure 2-3 Figure 2-4
Table 1-1	Figure 2-4 Figure 2-5
Mailbox creation, 16-11, 26-3 Figure 16-1 Figure 16-3 Mailbox device, 9-1, 9-13, 15-11, 22-10, B-2	Figure 2-6 Figure 2-7 Figure 2-8 Memory management, xxviii, 1-4, 1-10
in shared memory, 9-14 to 9-15, 11-35, 11-42, 16-13 Figure 11-25	Figure 1-2 Memory management enabling, 21-18, 22-1 Figure 22-2
Mailbox driver, 5-15, 9-13, 15-12	Memory management I/O requests
Mailbox logical name, 16-12,	Table 12-1 Memory management page protection,
26-3 Mailbox message block Figure 15-4	1-10, 1-16, 1-19, 11-4, 27-10 Figure 11-3 Table 11-1
Mailbox read operation, 15-13	Memory management wait states,
Mailbox unit control block,	8-11, 8-16
9-15, 11-42 Figure 16-1 Figure 16-3	Memory resident process, 8-1 Memory ROM program, 21-7 Table 21-1

Memory sizing operation, 21-7	Modified page writing, 8-8,
Merged image activation, 18-2,	8-11, 12-25, 14-2, 14-8
20-6, 22-15	Modify bit
Table 21-1	Figure 12-3
Message vectors	Figure 12-4
Figure 1-7	
	Figure 12-5
Table E-4	Figure 12-7
MFY_LOLIMIT SYSBOOT parameter,	in the page table entry,
E-16	11-11, 11-16, 12-4, 12-29
MINWSCNT SYSBOOT parameter,	Figure 11-3
13-12, 17-15, B-15	in the PFN STATE array,
Table 13-1	11-11, 11-16, 11-18,
Miscellaneous wait state (MWAIT),	12-6 to 12-8, 14-13 to 14-15
8-11, 8-15 to 8-16, 13-5, 27-9	in working set list entry
Figure 8-5	Figure 11-5
Table 8-1	More privileged access mode
Table 8-2	Table 11-1
	see inner access mode
Table 14-2	MOUNT
mutex wait	
Table 8-2	see volume mount utility
Table 24-2	Mounted volume list, 25-11,
resource wait	25-13
Table 8-2	MOVC5 instruction, 12-10
see also mutex wait	MOVCx instruction, 21-14
see also resource wait	<pre>MPW_HILIM SYSBOOT parameter,</pre>
Modified page list, 11-7,	$1\overline{4}$ -9, B-15
11-14, 11-17, 11-35, 12-6,	<pre>MPW_LOLIMIT SYSBOOT parameter,</pre>
12-8, 12-25, 12-28, 14-21,	$1\overline{4}$ -9, 22-10, B-15
14-24	MPW PRIO special SYSBOOT
Figure 11-11	_parameter,
Figure 12-3	B-16
Figure 12-4	Table 12-1
Figure 12-5	Table 14-1
Figure 12-8	MPW WRTCLUSTER SYSBOOT parameter,
	$1\overline{1}$ -35, 12-26, 12-28 to 12-29,
lower limit threshold, 12-29,	B-15
14-8, 14-21	
upper limit threshold, 14-8,	Figure 11-24
14-21	Table 22-1
Modified page write clustering,	Multiply active signals, 2-20,
12-25	2-28
Figure 12-8	Figure 2-6
Modified page write completion,	Figure 2-8
12-25, 12-28	MUTEX
Modified page writer, 11-20,	module in system image, 24-9
11-23, 11-30, 11-35, 12-6,	Mutex wait state (MWAIT), 8-14,
12-20	24-9 to 24-10
Table 9-2	Table 24-2
Table 12-1	Mutual exclusion semaphore (Mutex),
Modified page writer arrays,	1-21, 3-12, 8-14, 8-16, 24-1,
11-32, 22-9, 25-13	24-7, 26-4, D-9
Figure 11-24	Figure 3-5
Figure 12-8	Figure 24-2
Table 12-1	MWAIT state (miscellaneous wait)
Table 22-1	see miscellaneous wait
Modified page writer PTE array,	see mutex wait
	see mutex wait
11-35	pee reponice mark

N	0
Naming conventions, C-1	OPCCRASH program, 7-7
Native mode image, 1-24	OPCOM process, 22-13, 22-17,
Figure 1-8	27-3
NETDRIVER	Table 1-1
Figure 15-3	Table 21-1
NETMBX privilege	mailbox, 22-15, 27-3, B-2
Table 17-3	OPER privilege, 10-4
	Operator communications, 27-3
Network ACP (NETACP), 15-12	Outer access mode, xxxi, 17-18
Figure 15-3	
Table 1-1	Figure 1-4
Network device, 15-11	Outswap of process body, 14-13,
NJOBLIM SYSBOOT parameter, B-19	14-15
No access page, 1-24	Outswap of process header,
Figure 1-8	14-20 to 14-21
No access proctection code	Outswap operation, 11-35, 14-13
Table 11-1	Figure 8-5
NOACNT privilege	Figure 14-2
Table 17-3	Figure 14-3
NOAUTOCONFIG special SYSBOOT	Figure 14-4
parameter flag,	Table 14-4
B-17	Outswapped process, 8-1
NOCLOCK special SYSBOOT	Owner access mode field
parameter flag,	in the page table entry,
B-17	11-4, 13-1
NOCLUSTER special SYSBOOT	Figure 11-3
parameter flag,	_
B-I/	
B-17 Nonpaged dynamic memory, 1-21.	D
Nonpaged dynamic memory, 1-21,	P
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14,	PO base register (PR\$ POBR),
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12,	PO base register (PR\$ POBR),
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1,	<u>•</u>
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10	PO base register (PR\$_POBR), 8-20, 8-26 to 8-28, 11-34,
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6	PO base register (PR\$_POBR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-1	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR),
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-1 Table 25-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3,
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-1 Table 25-2 Table E-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table E-2 Table E-3	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5,	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter,	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3,
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 22-1 Table 25-2 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10 Table E-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2 Figure 11-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10 Table E-2 Null device, 15-11, 22-10, B-2	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2 Figure 11-1 Figure 11-2
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10 Table E-2 Null device, 15-11, 22-10, B-2 Null process, 1-15, 8-3, 11-32,	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2 Figure 11-1 Figure 11-2 Table E-1
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10 Table E-2 Null device, 15-11, 22-10, B-2 Null process, 1-15, 8-3, 11-32, 22-8, B-7	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2 Figure 11-1 Figure 11-2 Table E-1 P0 space, 1-16, 11-3
Nonpaged dynamic memory, 1-21, 5-3, 5-7, 5-9 to 5-10, 8-14, 9-1, 10-7, 10-10, 10-12, 11-30, 11-34, 22-5, 25-1, 25-13, B-23, E-10 Figure 1-6 Figure 21-2 Figure 25-4 Figure E-1 Table 8-2 Table 25-1 Table 25-2 Table E-2 Table E-3 allocation, 16-7, 22-5, F-1 to F-2 deallocation, 24-5, F-2 Nonpaged pool see nonpaged dynamic memory NPAGEDYN SYSBOOT parameter, 25-13, B-15, E-10 Table E-2 Null device, 15-11, 22-10, B-2 Null process, 1-15, 8-3, 11-32,	P0 base register (PR\$_P0BR), 8-20, 8-26 to 8-28, 11-34, 21-18, 22-2, 23-5 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 23-1 P0 length register (PR\$_P0LR), 8-20, 8-26 to 8-28, 11-3, 21-18, 22-2 Figure 8-6 Figure 11-2 Figure 22-1 Table 7-1 Table 21-4 Table 23-1 P0 page table, 1-3, 11-1, 11-3, 14-22, 22-1 to 22-2 Figure 11-1 Figure 11-2 Table E-1

Di bara mariatan (DDC DIDD)	Dama 6:10 11 4 11 20 11 25
Pl base register (PR\$_PlBR),	Page file, 11-4, 11-30, 11-35,
8-20, 8-26 to 8-28, 11-3	12-3, 12-8, 12-12, 12-26,
Figure 8-6	22-13, 22-16
Figure 11-2	Table 21-1
Table 7-1	Table 22-3
Table 23-1	Page file bitmap, 11-30, 25-13
Pl length register (PR\$ PlLR),	Figure 11-22
8-20, 8-26 to 8-28, 11-3	Page file control block, 11-30,
Figure 8-6	14-11, 22-16
Figure 11-2	Figure 11-22
Table 7-1	Page file index
Table 23-1	Figure 11-10
Pl page table, 1-3, 11-1, 11-3,	Page file virtual block number,
14-22	11-4, 11-16, 12-21, 13-5
Figure ll-l	page table entry format
Figure 11-2	Figure 11-3
Table E-l	Figure 11-10
Pl pointer page, 11-7, 23-8,	Figure 12-5
B-24	Page read completion system event,
Figure 1-7	8-16, 12-24, 12-30
Figure 26-1	Table 8-3
Table 17-5	
	Page table entry, 11-2, 11-4,
Table E-4	12-1, 12-3 to 12-4, 12-7
Pl space, 1-3, 1-14, 1-16,	Figure 11-3
11-3, 27-9	Table 11-1
see also control region	Table 14-5
Pl space layout, 1-22, A-17	Page table page, 12-20
Figure 1-7	Page type code
Table E-4	in PFN TYPE array
Pl window to the process header,	Figure 11-12
11-8, 14-22 to 14-23, 17-15,	in WSLE
A-10, E-17	Figure 11-5
Figure 1-7	Paged dynamic memory, 1-21,
Table E-4	13-7, 25-1, 25-11, 26-4,
Pafe fault	B-22, E-10
see also translation-not-valid	Figure 1-6
fault	Figure 26-1
Page and swap file vector, 11-30	Figure E-1
Page fault, 1-14, 11-4, 11-7,	Table 8-2
12-1, 24-6 Figure 12-2	Table 25-1
Figure 12-2	Table 25-2
for global pages, 12-12	Table E-2
from an image file, 12-3	Table E-3
from the free page list, 12-7	Paged dynamic memory mutex
from the page file, 12-12	Table 24-2
Page fault handler, 1-4, 1-10,	Paged pool
1-15, 8-27, 11-1, 11-4, 11-7,	see paged dynamic memory
11-17, 12-1, 13-7, 14-2, A-6	PAGEDYN SYSBOOT parameter,
Figure 1-2	25-13, B-15, E-10
Figure 1-3	Table E-2
Figure 1-5	PAGEFAULT
Table 14-1	module in system image
Page fault read error, 2-13	Table 14-3
Table 2-2	PAGEFILE.SYS, 11-30
Page fault wait state (PFW),	Figure 11-22
8-11, 8-15 to 8-16, 8-27,	PAGEFILSIZE special SYSBOOT
12-4, 12-24, 12-30, 13-5	
Figure 8-5	parameter,
Table 8-1	B-15
	Pager
Table 14-2	see page fault handler

Pager I/O, 1-10, 12-4, 12-19	PFN data base, (cont.),
Figure 1-3	Figure 12-4
PAGFILCNT special SYSBOOT	Figure 12-5
parameter,	Figure 14-2
B-15	Figure 14-3
Paging file quota, 13-3	Figure 14-4
PAGTBLPFC special SYSBOOT	Figure 14-5
parameter,	Figure 14-6
12-21, B-14	Figure 14-7
Parameter files, 7-5, 22-19,	Figure 21-2
22-23	Figure E-1
Figure 22-4	Table 11-2
Figure 22-5	Table 14-1
Table 22-3	Table E-2
and SYSBOOT, 22-19	Table E-3
and SYSGEN, 22-23	PFN link arrays, 11-17
Password, 20-6	Figure 11-9
PASSWORD card (\$PASSWORD), 20-5	Figure 11-13
PCB	Table 11-2
see hardware process control	PFN mapping, 13-6, 13-8
block	PFN transition states, 11-7,
see process control block	12-15, 12-25, 14-20
PCB status vector (PCB\$L_STS),	see also individual state names
8-5, 8-11, 8-13, 9-11	PFNMAP privilege, 6-15, 13-6
Table 9-2	
Table 17-3	PFRATH SYSBOOT parameter, 8-8,
PCB vector, 11-27, 17-7, 17-9,	13-14, B-16
22-8, 25-13, 27-10	Table 13-2
	PFRATL SYSBOOT parameter, 8-8,
Figure 11–21 Figure 17–3	13-14, B-16
Figure 17-4	Table 13-2
Table 22-1	PFRATS special SYSBOOT parameter,
PDAT	B-16 Physical manager 11 14
	Physical memory, 11-14
module in system image,	amount used by the system,
1-16, 22-8, B-8	E-14
Per-process common area	Physical memory contents, 7-7,
Figure 1-7	7-9 Physical memory descriptors 7.0
Table E-4	Physical memory descriptors, 7-9
Per-process message section,	Table 7-1
17-16	Physical memory layout
Figure 1-7	Figure 21-2
Table E-4	Physical memory size, xxix
Per-process stack pointers,	Physical page allocation,
8-20, 8-27 to 8-28	12-10, 12-14
Figure 8-6	Physical page deletion, 11-17
Table 7-1	PHYSICALPAGES special SYSBOOT
Table 23-1	parameter,
Periodic system subroutine, 10-9	B-16, E-12
Figure 10-1	PIC
Table 10-1	see position independent code
PFCDEFAULT SYSBOOT parameter,	PL/I, 2-2
12-21, 12-24, B-14	POOLPAGING SYSBOOT parameter flag,
Table 12-1	22-8, B-17
PFN data base, 1-4, 11-1, 11-7,	POPL pseudo instruction
11-14, 12-4, 12-15, 14-15,	Figure A-1
21-17, 25-11, B-22, E-10,	Position independent code, 1-24
E-12 to E-13	Figure 1-8
Figure 1-6	POSTEF
Figure 11-9	module in system image, 9-6
Figure 12-3	

Power fail, 2-7, 5-12, 6-1,	Private section, 13-1, 13-6,
7-2, 23-1	18-8
Table 2-1	Figure 18-2
Table 23-1	Figure 18-3
<pre>interrupt service routine, 23-1</pre>	Private section creation, 13-6 Privilege enhancements, 18-12
Table 21-3	Privileged image, 1-7
Power recovery, 5-12, 8-8,	Figure 1-2
21-2, 23-1	Figure 1-4
Table 21-3	Table 1-1
Table 23-1	Table 21-1
error log entry, 23-6 see also restart routine	Privileged instruction exception Table 2-1
Power recovery AST, 5-12, 14-9,	Table 2-2
18-21, 23-1, 23-6, 23-8	Privileged instructions, 1-11
Table 9-2	Privileged library vector (PLV),
delivery, 23-8	3-14
PQL_Dquota SYSBOOT parameters,	Figure 3-9
17-8, B-18	Privileged process, 3-18
PQL DWSDEFAULT SYSBOOT parameter, 17-15, E-3	Privileged shareable image, 3-13 to 3-14, 18-3
Figure 11-1	Figure 3-8
Table 13-1	Figure 3-9
Table E-1	PRMCEB privilege
PQL_DWSQUOTA SYSBOOT parameter	Table 9-1
Table 13-1	PRMMBX privilege, 16-11, 16-16
PQL Mquota SYSBOOT parameters,	Procedure, 1-10, 1-12, 1-14,
17-8, B-18 PQL MWSDEFAULT SYSBOOT parameter	2-2, 5-8 Procedure calling standard,
Table 13-1	1-12, 2-1, 5-8
PQL_MWSQUOTA SYSBOOT parameter	Figure 2-4
Table 13-1	Procedure entry mask
PR\$ ICCS register, 10-1, 10-3, 10-6	see entry mask
Table 10-1	Process, 1-1, 8-1 Process allocation region,
PR\$ ICR register, 10-3, 10-5	1-21, 25-1, 25-11, 26-4, B-27
Table 10-1	Figure 1-7
PRS_MAPEN register, 22-3, 23-5	Figure 26-1
Figure 22-2	Table 17-5
PR\$_NICR register, 10-1, 10-3,	Table 25-1 Table 25-2
10-5 Table 10-1	Table 25-2
PR\$ TXDB register, 7-7,	Process context, 1-13, 1-17,
15-16 to 15-17, 21-2, 21-7,	5-10 to 5-11, 8-16, 9-9,
23-5, 23-9	12-2, 13-14, 16-7, 19-1,
Table 15-1	22-13, 24-7, 27-8 to 27-9
Preemption, 8-4	Figure 1-1
Primary bootstrap program (VMB),	Table 17-1 Process control, 1-6, 9-1, 9-8
7-6, 7-9, 21-5, 21-7, A-11 Figure 21-1	Process control block, xxxi,
Table 21-1	1-3, 5-5, 8-1, 8-9,
Table 21-2	8-22 to 8-23, 8-26, 9-8,
Table 21-3	17-1 to 17-2, 19-5, 22-15,
Primary exception vector, 2-18,	27-8, A-10, D-9
18-23, 20-6	Figure 1-1
executive mode, 2-31	Figure 5-l Figure 8-l
kernel mode, 2-31 Print symbiont	Figure 9-1
Table 1-1	Figure 9-3
Private page, 12-3	Figure 11-21

Process control block, (cont.) Figure 17-1 Figure 17-2 Figure 17-5 Figure 17-6 Figure 19-1 Figure D-2 Table 7-1 Table 9-2 Table 17-4 Table D-2 Table D-2	Process header, (cont.), Table 17-5 Table 18-1 Table D-3 Table E-1 configuration, 17-13 fixed size portion, 11-2, 11-7, 17-14 Table 17-5 Table E-1 size, 11-27, 21-17, E-1 Table E-1
see also hardware process	Process header page arrays,
control block	11-2, 11-11, 14-11, E-3
Process control block	Figure 11-1
base register (PR\$_PCBB),	Figure_11-8
xxxi, 8-21 to 8-23, 8-26,	Table E-1
8-28	Process header vector, 22-8
Table 21-3	Table 22-1
Table 23-1	Process header vector arrays,
Process creation, xxviii, 1-6,	11-27, 14-20
8-9, 9-8, 9-14, 11-32, 14-2,	Figure 11-21
21-17	process index array, 11-27
Figure 8-5	reference count array, 11-27
Figure 17-1	Process header vector index,
Figure 18-9	11-27, 11-30, 11-35
Table 8-3	Figure 11-20
detached process, 17-6 to 17-7 Figure 17-1	Figure 11-21
subprocess, 17-2, 17-6 to 17-7	Figure 11-24 Process I/O segment, 20-6, B-27
Process deletion, xxviii, 1-6,	
5-11, 7-5, 8-9 to 8-11,	Figure 1-7
8-14 to 8-15, 8-27, 9-8,	Table 17-5
9-10, 17-18, 18-18, 19-1,	Table E-4
24-5, 24-9, 27-9	Process ID, 1-3, 5-14, 9-8,
Figure 8-5	10-11 to 10-12, 16-7, 16-10,
Table 8-3	17-7, 17-9, 27-7, F-4
Table 14-3	Figure 17-4
Table 24-1	Table 12-1 Process index, 27-10, F-4
subprocess, 19-3	Figure 11-21
Figure 19-1	Figure 17-4
Process header, xxix, 1-3,	Process logical name table,
1-16, 5-11, 8-8, 10-6, 11-1,	25-11, 26-1
11-4, 11-7, 11-20, 11-27,	Figure 26-1
14-10, 17-1, 27-9, A-10, D-14	Figure 26-2
Figure 1-1	Process name, 1-3, 9-8, 9-10,
Figure 11-1	17-5, 27-7
Figure 11-2	Process outswapping, 8-11
Figure 11-4	Process page table, 11-2,
Figure 11-6	14-10, 14-15, 14-24, 18-1, 18-5
Figure 11-8	Figure 11-19
Figure 11-20	Figure 14-2
Figure 14-2	Figure 14-3
Figure 14-3	Figure 14-4
Figure 14-4	Figure 14-5
Figure 14-5	Figure 14-6
Figure 14-6	Figure 14-7
Figure 14-7	Table 12-11
Figure 17-1	Table 14-1
Figure 17-6	Table 14-5
Table 9-2	

December was balance to the A	
Process page table entry, 12-4,	Process scheduling states, 4-7,
12-12, 12-17, 13-6 to 13-7,	8-1, 8-15 to 8-16, 8-27
13-9	Table 8-1
Process permanent file, 18-21,	Table 14-2
20-6, 20-8	see also individual state names
Figure 20-1	Process section, 11-11
Figure 20-2	Process section table, 11-2,
Process priority, 1-3, 4-7,	11-4, 11-11, 17-14, E-3
8-1, 8-3, 8-8, 9-6, 9-10,	Figure 11-1
12-30 to 12-31, 14-4, 14-8,	Figure 11-6
17-6, 24-10, 27-2	Table 17-5
Figure 8-2	Table E-1
Figure 14-1	Process section table entry,
Table 12-1	11-4, 11-11, 11-30,
Table 14-1	13-5 to 13-6, 14-11
Table 14-2	Figure 11-6
associated boost, 10-8	Figure 11-7
	Figure 11-10
base, 8-3, 8-19, 8-23, 9-11, 16-7, 20-7	Figure 18-3
current, 8-3, 8-19,	Process section table index,
8-22 to 8-23, 9-11	11-4, 11-11, 11-16,
dynamic adjustment,	12-3 to 12-4, 12-7 to 12-8,
8-3 to 8-5, 8-18, 12-24	12-21, 13-6, 14-26
Figure 8-2	Figure 11-3
Table 8-3	Figure 12-3
Table 12-1	Figure 12-4
normal range, 8-3 to 8-4, 24-9	Figure 18-3
real-time range, 8-3, 8-19,	Process structure, 1-18
8-23, 24-9	Process suspension, 5-1, 5-10,
Process private page	9-9
Figure 11-12	Process-permanent message section,
Process private section, 12-29	27-5
Process private section, 12-29 Process privileges, 1-3, 1-13,	27-5 Processor priority
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17,	27-5 Processor priority see IPL
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7,	27-5 Processor priority see IPL Processor registers
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13	27-5 Processor priority see IPL Processor registers see individual register names
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL),
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW)
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB),	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter,
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6	27-5 Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13,	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image,
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16,
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9 Figure 17-1	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4 Program development tools
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9 Figure 17-1 Figure 17-1 Figure 17-2	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4 Program development tools Figure 1-2
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9 Figure 17-1 Figure 17-2 Table 17-4	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4 Program development tools Figure 1-2 Protection code
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9 Figure 17-1 Figure 17-2 Table 17-4 Process rundown, 18-20, 19-3	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4 Program development tools Figure 1-2 Protection code in the page table entry, 11-4
Process private section, 12-29 Process privileges, 1-3, 1-13, 1-19, 9-8, 16-7, 17-5, 17-17, 18-11, 18-22 to 18-23, 20-7, 22-13 Table 17-2 Table 18-1 privilege mask, 27-2 see also individual privilege names Process quota block (PQB), 17-1 to 17-2, 17-16 Figure 17-1 Figure 17-6 Table 17-2 Process quotas, 1-3, 1-13, 1-20, 17-6, 17-8, 20-7, 22-13 Table 13-1 Table 17-4 deductible quotas, 17-9 Table 17-4 nondeductible quotas Table 17-4 pooled quotas, 1-4, 17-9 Figure 17-1 Figure 17-2 Table 17-4	Processor priority see IPL Processor registers see individual register names Processor status longword (PSL), 1-14, 4-2, 6-1, 8-20, 24-1 Figure 12-2 Processor status word (PSW) Figure 3-7 Table 2-3 PROCSECTCNT SYSBOOT parameter, 13-12, B-15, E-3 Figure 11-1 Table E-1 PROCSTRT module in system image, 2-30, 3-13, 17-1, 17-16, 20-12, 20-14, A-10, A-12 Figure 17-6 Figure 20-4 Table 17-1 Table 18-1 Table E-4 Program development tools Figure 1-2 Protection code

PSWAPM privilege, 9-11, 13-15 to 13-16 Table 9-1 Table 17-3 PTE PFN array, 11-16 to 11-17, 11-30, 12-4, 12-7, 12-14 to 12-15, 12-17, 12-25, 13-5 Figure 11-9 Figure 11-20 Table 11-2 Purge Working Set system service (\$PURGWS), 12-6, 13-14	Real-time bitmap Table 22-1 REALTIME SPTS SYSBOOT parameter, 6-16, 22-8, B-17, E-9 Table 22-1 Table E-2 Record management services see RMS REFCNT PFN array, 11-18 to 11-19, 11-34, 12-4, 12-6, 12-14 to 12-15 Figure 11-9 Table 11-2 Register save mask
Put Message system service (\$PUTMSG), 17-19, 27-4, 27-6	see entry mask REI instruction, 1-11, 1-17, 2-8, 2-18, 2-23, 3-10, 3-17, 4-2, 4-6, 5-1 to 5-2, 5-6 to 5-7, 5-9, 6-1 to 6-2, 6-9, 8-23, 8-26, 8-28, 17-18,
Quantum end, 4-6, 5-4, 5-12, 8-4 to 8-5, 10-6 to 10-7, 13-10, 13-13 Table 8-3 Table 9-2 Table 13-2 Table 14-3 QUANTUM SYSBOOT parameter, 8-5, B-15 Queue I/O Request system service (\$QIO), 5-1, 5-4, 5-8, 5-13, 8-9, 8-15, 9-4, 9-13, 15-4, 16-6, 16-19, 24-7 Queue I/O Request and Wait for Event Flag system service (\$QIOW), 16-6 Queue instructions, 1-11, 4-3, 11-37, 25-9, 25-11	18-15, 18-19, 20-7, 23-7, 24-1, A-8 Figure 1-4 Figure 2-3 Figure 3-2 Figure 3-6 Figure 3-8 Figure 6-3 Figure 6-4 Figure 6-5 Figure 6-7 Figure 8-7 Table 23-1 Release pending PFN transition state, 12-6, 12-8 Figure 12-3 Figure 12-4 Figure 12-5
RAB (Record Access Block), 3-12 Read accessibility, 3-5 Read Event Flag system service (\$READEF), 9-7 Read in progress PFN transition state, 8-11, 12-4, 12-14, 12-17, 13-5 Figure 11-11 Figure 12-3 Figure 12-4 Figure 12-5 Figure 12-6 Figure 12-7 Table 14-4	RELOAD SYSGEN command, 15-9 Remote terminal ACP Table 1-1 REMQUE instruction, 4-3 REPLY Table 1-1 REQUEST Table 1-1 RESALLOC special SYSBOOT parameter flag, B-17 Rescheduling interrupt, 1-15, 4-4, 4-7, 8-20, 8-27, 9-6, 9-11, 14-4, 24-10 Figure 1-5 Table 4-1 Rescheduling interrupt handler Figure 8-7

Reserved addressing mode exception Table 2-1	RMS dispatcher, 3-10 Figure 3-6
Table 2-2	RMS error detection, 3-13
Reserved instruction exception,	RMS image, 11-21, 22-1, 22-13,
2-14, 7-4 to 7-5	22-16 to 22-17, A-15
Table 2-1	Figure 1-6
Table 2-2	Figure E-1
Reserved operand exception, 2-8	Table 12-1
Table 2-1 Table 2-2	Table 21-1 Table E-2
Resident computable process, 8-9	Table E-2
Resignalling an exception, 2-2,	RMS rundown, 19-2, 20-6, 20-9,
2-23	20-14
example of	RMS service vector
Figure 2-6	Figure 3-6
Resource allocation, 1-20	RMS services
Resource control, 1-19	Table 3-1
Resource wait mode, 19-2	RMS synchronization
Table 17-3	Figure 3-1
Resource wait state (MWAIT),	Table 3-1
8-13, 12-31, 19-6, 24-11	RMS_DFMBC SYSBOOT parameter,
RESTAR.CMD, 23-4	B-18
Restart parameter block (RPB), 7-9, 21-7, 21-9,	RMS_DFMBFHSH SYSBOOT parameter,
21-14 to 21-15,	B-18
22-8 to 22-10, 23-1,	RMS_DFMBFIDX_SYSBOOT parameter, B-18
23-3 to 23-4, 23-9, B-22,	RMS_DFMBFREL SYSBOOT parameter,
D-18, E-9	B-18
Figure 1-6	RMS DFMBFSDK SYSBOOT parameter,
Figure 21-1	B-18
Figure E-l	RMS_DFMBFSMT SYSBOOT parameter,
Table 21-3	B-18
Table 22-1	RMS_DFMBFSUR SYSBOOT parameter,
Table 23-1 Table E-2	B-18
Restart routine, 22-8 to 22-9	RMSSHARE utility, 22-18, 25-13, E-10
Table 21-3	Table 21-1
see also power recovery	Round robin scheduling,
Restartability, 2-8	8-4 to 8-5
Resume Process	RSE
system service (\$RESUME),	module in system image,
5-11, 8-11, 9-9 to 9-10,	8-5, 8-17
19-2	Table 14-3
Table 8-3	RSX-11M AME, 18-2, 18-15, A-9
Table 9-1	Figure 1-8
Table 9-2 RET instruction, 1-14, 2-24,	see also compatibility mode
3-1, 3-10, 3-13, 3-17, 5-8	RSX.EXE Figure 1-8
Figure 3-1	RT-11 bootstrap, 21-6
Figure 3-2	Run-Time Library, 1-24
Figure 3-3	Figure 1-2
Figure 3-5	Figure 1-8
Figure 3-6	Rundown
Figure 3-8	system service (\$RUNDWN),
Figure 3-9	18-20
RMS, 1-6, 1-12, 3-1, 8-10, 9-4, 9-13	see image rundown
Figure 1-2	see process rundown
Figure 1-4	RX01 floppy disk, 21-6
Table 1-1	

S	Send Message to Error Logger
SBIERRENABLE SYSBOOT	system service (\$SNDERR),
parameter flag,	7-2, 27-3
B-17	Send Message to Operator
Scatter/gather, 11-34	system service (\$SNDOPR),
SCBVECTOR	27-3
module in system image,	Send Message to Symbiont Manager
21-17	system service (\$SNDSMB),
SCHED	27-2
module in system image,	Figure 20-2
8-20, 8-22	Sense characteristics \$QIO
Schedule Wakeup	function code (IO\$_SENSECHAR),
system service (\$SCHDWK),	16-19
10-10 to 10-11	Sense mode \$QIO
Figure 10-1	function code (IO\$_SENSEMODE),
Table 9-1	16-19
Scheduled wakeup, 10-1, 10-7,	Sequence number vector, 22-8,
10-9	25-13 mahla 22 1
Scheduler, 1-10, 4-8, 5-11,	Table 22-1
8-1, 12-24, 12-30, 14-27,	SET ACCOUNTING command, 27-1
17-7, 22-10, 24-5	Set AST Enable
Figure 1-2	system service (\$SETAST),
Figure 14-1	5-6, 9-11 Table 9-1
Scheduling, xxviii, 1-6, 8-1,	SET command, 1-7
13-5, 24-3	Table 1-1
inswap scheduling, 14-4, 14-22	Set Event Flag
outswap scheduling, 14-4,	system service (\$SETEF), 9-6
14-13	Set Exception Vector
swap scheduling, 14-2	system service (\$SETEXV),
Scheduling state transitions	2-17
Figure 8-5 SDAT	SET MESSAGE command, 27-5
module in system image,	Table E-4
8-9, 8-22, B-5	SET NOCONTROL Y command, 20-14
Search for condition handler	Set Power Recovery AST
Figure 2-4	system service, 14-9
Figure 2-5	system service (\$SETPRA),
Figure 2-6	23-8
Secondary bootstrap program	Table 9-1
(SYSBOOT),	Table 9-2
xxxi, 7-6, 21-11, 21-15, A-11	Set Priority
Figure 21-1	system service (\$SETPRI),
Figure 22-2	8-3 to 8-4, 9-10 to 9-11
Figure 22-4	Table 8-3
Table 21-1	Table 9-1
Table 21-4	Set Privileges
Table 22-3	system service (\$SETPRV),
Table 22-4	18-24
Secondary exception vector,	Table 18-1
2-18, 18-23	Set Process Name
Section table entry	system service (\$SETPRN),
see global section table entry	9-11 Mahla 0-1
see process section table entry	Table 9-1
Self-relative queue, 11-37	SET PROCESS/PRIORITY command,
Send Message to Accounting Manager	8-3 to 8-4 SET PROCESS/PRIVILEGES command,
system service (\$SNDACC),	18-26
27-1	10-20

Set	Protection on Pages	Shared memory mailbox
	system service (\$SETPRT),	control block,
	13-16	9-15, 11-42, 16-13
Set	Resource Wait Mode	Figure 16-2
	system service (\$SETRWM),	Figure 16-3
	8-13, 9-11	SHELL
	Table 9-1	module in system image,
	Table 9-2	1-22, 2-31, 14-2, 21-17,
Set	Swap Mode	25-11, B-24, B-26, E-17
	system service (\$SETSWM),	Figure 26–1 Table 17–1
	9-11, 13-15 to 13-16	Table 17-1 Table E-4
	Table 9-1	
CET	Table 9-2	Shell process, 11-32, 14-12, 17-1, 17-12, 22-5, A-12
	SYSGEN command, 22-19,	Figure 11-22
2.2	2-23, 22-25 Figure 22-4	Figure 17-5
	Figure 22-5	Table 13-1
	Table 22-3	Table 17-5
Set	System Service Failure Mode	Table E-4
	system service (\$SETSFM),	SHMEM privilege, 16-11
	3-17, 9-11	Short literals, 1-11
	Table 9-1	SHOW command, 1-7
	Table 9-2	Table 1-1
Set	System Time	SHOW SYSGEN command, 22-19
	system service (\$SETIME),	Table 22-3
	10-3 to 10-5, 22-15	SHOW SYSTEM command, 8-3, 10-4,
	Table 10-1	E-17, F-4
Set	Timer	SHRCNT PFN array, 11-19,
	system service (\$SETIMR),	12-14 to 12-15, 13-15,
	5-1, 5-4, 5-8,	14-14 to 14-15
	10-7 to 10-8, 10-10 to 10-12	Figure 11-9
SET	UIC command	Table 11-2
	Table 18-1	SHUTDOWN.COM, 7-7
SET	WORKING_SET command, 13-12	Signal array, 2-8, 2-18, 2-23
	Table 13-1	Figure 2-2
	WORKING_SET/QUOTA command,	Figure 2-3
	1-8	Figure 2-4
SET.	IPL macro, 24-1	Figure 2-5
a	Figure 24-1	Figure 2-6
	PRV privilege, 17-5, 18-26	Figure 2-7
	TIME SYSBOOT parameter flag,	Figure 2-8 Table 2-2
	2-15, B-17	
Silai	reable image, 18-12	SKIPWSL special SYSBOOT parameter, 12-18 to 12-19, 14-10, 14-26,
Shar	Table 21-1 red files, 9-1	B-16
	red memory	Smithsonian Institution
	ayout, 11-37	astronomical calendar, 10-3
	nysical layout	SOFTINT macro, 4-2
	Figure 11-25	Software context, 1-1, 1-3
Shar	red memory common data page,	Figure 1-1
	1-38	Software detected exception,
	Figure 11-25	2-14
	Table 11-3	Software interrupt request
Shar	red memory common event block	register (PR\$_SIRR)
	Figure 9-4	Figure 4-1
Shar	red memory control block,	Figure 4-1, 4-1
	1–38	
	Figure 11-26	

Software interrupt summary	STATE PFN array, 11-7, 11-16,
register (PR\$_SISR)	11-18, 11-23, 12-4, 12-6,
Figure 4-1	12-19
Figure 4-1, 4-1	Figure 11-9
Table 21-3	Figure 11-11
Table 23-1	Figure 11-13
Software interrupts, 1-11,	Table 11-2
1-15, 1-18, 4-1, 5-6, 5-13, 8-18, 24-6	State queues, 8-9
Figure 1-5	STOP command, 20-16 Figure 20-3
Figure 2-1	String formatting services,
Table 4-1	1-6, 3-1
Software PCB	Structure type codes
see process control block	Table D-4
Software priority	SUBMIT command, 20-1, 20-4
see process priority	Figure 20-2
Software timer, 4-5, 10-6	Subscript range arithmetic trap
Figure 1-5	Table 2-3
interrupt service routine,	Supervisor access mode, 20-5,
4-4, 4-6, 10-1, 10-6, 13-14	20-7
Table 4-1	Figure 1-4
Software-detected exceptions,	Supervisor mode exception, 2-31
2-12	Supervisor stack
Special kernel AST, 5-3,	Figure 1-7
5-5 to 5-6, 5-9 to 5-12, 9-9 to 9-10, 12-25,	Table E-4
12-28 to 12-29,	Suspend Process system service (\$SUSPND),
16-9 to 16-10, 19-1 to 19-2,	5-10, 8-11, 8-15,
23-8, 24-5, 24-7, 27-8 to 27-9	9-9 to 9-10
Table 12-1	Table 9-1
SPTREQ SYSBOOT parameter, B-15,	Table 9-2
E-9, E-14	Suspend special kernel AST
Table E-2	Table 9-2
SPTSKEL	Suspend wait states
module in system image, E-9	(SUSP and SUSPO),
SRVEXIT, 3-10, 3-13, 3-17	5-11, 8-15 to 8-16,
Figure 3-2	9-9 to 9-10, 27-9
Figure 3-4	Figure 8-5
Figure 3-5	Table 8-1
Figure 3-6	Table 14-2
Figure 3-7	SVPCTX instruction, 1-11, 1-19,
Figure 3-8	5-11, 8-22, 8-26 to 8-28, 19-5
see also KSRVEXIT SS\$ CONTINUE	Figure 8-7 Swap file, 11-7, 11-30, 11-35,
see continuing from an exception	12-26, 22-13, 22-16
SS\$ RESIGNAL	Table 21-1
see resignalling an exception	Table 22-3
Stack overflow, 2-9	initialization, F-3
STARDEF.MDL, A-3 to A-4, A-18,	Swap file bitmap
D-1	Figure 11-23
Table D-1	Swap file table
STARLET.MLB, A-2, A-4, D-1	Figure 17-5
Startup command file, 22-1,	Swap file table entry, 11-30,
22-9, 22-13, 22-17 to 22-18	11-32, 14-11, 17-13, 22-5, F-3
Table 21-1	Figure 11-22
STARTUP.COM, 25-13	Figure 11-23
	Figure 17-5

Green glob 14 12 17-7 10-5	SYE
Swap slot, 14-12, 17-7, 19-5 Figure 17-5	see error log report generator
	Symbiont manager
SWAPFILE module in system image,	(job controller), 27-2
11-30, 11-32	Symbol naming conventions,
SWAPFILE.SYS, 11-32, 14-12	xxix, C-1
Figure 11-22	Symbolic debugger, 22-18
	<u>-</u>
Figure 17-5	see debugger Synchronization, xxix, 1-6,
Swapper I/O, 1-10, 11-34,	1-11, 1-18, 1-20,
12-19, 14-11	9-13 to 9-14, 11-37, 24-1,
Figure 1-3	
Swapper map, 11-32, 11-34,	25-7
14-10, 14-12 to 14-13, 14-15,	Table 24-1
14-24, 22-9, 25-13	SYS\$CALL HANDL, 2-26, 2-28
Figure 11-24	Figure 2-6
Figure 14-2	Figure 2-7
Figure 14-3	Figure 2-8
Figure 14-4	SYS\$COMMAND, 20-6, 20-8
Figure 14-5	Figure 20-1
Figure 14-6	Figure 20-2
Figure 14-7	SYS\$DISK, 17-6, 17-18
Table 12-1	Table 17-2
Table 22-1	SYS\$ERROR, 9-14, 17-6,
Swapper process, 1-4, 1-10,	17-18 to 17-19, 20-6, 20-8,
1-15 to 1-16, 8-8 to 8-9,	27-6 to 27-7
8-15, 11-1, 11-7, 11-11,	Figure 20-1
11-17, 11-32, 14-1 to 14-2,	Figure 20-2
17-1, 17-13, 22-8, 22-13,	Table 17-2
A-12, B-7	SYS\$INPUT, 9-14, 17-6, 17-18,
Figure 1-2	20-6, 20-8
Figure 1-3	Figure 20-1
Figure 14-1	Figure 20-2
Table 9-2	Table 17-2
Table 12-1	SYS\$OUTPUT, 9-14, 17-6,
Table 14-1	17-18 to 17-19, 20-6, 20-8,
Table 14-3	27-6 to 27-7
Table 17-1	Figure 20-1
Table 21-1	Figure 20-2
wakeup call, 8-8, 8-18	Table 17-2
Swapper's PO base register, 22-9	SYS.EXE
Swapping, 14-1	see system image file
SWP PRIO special SYSBOOT	SYS.STB
parameter,	see system symbol table
B-16	SYSBOOT
Table 12-1	see secondary bootstrap program
Table 14-1	SYSBOOT and parameter files,
SWPFAIL special SYSBOOT	22-19
parameter,	SYSBOOT parameters, xxix,
14-8, B-16	xxxi, 10-5, 11-1, 21-15,
SWPFILCNT special SYSBOOT	21-17, B-14, E-1
parameter,	Table 17-1
B-15	Table 22-4
SWPRATE special SYSBOOT	Table E-2
parameter,	see also individual
14-4, B-16	parameter names
SWPVBN PFN array, 11-20, 11-35,	SYSCOMMON
12-26, 14-14, 14-24	module in system image,
Figure 11-9	10-7, 10-9, B-8
Table 11-2	Figure 26-1
IGDIC II 7	rigule 20-1

SYSDEF.MDL, A-3 to A-4, A-18, D-1	System control block, (cont.)
Table D-1	Figure 6-3
SYSGEN and parameter files,	Figure 6-4
22-23	Figure 6-5
SYSGEN utility, 1-7, 6-7, 6-10,	Figure 6-6 Figure 21-1
6-13, 11-32, 11-37,	Figure 21-2
22-18 to 22-19, A-16, F-3	Figure E-1
Figure 11-22	Table 22-2
Figure 22-5	Table E-2
Table 1-1	Table E-3
Table 21-1	size, 21-17
Table 22-3	System control block
Table 22-4	base register (PR\$ SCBB),
SYSINIT process, 7-7, 10-3,	6-4, 22-5
11-30, 11-32, 14-12, 18-2,	Figure 2-1
21-18, 22-1, 22-13, 22-23,	Figure 6-2
27-4, A-11, F-3	Figure 21-1
Figure 11-22	Figure 21-2
Figure 22-4	Table 21-3
Table 21-1	Table 23-1
SYSLOAVEC	System control block vector,
module in system image, 22-11	7-11
Figure 22-3	Figure 6-1
Table 22-1	System crashes
SYSLOAxxx.EXE, 21-16, 22-11	see bugcheck
Table 22-1	see fatal bugcheck System disk driver, 21-17
SYSMAR.MAR, A-3	Table 21-4
SYSMWCNT SYSBOOT parameter,	Table 22-1
B-15, E-11, E-16	System dump analyzer (SDA),
Table 13-1	xxix, 7-6, 7-9, 8-3, 25-3,
Table E-2	A-16
Table E-3	Table 1-1
SYSNAM privilege, 26-4	Table 22-1
SYSPAGING SYSBOOT parameter flag,	System dump file, 7-9
21-18, 22-5, B-17	System event, 8-15, 9-6
SYSPARAM	System event reporting, 8-17
module in system image,	Table 8-3
B-14, B-20	System header, 11-20, 13-7,
SYSPFC special SYSBOOT parameter,	13-9, 21-17, 22-17, 25-11,
B-14 Table 12-1	B-23, E-11 Figure 1-6
	Figure 1-6 Figure 11-15
System, xxx System base register (PR\$ SBR),	Figure 11-18
21-18	Figure 21-2
Figure 21-2	Figure E-1
Figure 22-1	Table 22-1
Table 21-3	Table E-2
Table 21-4	Table E-3
Table 23-1	System identification register
System context, 1-13, 15-19	(PR\$_SID),
System control block, 1-14,	$21-9$, $\overline{2}1-16$, $22-11$
1-17, 2-4, 2-8, 3-4, 4-1,	System image file (SYS.EXE),
6-1, 6-3 to 6-4, 6-9, 21-9,	xxix, 1-16, 7-6, 10-5,
21-15, 22-5, 23-1, B-23, E-10	11-21, 21-15, 21-17 to 21-18,
Figure 1-6	22-10 Figure 1-6
Figure 2-1	Figure 1-6 Figure 17-5
Figure 6-1	Figure 22-4
Figure 6-2	F19016 22-4

```
System image file (SYS.EXE) (cont.), System service dispatching, 3-1
                                      System service failure exception,
    Figure 22-5
    Figure E-1
                                        2-13, 3-12, 9-10, 18-23
    Table 12-1
                                          Table 2-2
                                          Table 17-3
    Table 17-1
    Table 21-1
                                      System service vector, 3-1,
    Table 21-4
                                        8-16, 21-18, B-1
    Table E-2
                                          Figure 1-6
System initialization, xxviii,
                                          Figure 3-1
  7-1, 10-3 to 10-4, 24-4, 25-7
                                          Figure 3-2
    Figure 25-1
                                          Figure 3-3
    Table 2-1
                                          Figure E-1
    Table 10-1
                                          Table 3-1
System length register (PR$ SLR),
                                          Table E-2
                                          Table E-3
  11-25, 21-18
                                      System services, 1-10, 1-12,
    Table 21-3
    Table 21-4
                                        1-14, 3-1
    Table 23-1
                                          Figure 1-2
System logical name table,
                                          Figure 1-4
                                          Table 3-1
  8-14, 25-11, 26-1
                                        see also individual service names
    Figure 26-1
    Figure 26-2
                                      System shutdown, 7-6
                                      System symbol table (SYS.STB),
    Table 8-2
System logical name table mutex
                                        1-6, 1-9, 18-11
    Table 24-2
                                          Table 1-1
System map file (SYS.MAP), A-14
                                      System time, 10-1, 10-3, 23-6,
System message file, 11-21,
                                        24-4, 27-11
  22-1, 22-13, 22-16 to 22-17,
                                          Table 7-1
  27-4 to 27-5
                                          Table 10-1
                                        updating, 10-5 to 10-6
    Figure 1-6
                                      System version number
    Figure E-1
    Table 12-11
                                          Table 7-1
                                      System virtual address space,
    Table 21-1
    Table E-2
                                        xxix, 1-14, 21-15, 21-17
    Table E-3
                                        layout, 1-21, A-17
System overview, xxviii
                                            Figure 1-6
                                            Figure E-1
System page table, 7-9,
  11-24 to 11-25, 21-15, 22-1,
                                            Table E-2
                                        size, 22-25, E-5
  22-3, 25-11, B-23,
  E-11 to E-12
                                      System working set, 13-9, E-11
                                      System working set list, 11-21
    Figure 1-6
    Figure 11-17
                                          Figure 11-15
                                          Figure 11-18
    Figure 21-2
                                      SYSUIC SYSBOOT parameter, B-16
    Figure 22-1
    Figure E-1
                                      SYSWAIT
                                          module in system image, 8-27
    Table 12-11
    Table E-2
                                            Table 14-3
    Table E-3
  size, 21-17
System page table entry
  used by disk driver, 15-2,
                                      Terminal driver, 5-15, 15-7,
    15-19
                                        21-17, 22-9
System PCB, 11-20
                                          Figure 15-1
System process, 22-1, 22-13
                                          Figure 15-2
    Table 1-1
                                          Figure 20-1
System section table entry,
                                          Table 21-4
  22-5, 22-17
                                          Table 22-1
    Figure 11-16
                                        unsolicited input, 20-1
    Table 12-1
```

Terminal I/O Figure 15-1 Termination handler, 18-18, 18-23 Figure 18-8 executive mode, 17-18 supervisor mode, 7-5, 20-9, 20-13 Figure 20-3 user mode, 7-5 Termination handler control block Figure 18-8	Translation-not-valid fault, 1-15 to 1-16, 2-7 Figure 1-5 Figure 12-1 Table 2-1 see also page fault Traps, 2-8, 2-23 Table 2-1 Table 2-3 TT logical name, 17-18 TTY_BUF SYSBOOT parameter, B-18 TTY_DEFCHAR SYSBOOT parameter,
Termination mailbox, 19-5 Termination mailbox message, 19-3 Table 19-1	B-18 TTY_OWNER SYSBOOT parameter, B-18 TTY_PROT_SYSBOOT parameter, B-18
Time-of-year clock, 10-1, 10-3, 23-6	TTY SPEED SYSBOOT parameter, B-18
Time-of-year register (PR\$_TODR), 10-3 to 10-4, 22-15 Table 10-1	TTY_TYPAHDSZ SYSBOOT parameter, B-18 TTYSCANDELTA SYSBOOT parameter,
Timer expiration, 4-6, 5-2, 9-6 Timer queue, 4-6, 10-4 to 10-7,	10-10, B-17 TU58 cartridge
10-11 to 10-12, 23-6 Timer queue element (TQE), 4-6, 5-4, 10-6 to 10-8, 10-10 to 10-12 Figure 10-1 Timer request, 9-1, 10-7 to 10-8	see console block storage device TYPE PFN array, 11-17, 12-30, 14-13 Figure 11-9 Figure 11-12 Table 11-2
Figure 10-1 Timer services, 1-6 TIMESCHDL	Type-ahead buffer, 15-11
module in system image, 10-5 to 10-6	U
Table 14-3	UAFALTERNATE SYSBOOT
TMPMBX privilege, 16-11 TR number	parameter flag, 22-16, B-17 UIC
Table 6-1 Trace pending exception Table 2-1 Table 2-2	see user identification code Unexpected system service exception
Traceback facility, 1-24, 2-30, 18-1, 18-16, 18-18 Figure 1-8	(bugcheck code), 2-31 UNIBUS adapter, 6-4 Table 6-1 Table 22-2
Track offset recovery, 15-3 Transfer address array, 18-16 Figure 18-7 Transition page	UNIBUS adapter interrupt, 6-9 UNIBUS device interrupt, 6-15 UNIBUS device
Transition page Figure 11-3 Figure 11-17 Figure 12-3	interrupt service routine Figure 6-3 UNIBUS I/O page, 6-15
Figure 12-4 Figure 12-5 Figure 12-7 Table 14-4	UNIBUS interrupt dispatching, 6-16 UNIBUS vectors, 6-7 Unit control block (UCB), 5-13,
Translate Logical Name system service (\$TRNLOG), 9-14, 26-5	6-9, 6-11 Figure 6-3 Figure 6-4 Figure 6-5 Figure 6-7

Unit initialization routine,	V
23-7	Valid bit
Unlock Pages from Memory	in the page table entry, $11-4$
system service (\$ULKPAG),	Figure 11-3
13-16	Variable length bit field
Unlock Pages from Working Set	instructions, 1-11
system service (\$ULWSET),	Variable length bit fields, 1-11
13-16	Table A-3
Unlocking a mutex, 24-10	VAX architecture, 1-10, 2-1,
Unlocking I/O buffer page, 16-8	3-13, 4-1, 4-4, 5-1, 6-1,
Unsolicited input, 5-15	8-26, 11-37, 24-4, 24-6
Unsolicited MASSBUS interrupt,	VAX-11 calling standard
6-11	see procedure calling standard
Unsolicited UNIBUS interrupt,	VAX-11 linker
6-9	Table 18-1
Unwind Call Stack	VAX-11/750, 6-4, 6-7, 6-10,
system service (\$UNWIND),	6-16, 7-7, E-10
2-24, 2-26	Figure 2-1
Figure 2-7	Figure 6-2
Figure 2-8	Figure 6-3
Unwinding the call stack, 2-2,	Table 7-1
2-24	VAX-11/750 boot block program,
Update Section	21-1, 21-5
system service (\$UPDSEC),	Table 21-1
5-4, 11-40, 12-20,	VAX-11/750 bootstrap, 21-1
12-28 to 12-29, 13-8, 13-10	Table 21-1
Table 12-1	VAX-11/750 console, 15-16
USE SYSGEN command, 22-19, 22-23	VAX-11/750 console program,
Figure 22-4	21-1 to 21-2, 23-3
Figure 22-5 Table 22-3	Table 21-1
User access mode, 20-13	VAX-11/750 device ROM,
Figure 1-4	21-1 to 21-2
User authorization file, 8-4,	VAX-11/750 machine check, 7-10
9-11	VAX-11/750 power recovery, 23-3 VAX-11/750 power-on action switch,
Table 9-2	23-3
User identification code (UIC),	VAX-11/750 system control block
1-20, 20-7, 27-2	Table E-2
Figure 11-14	VAX-11/750 UNIBUS
User name, 17-16, 20-6 to 20-7,	interrupt service routine, 6-7
27-2	VAX-11/780, 6-4 to 6-5,
Table 17-2	6-9 to 6-10, 6-16, 7-7, E-10
User stack, 1-24, 18-8, 18-11,	Figure 2-1
18-21	Figure 6-3
Figure 1-7	Table 2-3
Figure 18-9	Table 7-1
Table E-4	VAX-11/780 bootstrap, 21-6
User-written device driver, A-14	Table 21-1
User-written system service,	VAX-11/780 console, 15-16
3-13, 17-16, 18-21, A-14	VAX-11/780 machine check, 7-11
Figure 1-7	VAX-11/780 memory ROM program
Figure 3-8 Table E-4	Table 15-1
	VAX-11/780 power recovery, 23-4
Utility programs Figure 1-2	VAX-11/780 system control block
rigule 1-2	Table E-2
	VAX-11/780 UNIBUS adapter
	interrupt service routine, 6-9, A-6
	U-2: A-U

VAX-11/780 UNIBUS power fail,	Wake Process
22-10, 23-11	system service (\$WAKE),
Virtual address, 12-1, 12-3	8-1, 8-11, 8-15, 9-9
Virtual address format	Table 8-3
Figure 12-1	Table 9-1
Virtual address space, 13-1	Table 9-2
Virtual address space creation,	Warm start
13-2	see power recovery
Virtual address space deletion,	WCSxxx.PAT, 21-6, 23-4
8-11, 12-6, 13-2, 13-4	Window bit
Virtual address space description,	in the page table entry, 13-8
1-1, 1-3 to 1-4, 1-13, 11-1	Figure 11-3
Figure 1-1	Window control block, 11-11,
Virtual block number, 11-11	11-30, 15-4 Figure 11-7
Virtual I/O function, 15-4	Figure 11-7 Figure 11-16
VIRTUALPAGECNT SYSBOOT parameter, 11-3, 13-3 to 13-4, B-15,	Figure 11-10
E-3, E-11, E-13	Figure 11-23
Figure 11-1	Window turn, 15-6
Table E-1	Word index, xxxi
VMB	Working set, 5-11, 11-18, 13-1
see primary bootstrap program	Working set limit, 13-12
VMOUNT	Working set list, 11-1, 11-7,
see volume mount utility	12-4, 14-10, 14-15, 14-24,
VMS, xxx	17-14 to 17-15, E-3
Volume dismount utility, 7-2	Figure 11-1
Table 1-1	Figure 11-4
Volume initialization utility,	Figure 12–3 Figure 12–4
xxxi	Figure 12-5
Table 1-1	Figure 14-2
Volume mount utility, 1-7, 7-1 to 7-2, 26-3	Figure 14-3
Table 1-1	Figure 14-4
Table 24-2	Figure 14-5
	Figure 14-6
	Figure 14-7
W	Table 13-1
	Table 14-1
Wait for event flag	Table 14-5
system services	Table 17-5 Table E-1
(\$WAITFR, WFLAND, and \$WFLOR),	and its use in paging, 12-17
8-18	dynamic portion, 12-18,
Wait for Logical AND of Event Flags	13-12, 13-15
system service (\$WFLAND), 8-9, 9-6	Figure 11-4
Table 9-1	locked portion, 13-15
Table 9-2	Figure 11-4
Wait for Logical OR of Event Flags	use during inswap, 14-24
system service (\$WFLOR),	use during outswap, 14-13
8-9, 9-6	Working set list entry, 11-10,
Table 9-1	12-17, 13-5, 14-10, 14-26
Table 9-2	Figure 11-5
Wait for Single Event Flag	Working set quota, 13-12
system service (\$WAITFR),	Figure 11-4
8-9, 8-15, 9-5, 16-6	Working set replacement algorithm, 11-8, 11-18, 12-17
Table 9-1	Working set size, 13-3
Wait state queue headers	Figure 11-4
Figure 8-4 Wait states, 8-1, 8-4, 8-9	Table 13-1
Hare peaces, 0-1, 0-4, 0-3	

Working set size, (cont.),	WSINC SYSBOOT parameter, 8-8,
authorized quota	13-13 to 13-14, B-16
Table 13-1	Table 13-2
default	WSLX PFN array, 11-11, 11-20,
Table 13-1	12-4, 14-11, 14-23
quota	Figure 11-9
Table 13-1	Table 11-2
WORLD privilege, 1-20, 9-8,	WSLX save area in PHD
9-11, 10-11, 19-1	Figure 11-8
Table 9-1	WSMAX SYSBOOT parameter, 11-32,
Writable control store	11-34, 13-12, 14-12, 17-15,
Figure 6-1	22-10, 22-16, B-15, E-3, F-1,
Writable section, 11-4	F-3
WRITABLESYS special SYSBOOT	Figure ll-l
parameter flag,	Figure 11-23
B-17	Figure 11-24
Write buffer packet	Table 13-1
Figure 16-5	Table 22-1
Write completion	Table E-1
with \$UPDSEC, 12-29	
Write in progress	
PFN transition state, 12-6,	X
Figure 11-11	XDELTA, 21-9, 21-15, 22-5, 23-11
Figure 12-3	Table 2-1
Figure 12-5	Table 4-1
WRITE SYSGEN command, 22-25	Table 21-2
Figure 22-5	XFC instruction
Table 22-3	Table 2-1
WRITEBOOT utility, 21-5	Table 2-2
WSDEC SYSBOOT parameter, 8-8,	
13-14, B-16	
Table 13-2	
10010	

Country

READER'S COMMENTS

NOTE: This form is for document comments only. DIGITAL will use comments submitted on this form at the company's discretion. If you require a written reply and are eligible to receive one under Software Performance Report (SPR) service, submit your comments on an SPR

	make suggestions for improvement.
Did you page nu	find errors in this manual? If so, specify the error amber.
	
Please	indicate the type of reader that you most nearly repres Assembly language programmer
[Higher-level language programmer
ŗ	Occasional programmer (experienced)
۲	User with little programming experience
۲	Student programmer
ر 1	Other (please specify)
_] comer (breeze about)
Name	Date
	ation
Organi	
_	
Street.	





No Postage Necessary if Mailed in the United States

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO.33 MAYNARD MASS.

POSTAGE WILL BE PAID BY ADDRESSEE

BSSG PUBLICATIONS ZK1-3/J3-5 DIGITAL EQUIPMENT CORPORATION 110 SPIT BROOK ROAD NASHUA, NEW HAMPSHIRE 03061

- Do Not Tear - Fold Here

Cut Along Dotted Line

	•		