


IDENTIFICATION

Product Code: MAINDEC-9A-D1BA-D / CHECKERBOARD
Product Name: PDP-9 Extended Memory Test
Date Created: January 18, 1967
Maintainer: Diagnostic Group
Author: J. W. Richardson



CONTENTS

	<u>Page</u>
1	ABSTRACT..... 1
2	REQUIREMENTS..... 1
2.1	Equipment 1
2.2	Storage 1
2.3	Programs 1
3	LOADING PROCEDURE 1
4	STARTING PROCEDURE 2
4.1	Control Switch Settings 2
4.2	Starting Addresses 3
4.2.1	Restarting Addresses 3
4.3	Program Action..... 3
4.3.1	Program Relocation 3
5	OPERATING PROCEDURES 4
5.1	Operational Switch Settings 4
5.2	Subroutine Abstracts 5
5.2.1	"Sliding Zero" Subtest - ACS 3 5
5.2.2	Worst Case and Complement Worst Case Checkerboard ACS 4 and 5 5
5.2.3	Generating the Checkerboard Patterns 6
6	ERRORS 7
6.1	Data Error Printouts 7
6.2	Halt on Error - ACS0..... 7
7	RESTRICTIONS..... 8
7.1	Starting Restrictions 8
7.2	Operating Restrictions 8
8	MISCELLANEOUS 8
8.1	Execution Time..... 8
9	PROGRAM DESCRIPTION 8
9.1	Applications 9
9.1.1	Halt After Loop or Error - ACS 0..... 9
9.1.2	Inhibit Error Timeout - ACS 1 9

CONTENTS (continued)

	<u>Page</u>
9.1.3	Ring Bell on Error - ACS 2 9
9.1.4	Subtest Selections - ACS 3, 4, 5, 6 9
9.1.5	'Scope Modes - ACS 7 or 8..... 10
9.1.6	Inhibit Program Relocation - ACS 9 12
9.1.7	Suppressing the Testing of Bits - ACS 10 12
9.1.8	Force a Program Relocation - ACS 11 and 12 13
9.1.9	Upper and Lower Core Memory Testing Limits - ACS 14-17 14
9.2	Testing Selected Areas of any 4K Field 14
9.2.1	Instructions for Modifications Using a PDP-9 Without Extended Memory or for a Single 8K Bank of Extended Memory Which Contains the Program 15
9.2.2	Instructions for Modifications Using a PDP-9 with Extended Memory... 16
9.3	Table of ACS Assignments 16
9.3.1	ACS Order of Precedence..... 18
9.3.2	ACS Functions 18
9.4	Significant Memory Locations Within the Program 19

1 ABSTRACT

The PDP-9 Extended Memory Test tests and verifies the operational status of core memory by testing the ability of core memory to detect a 1 or 0 under maximum half-select noise conditions. The program consists of four subtests, one of which must be selected by the operator.

2 REQUIREMENTS

2.1 Equipment

A standard PDP-9 equipped with from 8,192 to 32,768 words of core memory.

2.2 Storage

The program occupies 2701_8 words of core memory starting at location 21_8 up to and including location 2722_8 when loaded in the lower 4K field of any 8K memory bank. When it occupies the higher 4K field of an 8K bank, it occupies location 10021_8 to 12722_8 .

2.3 Programs

None are required except the PDP-9 Extended Memory Test HRI binary tape which is supplied.

3 LOADING PROCEDURE

The binary tape supplied is punched in the HRI mode and may be loaded into the lower 4K of any 8K memory bank by setting the ADDRESS switches as follows:

<u>Memory Bank</u>	<u>ADDRESS Switches</u>
0	00021_8
1	20021_8
2	40021_8
3	60021_8

After placing the correct value in the ADDRESS switches, place the binary tape in the reader. Press I/O RESET and then READ-IN.

The program is self-starting, and at the completion of loading prints a program header followed by a carriage return, line feed, and halt. The contents of the PC after the halt equal 1101. The program header is not printed again unless the program is reloaded.

4 STARTING PROCEDURE

After the program halt at location 1101, set ACS (accumulator switches) 14 through 17 to any value as described in section 4.1 and press CONTINUE. The program then continues to run until manually stopped by the operator.

4.1 Control Switch Settings

Immediately after the program halt at location 1101, the operator must signify the amount of core memory to be tested. This is done by placing the lower order 8K bank to be tested in ACS 14 and 15, and the highest order 8K bank in ACS 16 and 17. The combinations recognized by the program are shown below. Press CONTINUE after placing the desired value in ACS 14 through 17.

Test Memory Bank	to	Memory Bank	ACS			
			14	15	16	17
(8K)	0	0	0	0	0	0
(16K)	0	1	0	0	0	1
(24K)	0	2	0	0	1	0
(32K)	0	3	0	0	1	1
(8K)	1	1	0	1	0	1
(16K)	1	2	0	1	1	0
(24K)	1	3	0	1	1	1
(8K)	2	2	1	0	1	0
(16K)	2	3	1	0	1	1
(8K)	3	3	1	1	1	1

All other AC switches must be down.

The program recognizes ACS 14 and 15 as the lowest order 8K bank to be tested, and ACS 16 and 17 as the highest order 8K bank to be tested. The lower limit value must not exceed the higher limit value. When this occurs, the message "L.L. EXCEEDS U.L." is printed on the KSR 33 Teleprinter. A program halt occurs, after printing is done, at location 1100 (C(PC)=1101). (C(PC) means contents of program counter.) To recover, correct the ACS settings and press CONTINUE. The program then continues in a normal manner.

The amount of core memory tested at one time when using a PDP-9 without extended memory is 4K.

The amount of extended core memory tested at one time equals the amount selected by ACS 14 through 17, minus 4K. If 32K of core memory is to be tested, the actual amount tested at one time is 28K. The lower 4K field of the memory bank which contains the program is not tested until program relocation takes place (section 4.3.1).

4.2 Starting Addresses

To restart the program, two addresses are available, 00021 or 00043. If the program happens to be in the higher 4K field of any 8K memory bank, the restarting address is 10021 or 10043. The restarting address is relative to the memory bank in which the program is currently located.

4.2.1 Restarting Addresses - The preferred restarting address is 00043 (or 10043). When restarting at this address, the program executes new parameter entries specified by the ACS, and continues to suppress testing any bits selected by input from the KSR 33 keyboard as described in section 9.1.7. Also, the contents of the error word table (section 9) are retained.

Restarting at 00021 or 10021 restores all constants and control words, clears the error word table to zero, and executes new parameter entries.

4.3 Program Action

The program should normally be loaded into memory bank 0. Since loading into any other bank is an exception rather than standard procedure, any reference to program relocation, automatic or forced relocation, will be made with the assumption that the program has been loaded into bank 0.

After pressing CONTINUE or after a restart, the program senses the ACS and checks for invalid switch settings. If all is in order, the lower and upper limit addresses of memory are determined from ACS 14 through 17.

The program next performs the three subtests. A "sliding zero" test (subtest 1) is first executed, followed by subtests 2 and 3 (worst case checkerboard and complement checkerboard).

The action next taken is program relocation.

4.3.1 Program Relocation - Program relocation depends entirely upon the amount of core memory being tested. For PDP-9s equipped with extended memory, the program normally first relocates to the highest order memory bank under test. From there it relocates to the next lower bank (after performing the three subtests). The program keeps relocating to the next lower memory bank until it reaches the lowest order bank under test. The testing and relocation cycle then are repeated. This cycle continues until manually interrupted by the operator. The program always occupies the lower 4K field of any memory bank.

The program will not relocate if any of the conditions described below exist.

- a. A forced relocation has been made (section 9.1.8).
- b. The program is currently located in an upper 4K field, and only one or more extended memory banks are under test.

c. The program is currently located in the lower 4K field, and only one extended memory bank is under test.

d. The error word table indicates an error present in all available lower 4K fields under test (section 9).

e. ACS 9 is in the up position (section 9.1.6).

MA (memory address) register bits 3 and 4 indicate the current bank while the program is running.

If the program is testing a single 8K memory bank which contains the program, the program first tests the upper 4K field, relocates to the lower 4K field and tests the lower 4K field, and then moves back to the upper 4K field.

The program will not relocate if any of these conditions exist:

a. A forced relocation has been made (section 9.1.8).

b. The error word table indicates an error present in the destined 4K field (section 9).

c. ACS 9 is in the up position (see section 9.1.6).

One complete pass of the program is defined as the execution of all three subtests on all available core memory from each memory bank or from the low and high 4K fields in the case of a single 8K memory bank being tested.

5 OPERATING PROCEDURES

5.1 Operational Switch Settings

ADDRESS Switches for Loading (0021)

1,2 Set to the desired memory bank.

AC Switches

14,15 Set to indicate the lowest order bank to be tested.

16,17 Set to indicate the highest order bank to be tested.

Press CONTINUE if the program has halted after the header printout.

Press START if executing a program restart.

The current location of the program may be determined by observing MA (memory address) indicators 3, 4, and 5. MA bit 5 equals 1 when the program is in the higher 4K field of a memory bank.

When all core memory has been determined as error free, using nominal and marginal power supply voltages, subtest 4 must be performed. The operator selects this subtest by placing ACS 6 up. Subtest 4 tests the ability of core memory to retain data after A.C. power is dropped and then turned on again.

Use the procedures below to execute subtest 4.

- a. Press STOP if the program is running.
- b. Place ACS 6 up, and set the ADDRESS switches to 00021.
- c. Press START. The program loads the checkerboard pattern generated by subtest 2 into all core memory, and then halts with (C(PC)=444) before reading the pattern.
- d. Place the POWER switch to OFF and wait until all power is removed.
- e. Place the POWER switch to ON.
- f. Set the ADDRESS switches to 00457 (tagged RRTRN), and press START.

The program reads all selected core memory under test, and provides typeouts upon detection of any errors.

If core memory is error-free, the program halts with C(PC)=1101 after reading core memory once. Program relocation does not take place.

Performing all four subtests sequentially on nominal and marginal power supply settings, with the absence of any error printouts, indicates core memory to be operational.

5.2 Subroutine Abstracts

5.2.1 "Sliding Zero" Subtest - ACS 3 - A pattern consisting of all 1s is first loaded into core memory. Each bit of each memory word is then complemented, stored back into memory, read, complemented and stored back once more, and then tested for error. The memory location under test should always equal 777777_8 . If not, a printout is given which contains the subtest number, octal address where the error is located, the bad data word, the good data word, and the bit currently being tested.

5.2.2 Worst Case and Complement Worst Case Checkerboard ACS 4 and 5 - Subtest 2 and its complement, subtest 3, are next performed. Each subtest contains two different patterns which are loaded and read separately.

The first pattern loaded by subtest 2 is loaded into all core memory under test in 200_8 -word blocks, complementing the pattern every 200_8 locations. The second pattern is loaded in the same manner, except the pattern is complemented every 400_8 locations.

When the pattern is read, all core memory under test is read as rapidly as possible 16 times. The pattern is complemented after each pass through memory, ending up the pattern originally loaded. No error checking is done during the 16 passes.

On the 17th pass, each memory location is tested for errors in the following manner:

- a. Read the location
- b. Complement the data
- c. Deposit back
- d. Repeat a, b, c; then perform e
- e. Read the location
- f. Compare the data read with a constant.

Steps a through f are repeated six times for each location, checking for errors on every third read.

Should an error be detected, an error printout occurs, after which the next sequential memory location is read and tested for error.

Subtest 3 tests core memory exactly as subtest 2. The only difference is that the two patterns loaded and tested are the complements of those executed by subtest 2.

5.2.3 Generating the Checkerboard Patterns - If the operator wishes to test only a small area of any memory field or bank by using one of the four checkerboard patterns, it is necessary to describe the method of generating the patterns.

Each of the checkerboard patterns, after being loaded into core memory consists of words equal to all 1s and all 0s. In order to place a pattern into memory as rapidly as possible, a pattern control word is used. There is one control word associated with each of the four patterns. Bits 0-15 of the control word are tested individually, and if any bit equals 0, a word of all 0s is written. Likewise, a word of all 1s is written if the tested bit equals 1.

The control word also indicates when to complement the pattern by using bit 17. If bit 17 equals 0, the pattern complements every 200_8 locations. If it equals 1, the pattern complements every 400_8 locations. The reading and testing routines use this same method to determine what the data should equal.

The two control words for subtest 2 are 037700 and 037701. Those used for subtest 3 are 740076 and 740077. These four control words are stored in memory locations 2463, 2464, 2465, and 2466, respectively.

6 ERRORS

6.1 Data Error Printouts

After the program is loaded, the header printout is given to aid in identifying the error. The header appears as:

TEST OCTAL ADR. BAD GOOD PAT.

- where:
- TEST = subtest number which detected the error (1, 2 or 3).
 - OCTAL ADR. = The memory location containing the data in error.
 - BAD = The data (in octal) read from the memory location.
 - GOOD = What the data (in octal) should have been.

PAT. = For subtest 1, an octal number containing all 0s except for one digit. This indicates the bit presently under test. For subtests 2 and 3, PAT. equals the pattern control word being used.

Example:

<u>TEST</u>	<u>OCTAL ADR.</u>	<u>BAD</u>	<u>GOOD</u>	<u>PAT.</u>
1	010273	776777	777777	001000
1	011073	767777	777777	000001
2	060445	777775	777777	037700
3	031405	200000	000000	740077

From the above example it may be seen that during one pass of the program four errors occurred. The first two, during subtest 1, show that at location 10273, bit 8 was dropped, and at location 11073, bit 5 was dropped.

Subtest 2 shows bit 16 dropped at location 445 in memory bank 3, using the checkerboard pattern which complements every 200₈ locations.

Subtest 3 detects bit 1 being picked up at location 11405, the higher 4K field of memory bank 1. The control word used indicates that the pattern being used complements every 400₈ locations.

6.2 Halt on Error - ACS0

To halt on error, raise ACS0 during any error typeout, and the program halts, after typeout, with the PC=1101. Any new parameters may be entered into the ACS at this point.

Press CONTINUE to recover.

If no new parameters have been specified, the program continues with the current subtest, reading the next sequential memory location. If new parameters are specified, the program performs as if restarted at address 00043.

7 RESTRICTIONS

7.1 Starting Restrictions

Restart at address 00021 to restore all constants and control words and to test all bits for failure.

Restart at 00043 to continue suppressing testing any bits previously selected.

7.2 Operating Restrictions

The PDP-9 Memory Address Test must have been run successfully before attempting to run this test.

The PDP-9 Basic Memory Checkerboard Test should be used prior to this test to eliminate any "hard" errors present in memory.

8 MISCELLANEOUS

8.1 Execution Time

Execution time depends upon the amount of core memory to be tested. The approximate time for the program to execute all three subtests on a single 8K memory bank is approximately 40 seconds, and for 32K approximately 7 minutes. Approximately 20 seconds are required for each 4K field when testing a single memory bank.

9 PROGRAM DESCRIPTION

The PDP-9 Extended Memory Test is designed to verify the operational status of core memory by providing worst case data patterns, and for minimum manual intervention by the operator.

An HRI binary tape is supplied as an aid to loading the program. At the completion of program loading, the program is located in addresses 00021_8 to 2722_8 .

After the operator has entered the amount of core memory to be tested in ACS 14 through 17, and pressed CONTINUE, the program executes the three subtests and then relocates as described in section 4.3.1.

After the program completes testing all selected core memory from one memory bank, the next location to be occupied by the program is computed. In the process a 4-word table is scanned. This table contains the address of the first error encountered in any memory bank. If the table shows an error was found in the location to be occupied, the next lower memory bank is checked. If this bank proves to be error-free, it is set up as the new location for the program. The program does not relocate if all available areas have indicated an error. This same procedure is also applied when testing single 8K memory banks.

The table is cleared after each execution of all three or any one subtest, or by restarting the program at location 00021. Restarting at 00043 does not clear the table.

9.1 Applications

For operating convenience, and as an aid to troubleshooting, each AC switch is assigned a unique function. This allows minimum program intervention. The ACS assignments, their effect on the program, and program action are described below. The ACS described, except for ACS 14 through 17, may be raised or lowered while the program is running. Since ACS 14-17 control the amount of core memory to be tested, some other value than the amount desired may be tested. The program may be destroyed if ACS 14-17 are changed while the program is running.

9.1.1 Halt After Loop or Error - ACS 0 - Raising ACS 0 at any time while the program is running causes a halt, after completion of any read or write loop, with C(PC)=1101. ACS settings may then be changed if desired. Press CONTINUE to reinitiate the program. If the ACS were changed, the new parameters are executed, and if there are no changes the next sequential memory location is read by the subtest in progress at the time of the halt.

Raising ACS 0 during an error typeout causes a halt at the completion of printing with C(PC)=1101. Proceed as outlined in the above paragraph.

9.1.2 Inhibit Error Typeout - ACS 1 - Raising ACS 1 inhibits all data error typeouts. The "canned" messages, "L.L. EXCEEDS U.L.," and "ERROR IN SELECTED 4K," are not inhibited. The program still recognizes errors, but no typeout occurs.

9.1.3 Ring Bell on Error - ACS 2 - ACS 2, when "up", enables the program to ring the TTY BELL once for each error detected. ACS 2 takes precedence over ACS 1 if both should happen to be up.

9.1.4 Subtest Selections - ACS 3, 4, 5, 6 - Any one, or any combination of subtests may be executed by specifying any one or any combination of ACS 3, 4, 5, and 6. ACS 3 specifies subtest 1; ACS 4, subtest 2; ACS 5, subtest 3; ACS 6, subtest 4. The subtest specified by the lowest order ACS raised will be executed first.

If all four switches are down, subtests 1, 2, and 3 are executed in that order. The function of subtest 4 is described under section 5.1.

Program relocation, when any one or any combination of subtests is selected, is the same as if all subtests were selected.

9.1.5 'Scope Modes - ACS 7 or 8

9.1.5.1 ACS 7 Continuous Write - Using All 1s Pattern - Provides a continuous write 'scope mode by writing a pattern of all 1s into all core memory specified by ACS 14-17. This pattern may be changed by manually depositing a new word into memory location 2710.

Operating instructions:

- a. Halt the program with ACS 0 or, if restarting, set the ADDRESS switches to 00021 or 00043.
- b. Place ACS 3 through 6 down.
- c. Place ACS 7 up.
- d. Press CONTINUE. If restarting the program, press I/O RESET and then START.

Make sure ACS 0 is down, or the 'scope mode loop will halt after writing the pattern once.

To stop the loop, place ACS 0 up at any time, and a halt occurs, with C(PC)=1101. New ACS settings may then be made. Press CONTINUE to execute the new parameters. If no new ACS settings are made, the program goes on with the 'scope mode.

9.1.5.2 ACS 7 - Continuous Write - Using Checkerboard Pattern - ACS 7 also provides a continuous write 'scope mode using any one of the four checkerboard patterns generated by subtests 2 and 3.

Operating instructions:

- a. Halt the program with ACS 0, or, if restarting, set the ADDRESS switches to 00021 or 00043.
- b. Place ACS 7 up.
- c. Place ACS 4 or 5 up. ACS 4 provides a continuous write using control word 037700; ACS 5 using control word 740076.
- d. Place ACS 0 down and press CONTINUE. If restarting the program, press I/O RESET and then START, at address 21 or 43.

To stop the loop place ACS 0 up at any time, and a halt will occur with C(PC)=1101. New ACS settings may then be made. Press CONTINUE to execute new parameters. If no new ACS settings are made the program continues with the 'scope mode.

A continuous write may be used with control words 037701 or 740077 by manually depositing the desired control word into location 2463. When this is done, begin with step a of 9.1.5.2 and proceed as outlined. In step c raise ACS 4 only. An alternative to the above method is to select the subtest which uses the desired control word, and raise ACS 7 just before the program writes the pattern

desired. Control word 037701 is used last by subtest 2 and 740077 is used last by subtest 3. The MA indicator lights, when running subtest 2 or 3, appear to first glow dimly for several seconds. The subtest at this point has written the first pattern and is reading, but not testing for errors. The MA then begins to increment slowly. The subtest is now testing for errors. After testing all of selected memory for errors, the subtest then writes the next pattern using the second control word. The MA indicators appear exactly as when the first pattern was written and read. By placing ACS 7 up anytime before the MA is done incrementing the first time, a continuous write 'scope mode will take place using the second control word associated with the subtest.

The program will not relocate automatically while in the continuous write 'scope mode.

9.1.5.3 ACS 8 - Continuous Read - Using Previously Written Pattern - Provides a continuous read 'scope mode by reading the pattern last written into memory by the last subtest performed, or the pattern which was written by the continuous write loop.

Operating instructions:

- a. Halt the program with ACS 0 or, if restarting, set the ADDRESS switches to 00021 or 00043.
- b. Place ACS 3 through 6 down.
- c. Place ACS 8 up.
- d. Place ACS 0 down and press CONTINUE. If restarting the program, press I/O RESET and then START.

To stop the loop, place ACS 0 up at any time and a halt will occur with C(PC)=1101. New ACS settings may then be made. Press CONTINUE to execute the new parameters. If no new ACS settings are made, the program will continue with the 'scope mode.

9.1.5.4 ACS 8 Continuous Read - Using Subtest Generated Pattern - ACS 8 also provides a continuous read 'scope mode on any one of the patterns generated by subtests 1, 2, or 3.

Operating instructions:

- a. Halt the program with ACS 0 or, if restarting, set the ADDRESS switches to 00021 or 00043.
- b. Place ACS 8 up.
- c. Place ACS 3, 4, or 5 up.
- d. Place ACS 0 down and press CONTINUE. If restarting the program press I/O RESET and then START.

The program repeatedly reads and tests all of core memory selected by ACS 14-17, using the read and test routine of the selected subtest. If subtest 2 is selected, the pattern read is the one written by control word 037700. If subtest 3 is selected, the pattern read is the one written by control word 740076.

To stop the loop, place ACS 0 up at any time and a halt occurs with C(PC)=1101. New ACS settings may then be made. Press CONTINUE to execute the new parameters. If no new ACS settings are made, the program continues with the 'scope mode.

A continuous read may be used with the patterns generated by control words 037701 (subtest 2) or 740077 (subtest 3) by manually depositing the control word in location 2463. When this is done begin at step a above and proceed. In step c raise ACS 4 only. As with ACS 7, an alternate method may be used. In the case of a continuous read, raise ACS 8 during the time the program is reading the desired pattern. Subtest 2 first generates and reads the pattern using control word 037700. This is indicated by the MA indicator lights glowing dimly for several seconds, and then slowly incrementing. The MA indicators again glow dimly and then slowly increment when writing and reading the second pattern, which is generated by control word 037701. Subtest 3 performs the same, only the pattern control word first used is 740076, followed by 740077. Placing ACS 8 up during the first time the MA increments will cause a 'scope mode using the first pattern generated.

Place ACS 1 up if error printouts are not desired.

To stop the loop, place ACS 0 up at any time, and a halt will occur with C(PC)=1101. New ACS settings may then be made. Press CONTINUE to execute the new parameters. If no new ACS settings are made the program continues with the 'scope mode.

The program will not relocate automatically while in the continuous read 'scope mode.

9.1.6 Inhibit Program Relocation - ACS 9 - The program normally relocates automatically. To contain the program within one 4K field of its current memory bank, raise ACS 9 at any time.

9.1.7 Suppressing the Testing of Bits - ACS 10 - Bits to be suppressed from further testing are selected via the KSR 33 keyboard.

With ACS 10 in the up position, the program halts after the first error typeout and waits for input from the KSR 33.

Basic operating instructions:

- a. Place ACS 10 up at any time. After the next error typeout, the program halts.
- b. Place ACS 10 down.

- c. Type the desired bit position (in decimal) to be suppressed.
- d. Press the carriage return key. The program resumes testing all but the selected bits.

To suppress more than one bit position:

- a. Proceed as above, but separate the selected bit positions with a comma.

Example: To suppress bits 0, 8, and 17 type 0, 8, 17 and then carriage return.

It is not necessary to type the bit positions in their numerical order.

To recover from a typing error:

Press the rub out key and retype all selected positions.

To continue suppressing previously selected bits after halting with ACS 10 up:

- a. Press the line feed key. The program continues with the next sequential memory location.

To suppress testing additional bits, or to change previously selected bits:

- a. After the halt with ACS 10 up, type in the new bit positions plus the positions of the previously selected bits, if desired.

To resume testing all bit positions:

- a. After a halt with ACS 10 up, press the carriage return key.
- b. If the program does not halt with ACS 10 up, due to no detected errors, restart the program at location 00021.

9.1.8 Force a Program Relocation - ACS 11 and 12

- a. Place ACS 0 up if the program is running, or restart at address 00021 or 00043.
- b. Place ACS 12 up to indicate a forced program relocation.
- c. Place in ACS 16 and 17 the desired memory bank (00=bank 0; 01=bank 1; 10=bank 2; 11=bank 3).
- d. ACS 11 indicates the high or low order 4K field of the memory bank set in ACS 16 and 17. Set ACS 11 up for the higher 4K; down for the lower 4K.
- e. All other ACS are ignored at this point. If a halt was made with ACS 0, press CONTINUE. If restarting, press I/O RESET, and then START at address 21 or 43. In either case, the program now relocates to the desired area, and halts with the C(PC)=1724.
- f. Place ACS 11 and 12 down. If desired, make new ACS settings at this point.
- g. Press CONTINUE to resume testing.

The program will not automatically relocate again until restarting at address 00021. Restarting at 00043 will not cause relocation to take place automatically.

In step f above, restore the amount of core memory to be tested in ACS 14 through 17 before pressing CONTINUE.

Before relocation takes place, the destination is first checked to see if any errors have been previously detected in the area to be occupied by the program. If an error is present, a warning of "ERROR IN SELECTED 4K" is typed out on the KSR 33. A halt then occurs with the C(PC)=1101. The operator may then change the destination or, if he wishes to ignore the error warning, press CONTINUE to relocate to the selected area.

ACS 13 - Not used

9.1.9 Upper and Lower Core Memory Testing Limits - ACS 14-17 - ACS 14 and 15 specify to the program the first (or lowest order) memory bank to be tested; ACS 16 and 17 the last (or highest order) bank. A single bank may be tested by setting ACS 16 and 17 to equal ACS 14 and 15.

If an 8K bank under test does not contain the program, relocation will not take place. However, testing more than 8K permits relocation to take place.

9.2 Testing Selected Areas of any 4K Field

Selected areas of core memory may be isolated for testing with the checkerboard patterns by following the procedure outlined below. It is important that the stated restrictions be followed.

Restriction 1: The minimum portion of any 4K field which may be isolated is 200_8 locations, when using pattern control words 037700 or 740076.

The minimum portion of any 4K field which may be isolated, when using pattern control words 037701 or 740077, is 400_8 locations.

The lower and upper limit address values must be multiples of 200_8 , with reference to location 00000_8 , when using pattern control words 037700 or 740076.

The lower and upper limit address values must be multiples of 400_8 , with reference to location 00000_8 when using pattern control words 037701 or 740077.

Restriction 2: This restriction may be ignored if the PDP-9 being used is not equipped with extended memory.

Be sure to place the memory bank number on the lower and upper limit addresses of the block to be tested. Also, if it is necessary that the program relocate in a normal manner, make sure that the isolated block under test is not within the area to be occupied by the program. In this case, it will not interfere if the block's lower limit is 003000_8 or higher.

In order for program relocation to occur, the program must be located in the lower 4K field of any memory bank.

Restriction 3: The lower or upper limit addresses of the bank must not overlap 4K boundaries or bank boundaries.

9.2.1 Instructions for Modifications Using a PDP-9 Without Extended Memory or for a Single 8K Bank of Extended Memory Which Contains the Program -

a. If only one block in a 4K field is to be tested, the program must be in the opposite 4K field. Perform a forced relocation as described under ACS 11 and 12 earlier, if necessary.

If program relocation is desired, it is necessary that two blocks be selected, one in each 4K field.

b. For the lower 4K field, manually deposit the lower limit address into location 2523 (tagged L04KLL), and the upper limit address in 2524 (tagged L04KUL).

For the upper 4K field, deposit the lower limit address into 2525 (tagged HI4KLL), and the upper limit address into 2526 (tagged HI4KUL).

c. The memory error being isolated probably occurs more often with a particular checker-board pattern. Choose the pattern control word for this pattern from the error typeout under the column labeled "PAT".

Manually deposit this control word into location 2463 (tagged KPAT).

d. Place ACS 4 up. Place ACS 9 up if the program relocation is to be inhibited.

e. Set the ADDRESS switches to 00667. Press I/O RESET, then START.

ACS 3, 5, 7, 8 and 14 through 17 cannot be used after the modifications are made. For 'scope mode raise ACS 1 to inhibit error printouts, and ACS 9, if necessary, to inhibit relocation.

ACS 0 may be used to halt the testing. The halt occurs with C(PC)=1101.

To restore the program to normal operating conditions:

a. Raise ACS 0 to halt the program.

b. Place the amount of core memory to be tested in ACS 14 through 17.

c. Set the ADDRESS switches to 757.

d. Press I/O RESET, and then START.

The program restores all constants and resumes testing in a normal manner. All ACS are again enabled.

9.2.2 Instructions for Modifications Using a PDP-9 with Extended Memory

a. For the program to relocate normally, it must be located in the lower 4K field of a memory bank. Follow Restriction 2.

b. If the program is to be run from the lower 4K field, manually deposit the lower limit address of the block into location 2525 (tagged HI4KLL), and place the upper limit address in location 2526 (tagged HI4KUL).

If the program is located in the upper 4K field, manually deposit the lower limit address in location 2523 (tagged LO4KLL), and place the upper limit address in location 2524 (tagged LO4KUL).

Only one block may be selected when the block is located in an extended memory bank which does not contain the program.

c. From the error typeout, under the column labeled "PAT.," choose the pattern control word which indicates the error in question most frequently.

Manually deposit the control word into location 2463 (tagged KPAT).

d. Place ACS 4 up. Place ACS 9 up if program relocation is to be inhibited.

e. Set the ADDRESS switches to 00667. Press I/O RESET then START.

ACS 3, 5, 7, 8 and 14 through 17 cannot be used after the modifications are made. For 'scope mode raise ACS 1 to inhibit error printouts, and ACS 9, if necessary, to inhibit relocation.

To restore the program to normal operating conditions follow the procedure explained for restoration after testing a block in a single 8K bank.

9.3 Table of ACS Assignments

The function specified by an ACS will be executed by the program as long as the ACS is in the up position.

MAINDEC-9A-D1BA-D

ACS	FUNCTION
0	Halts program with C(PC)=1101 after one pass of a load or read loop. Also may be used to halt after an error typeout when raised during the typeout. C(PC)=1101.
1	Inhibits printing of error information.
2	Sounds the TTY BELL on each error.
3	Causes the program to execute the "sliding zero" subtest.
4	Causes the program to execute subtest 2, the worst case checkerboard pattern.
5	Causes the program to execute subtest 3, the complement of subtest 2.
6	Causes the program to load the pattern provided by subtest 2, and halt with C(PC)=444. This is subtest 4.
7	The program enters a continuous write routine with the subtest selected by ACS 4 or 5. If no subtest is selected, it uses its own loop.
8	The program enters a continuous read routine with the subtest selected by ACS 3, 4, or 5. If no subtest is selected, it uses its own loop.
9	Inhibits program relocation.
10	Indicates bit suppression is requested.
11	Indicates high or low 4K field when performing a forced relocation. Up equals the high 4K; down equals the low 4K.
12	Causes the program to perform a forced relocation to another 4K area.
13	Not used.
14, 15	Indicates to the program the lowest order 8K memory bank to be tested. (00=bank 0; 01=bank 1; 10=bank 2; 11=bank 3.)
16, 17	Indicates to the program the highest order 8K memory bank to be tested. ACS 16 and 17 also indicate the desired memory bank when performing a forced relocation.


MAINDEC-9A-D1BA-D

9.3.1 ACS Order of Precedence

ACS

11,12	-	Forced relocation
14-17	-	Lower and upper limits to test
3	-	Subtest 1
4	-	Subtest 2
5	-	Subtest 3
6	-	Subtest 4
7	-	Continuous write
8	-	Continuous read
0	-	Halt
2	-	Bell on error
1	-	Inhibit print
10	-	Bit suppression
9	-	Inhibit relocation

9.3.2 ACS Functions



ACS Functions

9.4 Significant Memory Locations Within the Program

LOCATION	DESCRIPTION
21	Restarting address. Restores all constants and control words, and clears the error word table. The program will execute new parameter entries.
43	Restarting address. Permits the program to execute new parameter entries, but at the same time continues to suppress testing any previous selected bits. The contents of the error word table are saved.
667	Starting address. Start here when testing an isolated block of core memory.
757	Restarting address. Restart here to restore program after testing an isolated block of core memory. The program will perform as if restarted at address 21.
1101	Program halt. All program halts, except the halt after a forced relocation, occur at this location. Press CONTINUE to recover. If new ACS settings were made, the program will perform as if restarted at address 43.
1724	Program halt. This halt occurs after performing a forced relocation. Press CONTINUE to recover. The program will perform as if restarted at address 43.
2463	Tagged "KPAT" on the listing. This location contains the checkerboard control word 037700, which is the first control word used by subtest 2. This location is also used to store the desired control word when testing isolated blocks of core memory.
2464	Contains the control word 037701 which is the second control word used by subtest 2. The checkerboard pattern is complemented every 400 ₈ locations using this control word.
2465	Contains the control word 740076 which is the first used by subtest 3, and writes the complement pattern of that written by control word 037700 used by subtest 2. The pattern is complemented every 200 ₈ locations.
2466	Contains the control word 740077 which is the second used by subtest 3, and writes the complement pattern of that written by control word 037701 used by subtest 2. The pattern is complemented every 400 ₈ locations.
2710	Contains 777777, which is used by the continuous write 'scope mode loop to write an all 1s pattern. This may be changed to provide any other pattern. The contents of every location of core memory will equal this word.

IDENTIFICATION

Product Code: MAINDEC 9A-D1BA-LD

Product Name: Octal Dump of PDP-9
Extended Memory Test

Maintainer Software Service Group

/PIP-9 EXTENDED MEMORY TEST

/1/

BERIN,	IOF	
	FLF	
	LAM	
	DAC FITSUP	
	LAC SUPRIT	
	DAC ERWRD	
	LAC (400000)	
	DAC LAST	
	DZM ERWRD+1	
	DZM ERWRD+2	
	DZM ERWRD+3	
	DZM ERWRD+4	
	DZM MVCNT	
	DZM FRTAB	
	DMS FIELD	
	AND LLD	/MASK BANK LOADED
	DAC FLOAD	
	DAC FLOADA	
STOYFR,	LAS	/READ PARAMETERS
	DAC MCWA	
	DAC MCWB	
	AND (40)	
	SZA:CLL	
	JMP FCDMV	
	LAC MCWA	
	AND (3)	/MASK UPPER LIMITS
	DAC TEMP+1	
	LAC MCWA	
	AND (14)	/MASK LOWER LIMITS
	RTR	
	CMA	
	TAD (1)	/2'S COMPLEMENT L.L.
	TAD TEMP+1	/SUB U.L. -L.L.
	SPA	
	JMP PREXD	/YES
	LAC MCWA	
	AND (17)	/MASK U.L. & L.L.
	TAD BASE	/BASE + LIMITS
	DAC LOCN	
	LEM	
	JMP I LOCN	/DETERMINE LIMITS
EXTST,	LAM -17	
	DAC READ40	
	LAC (074000)	
	AND MCWA	/MASK TEST FLAGS
	SVA	/ALL TESTS?
	JMP TSTAL	/YES
	LAC MCWA	/NO
	AND (074000)	
	SZA	/DROP POWER TEST?
	AND TST2	/YES
	LAC MCWA	
	AND LLC	
	SZA	/SLIDING ZERO TEST?
	JMP TST1	/YES

EXAM2,	LAC MCWA	
	AND LLR	
	SZA	/CHECKERBOARD?
	JMP TST2	/YES
EXAM3,	LAC MCWA	
	AND (014000	
	SZA	/COMPLEMENT CHECKERBOARD?
	JMP TST3	/YES
	LAS	
	AND (400	
	SZA	
	JMP STOVER	
	JMP TSTMV	/DETERMINE PROGRAM DEST'N
/DETFRMINE TEST LIMITS		
LOCN,	HLT	
	JMP AD01	/BANK 0 TO 0
	JMP AD02	/BANK 0 TO 1
	JMP AD03	/BANK 0 TO 2
	JMP AD04	/BANK 0 TO 3
	HLT	
	JMP AD05	/BANK 1 TO 1
	JMP AD06	/BANK 1 TO 2
	JMP AD07	/BANK 1 TO 3
	HLT	
	HLT	
	JMP AD08	/BANK 2 TO 2
	JMP AD09	/BANK 2 TO 3
	HLT	
	HLT	
	HLT	
	JMP AD10	/BANK 3 TO 3
AD01,	LAC LLR	/U.L.
ADRJP,	DAC ULREG	
	DAC ULTAB	
	LAC LLA	/L.L.
ADRMP,	DAC LLREG	
	DAC LLTAB	
	JMP EXTST	
TSFLD,	Ø	
	LAC LLREG	
	DAC SLREG	
	DAC WCREG	
	SAD FLOADA	
	SKP	
	JMP I TSFLD	
	ISZ TSFLD	
	ISZ TSFLD	
	JMP ADJUST	
AD12,	LAC LLC	/U.L.
	JMP ADRJP	
AD13,	LAC LLD	/U.L.
	JMP ADRJP	
AD14,	LAC ULD	/U.L.
	JMP ADRJP	
AD15,	LAC LLC	/U.L.
ADR,	DAC ULREG	
	DAC ULTAB	
	LAC LLR	/L.L.
	JMP ADRMP	

```

AD06.      LAC LLD          /U.L.
           JMP ADR
AD07.      LAC UL0         /U.L.
           JMP ADR
AD08.      LAC LLD
ADRA.      DAC ULREG
           DAC ULTAB
           LAC LLC         /L.L.
           JMP ADRMP
AD09.      LAC UL0         /U.L.
           JMP ADRA
AD10.      LAC UL0         /U.L.
           DAC ULREG
           DAC ULTAB
           LAC LLD         /L.L.
           JMP ADRMP
TSTAL,     LAC MCWA
           AND (3000
           SZA              /CONTINUOUS LOAD OR READ?
           JMP .+5          /YES
           LAC (070000
           XOR MCWA        /SET ALL TEST FLAGS
           DAC MCWA
           JMP TST1
           AND (2000
           SZA              /CONT. LOAD?
           JMP CLOOP        /YES
           JMP CROOP        /CONT. READ

/SLIDING ZERO IN A FIELD OF ONES

TST1,      LAW 261         /TTY CHAR1
           DAC TTY
           JMS TSFLD
           LAM -17777
           DAC WC8K
           LAM
           FEM
           DAC I SLREG     /STORE A WORD
           ISZ LLREG
           ISZ SLREG
           ISZ WC8K        /8K?
           JMP .-4
           LAM -17777     /YES

           DAC WC8K        /RESTORE COUNT
           LAC LLREG
           SAD ULREG       /DONE LOADING?
           JMP SLDON      /YES
           LEM
           DAC SLREG
           JMP TST1+2     /NEXT FIELD S.A.
    
```

```

SLDON,      LEM
            LAC LLTAR
            DAC LLREG
RTSTC,      JMS TSFLD
            LAM -17777
            DAC WC8K
SLOOP,      LAM -21
            DAC WC18
            LAC (400000)
            DAC PATWD
            LAM
LDWRD,      DAC PATR
            LAC PATR          /READ
            EEM
            DAC I SLREG
            LAC I SLREG
            XOR PATWD          /COMPLEMENT 1 BIT
            DAC I SLREG
            LAC I SLREG
            XOR PATWD          /COMPLEMENT AGAIN
            DAC I SLREG
            LAC I SLREG
            SAD PATR          /SHOULD EQUAL 777777
            SKP
SLRTN,      JMP ERRORA
            LAC PATWD          /SETUP FOR NEXT BIT
            RCR
            DAC PATWD
            ISZ WC18          /CHECK FOR 18 BITS DONE
            JMP LDWRD
            ISZ LLREG
            ISZ SLREG
            ISZ WC8K
            JMP SLOOP
            LAM -17777
            DAC WC8K          /RESTORE COUNT
            LAC LLREG
            SAD ULREG          /DONE READING ALL?
            JMP SRDON          /YES
            DAC SLREG
            LEM
SRDON,      JMP RTSTC
            LEM
            LAC LLTAR
            DAC LLREG          /RESTORE ORIG S.A.
            LAS
            SPA
            JMS HLTA
            LAS
            SAD MCWB
            SKP
            JMP STOVER
            LND (1000)
            SZA
            JMP RTSTC
            JMP EXAM2          /CONTINUOUS READ?
                                /NO
    
```

```

/WIRST CASH CHECKERBOARD
IST2.      LAC MPAT
           DAC MPAT
           LAM 262
           AC TTY
PTRN4.     LMS TSFLD
           LAM -77
           DAC WC64
LCNTA.     LAC MPAT
           DAC PATWD
           LAM -1
           DAC WC256
           LAM -7           /-8
           DAC WC128
CNTB.      LAM -17         /-16 DECIMAL
           DAC WC16
           LAC PATWD
           DAC PATR
           FEM
ACLOOP.    LAC PATR
           RCL
           DAC PATR
           SZL:CLA         /SAVE PATTERN
           CMA             /TEST FOR A10R0
           DAC I WCREG     /STORE A WORD
           ISZ LLREG
           ISZ WCREG       /INCR. ADR
           ISZ WC16        /16 WORDS YET?
           JMP WCL00P      /NO
           ISZ WC128
           JMP CNTR
           ISZ WC64        /CHECK FOR 8K DONE
           SKP
           JMP DONL8K
           LAC MPAT
           PCR
           SNL             /CHECK FOR 200 OR 400 COMPLEMENT
           JMP .+3
           ISZ WC256
           JMP CNTR-2
           LAC PATWD
           CMA             /COMPLEMENT CONTROL WORD
           DAC PATWD
           JMP LCNTA+2
DONL8K.    LAM -77
           DAC WC64
           LAC LLREG
           SLD ULREG
           JMP WCLUN
           FEM
           LAC WCREG
           JMP PTRN4
           /DONE LOADING ALL?
           /YES
           /NEXT BANK S.A.
           /DO NEXT

```

```

WCLDN,      LEM
            LAC LLTAB
            DAC LLREG                /ORIG, S.A.
            LAC MCWA
            AND (004000
            SZA                        /POWER DROP TEST?
            HLT                        /YES, DROP POWER HERE
            LAS
            AND (402000
            SAD (402000
            JMS HLTA                    /HALT?
            LAS                          /YES
            SAD MCWB
            SKP
            JMP STOVER
            AND (2000
            SAD (2000                /CHECK FOR CONT.LOAD
            JMP RTRN4

/READ CHECKERBOARD

RRTRN,      JMS TSFLD
            LAM -77
            DAC WC64
RCNTA,      LAC MPAT
            DAC TEMP+1
            LAM -1
            DAC WC256
            LAM -7                    /-8
            DAC WC128
RCNTR,      LAM -17                    /-16 DECIMAL
            DAC WC16
            LAC TEMP+1
            DAC PATR                    /CHECKERBOARD GEN
RLOOP,      FEM
            LAC PATR
            RCL
            DAC PATR                    /SAVE PATTERN
            SZL!CLA                    /TEST FOR A 1 OR 0
            CMA
            DAC PATWD                    /USED FOR COMPARE
            LAC READ40
            SNA                        /SEE IF DONE READING 16 TIMES
            JMP .+5
            LAC I WCREG                    /READ, COMPLEMENT, DEPOSIT BACK.
            CMA
            DAC I WCREG
            JMP WCRJP+2                /SKIP TESTING FOR ERRORS
    
```


/READ AND LOAD

REPEAT, LAC I WCREG
 CMA
 LAC I WCREG
 LAC I WCREG
 CMA
 DAC I WCREG
 LAC I WCREG
 SAD PATWD

/COMPARE

/OK

SKP
 JMP ERROR
 ISZ WC20
 JMP REPEAT

RCRJP,

LAM -5
 DAC WC20
 ISZ LLREG
 ISZ WCREG
 ISZ WC16
 JMP RLOOP
 ISZ WC128
 JMP RCNTR
 ISZ WC64

/INCR. ADR.

/16 WORDS?

/NO

/CHECK FOR DONE 200

/IF 200, MAYBE 8K

SKP
 JMP DONR8K
 LAC MPAT
 PCR
 SNL

/DONE 8K

/PAT. CONTROL WORD

/CHECK FOR 200 OR 400 WORD BLOCKS

/200

/400. SEE IF DONE 2 - 200 WORD BLOCKS

/NO

JMP .+3
 ISZ WC256
 JMP RCNTR-2
 LAC TEMP+1
 CMA
 DAC TEMP+1
 JMP RCNTA+2

DONR8K,

LAM -77
 DAC WC64
 LAC LLREG
 SAD ULREG
 JMP WCRDN
 LEM
 DAC WCREG
 JMP RRTRN

/DONE READING ALL?

/YES

/NEXT BANK S.A.

/DO NEXT

MAINDEC-9A-D1BA-D
27

YCHDN,	LAC LLTAR	
	LAC LLREG	/RESTORE ORIG S.A.
	LAC MCWA	
	AND (4000	
	SZA	/POWER DROP TEST?
	JMS HLTA	/YES
	LAS	
	SMA	
	JMP .+6	
	JMS HLTA	
	LAS	
	SAD MCWB	
	SKP	
	JMP STOVER	
	LAC READ40	
	SNA	
	JMP .+4	
	ISZ READ40	
	JMP RRTRN	
	JMP RRTRN	
	LAM -17	
	DAC READ40	
	LAS	
	AND (1000	
	SZA	/CONTINUOUS READ?
	JMP RRTRN	
	LAC MPAT	
	RCR	
	SNL	
	JMP DONXT	
	LAC KPAT+3	
	SAD MPAT	/CURRENTLY TEST 3?
	JMP EXAM3+4	
	JMP EXAM3	/NO
DONXT,	LAC KPAT	/SET UP FOR NEXT PATTERN
	SAD MPAT	
	JMP .+4	
	LAC KPAT+3	
	DAC MPAT	
	JMP TST2+4	
	LAC KPAT+1	
	JMP .-3	
TST3,	LAC KPAT+2	/COMPLEMENT CHECKERBOARD
	DAC MPAT	
	LAW 263	
	DAC TTY	
	JMP TST2+4	

/CONTINUOUS LOAD LOOP

```

CLOOP,      JMS TSFLD
            LOP
            LOP
            LAC LLREG
            DAC CLREG
            LAC (777777
            FEM
            DAC I CLREG
            ISZ CLREG
            LAC CLREG
            SAD ULREG
            SKP
            JMP CLOOP+5
            LAS
            SMA
            JMP CLOOP+3
            JMS HLTA
            LAS
            SAD MCWB
            JMP CLOOP+3
            JMP BEGIN

```

/PATTERN

/HALT?

```

RPART,      LAC RDJMP
            DAC RRTRN
            LAC NOOP
            DAC WCRJP+2
            DAC WCRJP+10
            LAC DONJMP
            DAC DONR8K-1
            JMP BEGIN

```

/START ADR FOR SINGLE BLNCKS

```

STREAD,     LAS
            SPA
            JMS HLTA
            LAC .
            AND (010000
            SZA
            JMP INHI4K
            LAC HI4KLL
            DAC WCREG
            LAC HI4KUL
            DAC ULREG
            JMP WATPAT

```

/SEE WHICH 4K FIELD

/SEE WHICH WORD BOUNDARY

```

[INH]4K,      LAC LO4KLL
               LAC WCREG
               LAC LO4KUL
               LAC ULREG

*AI PAT,      LAC MPAT
               SPA
               JMP RONES
               EEM
               LAC I WCREG
               SZA
               JMP ONES                /PATTERN IS COMPLEMENT
               ISZ READ40
               JMP RCNTA
               JMP RCNTA

RONES,        EEM
               LAC I WCREG
               SZA
               JMP RONES-3

ONES,         LAC MPAT
               CMA
               DAC MPAT
               STL                /RESTORE BIT 17 OF CONTROL WORD
               GLK
               XOR MPAT
               DAC MPAT
               ISZ READ40
               JMP RCNTA
               JMP RCNTA

DONPRT,       LAC WCREG
               SAD ULREG
               SKP
               JMP RCNTA+2
               LAC READ40
               SZA
               JMP STREAD
               JMP EXAM3+4

RSTRT,        LAC RSTPAT                /START HERE TO RESTORE PROGRAM
               DAC KPAT
               LAC RSTJMP
               DAC RRTRN
               LAC RSTLLR
               DAC WCRJP+2
               LAC RSTC64
               DAC WCRJP+10
               LAC DONPRT+3
               DAC DONR8K-1
               JMP BEGIN

RDJMP,        JMP STREAD
WOUP,         740000
DONJMP,       JMP DONPRT
RSTJMP,       JMS TSFLD
RSTLLR,       ISZ LLREG
RSTC64,       ISZ WC64

```

/CONTINUOUS READ LOOP

CROOP,	JMS TSFLD	
	KOP	
	KOP	
	LAC LLREG	
	DAC CREG	
	FEM	
	LAC I CREG	
	ISZ CREG	
	LAC CREG	
	SAD ULREG	
	SKP	
	JMP CROOP+5	
	LAS	
	SMA	/HALT?
	JMP CROOP+3	
	JMS HLTA	
	LAS	
	SAD MCWB	/PARAMETER CHANGE?
	JMP CROOP+3	
	JMP REGIN	
ADJUST,	LAC LLREG	
	XOR (010000	
	DAC LLREG	
	DAC SLREG	
	DAC WCREG	
	LAM -37	
	DAC WC64	/MODIFY 8K COUNT
	LAM -7777	
	DAC WC8K	
	LAC .	
	AND (010000	
	SZA	
	JMP ADJUL	
	LEM	
	JMP I TSFLD	

```
ADJUI,      LAC MCWA
            AND (3
            LAC TEMP+1
            LAC MCWA
            RTR
            AND (3
            SAD TEMP+1
            J4P SMFLDS
            JMS FIELD
            XOR (010000
            TAD LLR
            SAD ULTAB
            SKP
            JMP HLTA-5

SMFLDS,     LAM -7777
            TAD ULTAB
            DAC ULREG
            LAC LLREG
            XOR (010000
            DAC SLREG
            DAC WCREG
            DAC LLREG
            JMP I TSFLD
            LAC LLREG
            XOR (010000
DAC SLREG
DAC WCREG
            JMP I TSFLD

HLTA,       0
            HLT
            JMP I .-2

FIELD,      0
            JMS .+1
            0
            LAC .-1
            AND (070000
            LEM
            JMP I FIELD
```

/DETERMINE WHICH FIELD FOR 1ST MOVE
 1STMV,

LAC MVCNT

LAF

SZL

JMP EXTST

LAC MVCNT

SPA

/IS THIS FIRST MOVE?

JMP NXTMV

/NO

XOR (400000

/SET 1ST TIME FLAG

LAC MVCNT

LAS

AND (3

LAC TEMP

LAC MCWA

CLL

RTR

AND (3

SAD TEMP

/TEST FOR SINGLE BANK

JMP FLD1

/SINGLE

LAC .

AND (010000

SZA

JMP BEGIN+4

LAC ULTAB

TAD (760000

LAC FLOADA

TAD (760000

LAC NXFLD

JMS FIELD

/PRESENT BANK

LAC FLOAD

SAD FLOADA

/DOES U.L. = BANK LOADED

JMP SUP1

/YES, GO TO NEXT LOWER

CKERR,	BZM CNTA	/CHECK FOR ERROR IN NEXT,
	ISZ .+1	
	LAC FRWRD	
	AND LLP	
	SAD FLOADA	/CHECK FOR ERROR IN BANK
	JMP ERFLD	/YES
	LAC (3	
	SAD CNTA	
	JMP .+3	/DONE CHECKING
	ISZ CNTA	
RSTOR,	JMP CKERR+1	
	LAC NXTOK	
	DAC CKERR+2	
	LAC FLOADA	
	DAC TEMP	/DESTINATION
	LAC FLOAD	
	DAC TEMP+1	/SOURCE
	SAD TEMP	
	JMP BEGIN+4	
	LAC KJMP	
	DAC MVRJP	
	JMP MOVE	/MOVE PROGRAM
ERFLD,	XCT CKERR+2	
	SNA	
	JMP RSTOR-5	
	AND (010000	
	SZA	
	JMP RSTOR-5	
	JMP EQUILL	
SUB1,	LAC NXFLD	/TRY NEXT BANK
	SAD FLOADA	
	JMP EQUILL+1	
	DAC FLOADA	
	SAD LLTAB	
	JMP CKERR	
	TAD (760000	
	DAC NXFLD	
	JMP CKERR	
EQUILL,	XCT CKERR+2	
	AND LLP	
	SAD LLTAB	
	JMP .+10	
	SNA	
	SKP	
	TAD (760000	
	DAC NXFLD	
	LAC NXTOK	
	DAC CKERR+2	
	JMP SUB1	
	LAC NXTOK	
	DAC CKERR+2	
	JMP BEGIN+4	


```

/DETERMINE NEXT PROGRAM MOVE.
NEXTMV,      LAC SNGMV
              SPA
              JMP MVSRK          /MOVE MADE WITHIN A FIELD
              JMS FIELD          /YES. MOVE BACK
              DAC TEMP+1
              GZM CNTA
              /SOURCE
              /CHECK FOR ERROR
CHKNXT,      ISZ .+1
              LAC ERWRD
              AND LLD
              SAD NXFLD
              JMP ERNXT          /YES
              LAC (3
              SAD CNTA
              JMP NXTOK
              ISZ CNTA
              JMP CHKNXT
              /ANY ERRORS?
NEXTOK,      LAC ERWRD
              LAC .-1
              DAC CHKNXT+1
              LAC NXFLD
              SAD FLOADA
              JMP .+3
              SAD LLTAB
              JMP MVBK
              SAD LLTAB
              JMP CORRCT
              DAC FLOADA
              TAD (760000        /NO CALCULATE NEXT
              DAC NXFLD
              LAC FLOADA
              DAC TEMP          /DESTINATION
              LAC KJMP
              DAC MVRJP          /SET RETURN FOR STOVER
              JMP MOVE
ERNXT,       XCT CHKNXT+1
              SNA
              JMP NXTOK-5
              AND (010000
              SNA
              JMP SUR2
              JMP NXTOK          /NO. MOVE PROGRAM
CORRCT,      LAC ULTAB
              TAD (760000
              DAC NXFLD
              DAC FLOAD
              JMP CHKNXT-1
    
```

/ROUTINE TO MOVE PROGRAM TO UPPER 4 K WITHIN ONE BANK.

```

FL01,      LAC LLTAB
           SAD FLOADA          / IS PROGRAM IN TESTED BANK
           JMP .+3
           LEM FVCNT          /NO. DON'T MOVE
           JMP STOVER
           LAC .
           AND (010000
           SZA
           JMP MVSBRK
           LAC (400000
           DAC SNGMV
           LAC KJMP
           DAC MVRJP
           DZM CNTA
CKUPR,     ISZ .+1
           LAC ERWRD
           AND LLD
           SAD LLTAB          /ERROR PRESENT?
           JMP SNGERR
           LAC (3
           SAD CNTA          /DONE CHECKING?
           JMP ERRTN         /YES
           ISZ CNTA
           JMP CKUPR
ERRTN,     LAC NXTOK
           DAC CKUPR+1
           JMS FIELD
           TAD (20
           DAC TEMP+1        /SOURCE
           XOR (010000      /INCR. BY 4K
           DAC TEMP         /DESTINATION
           LAC TEMP
START
    
```

/20P-9 EXTENDED MEMORY TEST - PART 2

```

SNFLD,      DAC MOVED
            LAM -7756
            LAC LNPTH
            ISZ MOVED
            BZM I MOVED
            ISZ LNPTH
            JMP .-3
            LAC TEMP+1
            DAC MOVES
            LAC TEMP
            DAC MOVED
            BZM CNTA
ADJID,      ISZ .+1          /ADJUST INDIRECTS
            LAC PRJP
            XOR (010000
            ISZ .+1
            DAC PRJP
            LAC (5
            SAD CNTA
            JMP SNMOVE
            ISZ CNTA
            JMP ADJID
MRINS,     LAC TEMP+2
            XOR (010000
            JMP MEMREF

SUB2,      LAC NXFLD
            SNA
            JMP .+11
            TAD (760000
            SAD FLOADA
            JMP .+3
            DAC NXFLD
            JMP NXTOK-5
            SZA
            JMP .-6
            JMP .-4
            LAC NXTOK
            DAC CHKNXT+1
            JMP BEGIN+4

```

```

5NMOVE,      LAC PRJP
              LAC .-1
              LAC ADJID+1
              XOR (240000
4VRTN,       DAC ADJID+4
              ISZ MOVES
              LAC I MOVES
              DAC TEMP+2
              AND (700000
              XOR (700000
              SZA
              JMP MRINS
              LAC TEMP+2
MEMRFF,      ISZ MOVED
              DAC I MOVED
              SAD PROLTH
              SKP
              JMP MVRTN
              LAM -377
MVCNST,      DAC KCNT
              ISZ MOVES
              LAC I MOVES
              ISZ MOVED
              DAC I MOVED
              ISZ KCNT
              JMP .-5
              JMP STRTN
SNGERR,      XCT CKUPR+1
              AND (010000
              SNA
              JMP ERRTN-5
              LAC NXTOK
              DAC CKUPR+1
              JMP BEGIN+4

/MOVE PACK TO ORIG. BANK
4VBK,        LAC NXFLD
              DAC FLOADA
              DAC TEMP
              JMS FIELD
              DAC TEMP+1
              DZM LAST
              DZM ERTAR
              DZM MVCNT
              JMP MOVE
/MOVE PROGRAM BACK TO LOWER 4K WHEN
/ONLY ONE BANK IS SELECTED.
4VSBK,       LAC FLOADA
              DAC TEMP
              XOR (010000
              DAC TEMP+1
              DZM SNGMV
              DZM MVCNT
              LAC KJMP
              DAC MVRJP
              JMP CKFLD-1

/MEMORY REF INSTRUCTION?
/YES

/MOVED ALL INST?
/YES, NOW MOVE CONSTANTS

/GO TO STOVER OR HLTST

/ERROR IN UPPER 4K?

/ORIG. BANK
/DESTINATION
/SOURCE
/CLEAR 1ST MOVE FLAG

/DESTINATION
/SOURCE
/CLEAR FLAG FOR SAME BANK
/CLEAR MOVED 1ST TIME FLAG

```

/MOVE PROGRAM WHEN A FORCED MOVE
/IS SPECIFIED.

FCOMV,	STL BLK DAC MVCNT LAC MCWA CLL RTR RTR RTR AND LLD SAD FLOADA JMP FCDISGL DAC TEMP JMS FIELD DAC TEMP+1 LAC MCWA AND (100 SZA JMP LDUPR LAC TEMP DAC FLOADA LAC PRJP+3 DAC MVRJP DZM CNTA ISZ .+1 LAC ERWRD AND LLD SAD TEMP JMP FCDERR LAC (3 SAD CNTA JMP FMOVA ISZ CNTA JMP CKFLD LAC NXTOK DAC CKFLD+1 LAC . AND (010000 SNA JMP MOVE LAC TEMP TAD (20 DAC TEMP JMS FIELD TAD (20 DAC TEMP+1 PEM JMP SNFLD-1	/SET FLAG FOR FORCED MOVE /MASK SELECTED BANK /IS MOVE WITHIN THIS BANK /YES /DESTINATION /SOURCE /MOVE TO UPPER OR LOWER 4K? /UPPER /LOWER /CHECK FOR ERROR IN LOWER 4K /ERROR /SEE IF DONE CHECKING /YES /LATERAL TRANSFER /NOT LATERAL /DEST'N /SOURCE
CKFLD,		
FMOVA,		
LDLWR,		

/FORCE MOVE PROGRAM TO UPPER OR LOWER 4K
/OF A SINGLE BANK

```

FCPSGL,      LAC FLOADA
              DAC TEMP                /DEST'N
              DAC TEMP+1             /SOURCE
              LAC .
              AND (010000
              SZA                      /IN LOWER 4K NOW?
              JMP CKFLD-3              /NO.
              JMP LDUPR
    
```

/MOVE ROUTINE FOR A LATERAL TRANSFER
/FROM ONE BANK TO ANOTHER

```

MOVE,        FEM
              LAC TEMP
              DAC MOVED
              LAM -7756                /4K DECIMAL
              DAC LENGTH
              ISZ MOVED
              C2M I MOVED
              ISZ LENGTH
              JMP .-3
              LAC TEMP+1              /SOURCE
              XOR (20
              DAC MOVES
              LAC TEMP
              XOR (20
              DAC TEMP
              DAC MOVED
              LAC NXTOK
              DAC CKERR+2
              ISZ MOVES
              LAC I MOVES
              ISZ MOVED
              DAC I MOVED
              SAD PROLTH
              JMP MVCNST
              JMP .-6
STRTN,       LAC (7777
              AND MVRJP                /MASK PRESENT FIELD
              XOR TEMP                /INSERT DEST'N BANK #
              XOR (20
              DAC MVRJP
              JMP I MVRJP              /EXIT TO SPECIFIED ROUTINE
    
```

MAINDEC-9A-D1BA-D

41

```

HLTST,      HLT                /HALT HERE AFTER FORCED MOVE
             LAC (7777
             AND KJMP
             XOR TEMP          /INSERT BANK #
             XOR (20
             DAC KJMP
             JMP I KJMP        /EXIT TO STOVER
ERROR,      DAC TTY+2          /BAD DATA
             LAC PRJP+4
             DAC PRJP          /SET RETURN FOR WCRJP
             LAC PATWD
             DAC TTY+3          /GOOD DATA
             LAC MPAT
             DAC TTY+4
             LAC WCREG
RTNERR,     DAC TTY+1          /ADDRESS
             AND (070000
             SAD LAST          /SAME FIELD AS LAST?
             JMP SUPBIT+3      /YES
             LAC (4
             SAD ERTAB
             JMP SUPBIT+1
             ISZ ERTAB
             LAC TTY+1
RERWD,      DAC ERWRD+1
             ISZ .-1           /STORE ADDRESS OF ERROR
             AND (070000
             DAC LAST
             JMP SUPBIT+3      /PRINT ERROR
SUPBIT,     DAC ERWRD+1
             LAC .-1
             DAC RERWD
             LAC TTY+2
             AND BITSUP
             SZA
             CMA
             AND BITSUP
             SZA              /NEW BIT ERROR IF NOT ZERO
             JMP PRERR
             LEM
             JMP I PRJP
ERRORA,     DAC TTY+2          /BAD DATA
             LAM
             DAC TTY+3          /GOOD DATA
             LAC PRJP+5
             DAC PRJP          /SET RETURN FOR SLRTN
             LAC PATWD
             DAC TTY+4
             LAC SLREG
             JMP RTNERR

```


PRERR,	LEM	
	LAS	
	AND 1LF	
	ORA	/BELL ON ERROR?
	JMP PERR	/NO
	LAW 207	/YES
	TLS	
	TSE	
	JMP .-1	
	JMP I PRJP	
PERR,	LAS	
	AND (20A000	
	SZA	/PRINT?
	JMP I PRJP	/NO
	OZM PRINT	
	LAM -5	
CHARA,	OAC SPCNT	
	JMP FIRST	
	LAW 240	/SPACE
	TLS	
	TSE	
	JMP .-1	
	ISZ SPCNT	/9 SPACES
	JMP .-5	/NO
	LAM -5	
	OAC SPCNT	
	LAC PRINT	
	SZA	/1ST CHAR.?
	JMP PRDATA	/NO
FIRST,	LAC TTY	/TEST NO
	ISZ PRINT	
	JMP CHARA+3	
PRDATA,	ISZ .+1	
	LAC TTY	
	OAC TEMP+2	
ONMOR,	LAW 260	
	OAC TTYS	
	LAM -77777	
	AND TEMP+2	/MASK AC0-2
	CLL	
	RTL	
	RTL	
	TAD TTYS	/ASSEMBLE CHARACTER
	OAC TTYS	
	LAC TEMP+2	
	RTL	/POSITION NEXT OCTAL CHAR
	RAL	
	OAC TEMP+2	
	LAC TTYS	
	TLS	/PRINT 1 OCTAL NO
	TSE	
	JMP .-1	
	ISZ CHAR6	/SIX FIGS YET?
	JMP ONMOR	/NO

MAINDEC-9A-D1BA-D

43

/-6

```

LAM -5
DAC CHAR6
ISZ PRINT
LAC PRINT
SAD (5
SKP
JMP CHARA+2
/SET UP FOR NEXT

D0NPR, LAC TTY
LAC .-1
DAC PRDATA+1
DZM PRCNT
DZM PRINT
D00NF, JMS KRLLF
LAS
SMA /CHECK FOR HALT ON ERROR
JMP SUPRES
JMS HLTA
LAS
AND (200
SZA
JMP SUPRES+4
LAS
SAD MCWB /CHECK FOR PARAM. CHANGE
JMP I PRJP /NO CHANGE
JMP STOVER
KRLLF, /CR, LF
ISZ .+1
LAC CRLF
TLS
TSF
JMP .-1
ISZ PRCNT
LAC (2
SAD PRCNT
SKP
JMP KRLLF+1
LAC CRLF
LAC .-1
DAC KRLLF+2
DZM PRCNT
JMP I KRLLF

SUPRFS, LAS /BIT SUPPRESSION
AND (200
SNA /BIT 10?
JMP I PRJP /NO READ ANOTHER
JMS KRLLF /YES CRLF
DZM SCW
CAF
KSF /WAIT FOR FIRST CHAR.
JMP .-1

```

MAINDEC-9A-DIBA-D

44

AGAIN,

KRR
SAD (212
JMP I PRJP
DAC TTYIN
LAM -677
AND TTYIN
SZA
JMP OPERR
LAC CRLF+1
XOR TTYIN

/READ BUFFER
/CHECK FOR LINEFEED
/YES. CONT WITH NO CHANGES

/ERROR? RO=ERROR

SNA
JMP EOT
LAC (254
XOR TTYIN

/EOT? EOT=CR
/YES

SNA
JMP WAIT
JMS CIFOK
JMP WAIT

/EOM? EOM=COMMA
/YES
/TEST VALIDITY
/NOT VALID

SNA
JMP ZERO
DAC TTYW

/CHAR.=0?
/YES

ILLEGL,

KSF
JMP .-1
KRB
DAC TTYIN
LAC (254
XOR TTYIN

/WAIT FOR ANOTHER

SNA
JMP EOM
LAC CRLF+1
XOR TTYIN

/EOM?
/YES

SNA
JMP EOTA
LAM -677
AND TTYIN

/EOT?
/YES

SZA
JMP OPERR
JMS CIFOK
JMP ILLEGL
DAC TTYX
LAC TTYW
RCL RCL RCL

/ERROR?
/YES
/TEST VALIDITY
/NOT VALID
/OK

XOR TTYX
CMA
DAC TTYT

/COMBINE DIGITS

ROTOR,

LAM
TAD TTYT
DAC TTYT
LAC (400000
PCR

/SUB. 1

ISZ TTYT
JMP .-2

/SHIFT BIT
/IN POSITION?

XOR SCW
DAC SCW

/NO
/YES

WAIT,

KSF
JMP .-1
JMP AGAIN

MAINDEC-9A-DIBA-D

45

OPERR,	DZM SCW		/CLEAR ALL BITS
EOT,	JMP .-4		
	LAC SCW		/ALL DONE SELECTING
	CMA		
	DAC RITSUP		
	DZM SCW		
	JMS KRLLF		/CR,LF
	LEM		
EOM,	JMP I PRJP		
	LAC TTYW		
	CMA		
	TAD (1		/2'S COMPLEMENT
	JMP ROTOR		
EOTA,	LAC TTYW		
	CMA		
	TAD (1		/2'S COMPLEMENT
	DAC TTY		
	LAC (400000		
	RCR		
	ISZ TTY		
	JMP .-2		
	XOR SCW		
	JMP EOT+1		
ZERO,	LAC SCW		
	XOR (400000		
	DAC SCW		
	JMP WAIT		
CIFOK,	Ø		/TEST VALIDITY
	LAC TTYIN		
	RCR RCR RCR		
	XOR (26		/CHAR.=26X?
	SZA		
	JMP .+5		
	ISZ CIFOK		/OK
	LAC TTYIN		
	AND (7		
	JMP I CIFOK		/SEE IF CHAR. = 8 OR 9
	SAD (1		
	SKP		
	JMP I CIFOK		/NO
	LAW 1		/YES
	AND TTYIN		
	SZA		/DOES IT = 8
	JMP .+3		
	LAM -7		/YES
	JMP ROTOR		
	LAM -10		/=9
	JMP ROTOR		


```

PSLHIT,      JMS KRLLF
              LAC PSLCE
              LAC .-1
              DAC PSELR
              JMS HLTA
              LAS                      /READ PARAMS.
              AND (143 /MASK NEW
              DAC TEMP+2
              LAC MCWA
              AND (143 /MASK OLD
              SAD TEMP+2                /SAME?
              JMP I PRJP                /YES, MOVE ANYWAY
              JMP STOVER                /NO, DECODE NEW PARAMS
PROLTH,      776777                    /FLAG TO SIGNAL WHEN TO MOVE
                                          /THE CONSTANT TABLE
    
```

/CONSTANTS AND STORAGE REGISTERS

```

FLOAD,      0                      /MEMORY BANK FIRST LOADED WITH PROGRAM
FLOADA,     0                      /PRESENT BANK CONTAINING PROGRAM
TEMP,       0                      /UTILITY STORAGE
            0
            0
MCWA,       0                      /STORAGE FOR PARAMETER ENTRIES
MCWB,       0                      /SAME AS MCWA
ULREG,      0                      /STORAGE FOR UPPER LIMIT MEMORY ADDRESSES
ULTAR,      0                      /SAME AS ULREG
LLREG,      0                      /STORAGE FOR LOWER LIMIT MEMORY ADDRESSES
LLTAR,      0                      /SAME AS LLREG
CLREG,      0                      /ADDRESS REG. FOR CONT. LOAD LOOP
CREG,       0                      /ADDRESS REG. FOR CONT. READ LOOP
MCREG,      0                      /CURRENT MCS ADDRESS REG. FOR CHECKERBOARD
SLREG,      0                      /CURRENT MCS ADDRESS REG. FOR SLIDING ZERO
NXFLD,      0                      /BANK WHICH WILL NEXT CONTAIN PROGRAM
CNTA,       0                      /UTILITY COUNTER
ERWRD,      0                      /ERWRD+1 THRU +4 STORES FIRST ERROR
                                          /ENCOUNTERED IN ANY BANK
            0
            0
            0
            0
LAST,       400000                 /WILL INDICATE LAST BANK IN WHICH AN
                                          /ERROR WAS FOUND
MVCNT,      0                      /BITS 0 AND 17 TELL IF A MOVE WAS MADE
                                          /AS YET AND IF IT WAS FORCED
MC18,       0                      /SHIFT COUNTER
READ40,     777760
    
```

SNRMV,	0	/INDICATES IF A MOVE WITHIN ONE BANK /HAS TAKEN PLACE
LNTH,	0	/USED TO CLEAR A MOVE DESTINATION TO 0'S
PATR,	0	/TEMP. STORAGE OF PATTERN FOR SLIDING ZERO
PATWD,	0	/TEMP. STORAGE OF PATTERN FOR CHECKERBOARD
KPAT,	037700	/STORAGE FOR PATTERN CONTROL WORD
KPAT,	037700	/KPAT TO KPAT+3 ARE CONTROL WORDS FOR CHECKERBOARD
	037701	
	740076	
	740077	
LLA,	0	/LLA THRU UL0 = L.L. AND U.L. BANK ADDRESSES
LLB,	020000	
LLC,	040000	
LLD,	060000	
ULD,	100000	
KC8K,	760000	/COUNTER TO INDICATE END OF AN 8K BANK
KC64,	777700	/COUNTER FOR 64 128 WORD BLOCKS
KC128,	777700	/COUNTER FOR 8 16 WORD BLOCKS
KC16,	777760	/SHIFT COUNTER
KC20,	777772	/COUNTS 10 READS FOR EACH LOCATION
PRJP,	0	/PRJP+1 THRU +5 ARE RETURN JUMP ADDRESSES
	UPRTN	
	FMOVA	
	HLTST	
	KCRJP	
	SLRTN	
BASE,	LOCN+1	/USED TO CALCULATE L.L. & U.L. FROM ACS 14-17
KVRJP,	HLTST	/MVRJP AND KJMP USED DURING PROGRAM MOVE
KJMP,	STOVER	
KCNT,	0	/USED WHEN MOVING THE CONSTANT TABLES
KC256,	777776	/COUNTER FOR 2 - 128 WORD BLOCKS
TTYIN,	0	/TTYIN THRU TTYU USED AS TEMP. STORAGE IN /BIT SUPPRESSION LOOP
TTYW,	0	
TTYX,	0	
TTYU,	0	
KC*	0	/TEMP. STORAGE OF SUPRESSED BITS
BITSUP,	0	/PERMANENT STORAGE OF SUPRESSED BITS
ERTAR,	0	/COUNTER FOR # OF TIMES THE ERROR WORD /TABLE IS ENTERED. MAX. = 4
L04KIL,	0	/L04KLL THRU H14KUL ARE USED AS ADR REGS /FOR SINGLE BLOCKS
L04KUL,	0	
H14KIL,	0	
H14KUL,	0	
RSTPAT,	037700	/RESTORES CONTROL WORD IN KPAT
MOVES,	0	/STORES SOURCE ADDRESS FOR RELOCATION
MOVED,	0	/STORES DEST'N ADDRESS FOR RELOCATION

/CONSTANTS FOR TTY PRINT-OUT

```

ITYS.      0
ITY,       0
           0
           0
           0
           0
PRINT,     0
SPCNT,     0
PRCNT,     0
ENTXT,     PRTXT
PRTXT,     .
           2
           7
           13
           20
CHAR6,     777772
CRLF,      0
           000215
           000212
    
```

```

PHDR.      JMS KRLLF                /HEADER ROUTINE
           ISZ .+1
           LAC HDRWRD
           SMA
           JMP .+6
           LAC HDRWRD
           DAC PHDR+2
           JMS KRLLF
           JMS HLTA
           JMP BEGIN
           TLS                        /PRINT 1 CHAR.
           TSF
           JMP .-1
           RTR                        RTR      RTR
           RTR                        RAR
           TLS
           TSF
           JMP .-1
           JMP PHDR+1
    
```


/TEXT FOR L.L. EXCEEDS U.L.

EXCEED. :
 127314
 127314
 142640
 141730
 142705
 151704
 152640
 146256
 106656

/TEXT FOR ERROR IN SELECTED 4K

PSLCF, @
 105215
 151305
 147722
 120322
 147311
 151640
 146305
 141705
 142724
 120304
 145664

/TEXT FOR HEADER

HDRWRD, LAC HDRWRD
 305324
 324323
 240240
 303317
 301324
 240314
 304301
 256322
 240240
 240240
 301302
 240304
 240240
 240240
 240240
 307240
 317317
 240304
 240240
 240240
 240240
 320240
 324301
 240256
 400000

PAUSE PHDR

MAINDEC-9A-D1BA-D

ADJID	1366	EXTST	72
ADJUL	1043	FCDERR	1564
ADJUST	1024	FCDMV	1505
ADR	176	FCDSGL	1654
ADRA	207	FIELD	1102
ADRJP	147	FIRST	2042
ADRMP	152	FL01	1312
AD01	146	FLOAD	2424
AD02	167	FLOADA	2425
AD03	171	FMOVA	1546
AD04	173	HDRWRD	2631
AD05	175	HI4KLL	2525
AD06	202	HI4KUL	2526
AD07	204	HLTA	1077
AD08	206	HLTST	1723
AD09	213	ILLEGL	2202
AD10	215	INH14K	713
AGAIN	2155	KCNT	2512
BASE	2507	KJMP	2511
BEGIN	21	KPAT	2463
BITSUP	2521	KRLLF	2124
CHARA	2025	LAST	2452
CHAR6	2551	LCNTA	361
CHKNXT	1242	LDLWR	1554
CIFOK	2303	LDUPR	1577
CKERR	1150	LDWRD	276
CKFLD	1534	LLA	2467
CKUPR	1330	LLR	2470
CLOOP	642	LLC	2471
CLREG	2437	LLD	2472
CNTA	2444	LLREG	2435
CNTB	367	LLTAR	2436
CORRCT	1305	LNGTH	2457
CREG	2440	LOCN	125
CRLF	2552	LO4KLL	2523
CROOP	1000	LO4KUL	2524
DONJMP	774	MCWA	2431
DONL8K	425	MCWB	2432
DONPR	2102	MEMRFF	1436
DONPRT	747	MOVE	1664
DONR8K	553	MOVED	2531
DONXT	625	MOVES	2530
DOONF	2107	MPAT	2462
ENTXT	2543	MRINS	1400
EOM	2261	MVRK	1463
EOT	2252	MVCNST	1443
EOTA	2265	MVCNT	2453
EQUILL	1216	MVRJP	2510
ERFLD	1176	MVRTN	1426
ERNXT	1276	MVSBK	1474
ERROR	1732	NOOP	773
ERRORA	1774	NXFLD	2443
ERRTN	1342	NXTMV	1234
ERTAR	2522	NXTOK	1254
ERWRD	2445	ONFS	735
EXAM2	110	ONMOR	2050
EXAM3	114	OPERR	2250
EXCDP	2336	PATR	2460
EXCEFD	2603	PATWD	2461
EXHLT	2353	PERR	2017

MAINDEC-9A-DIBA-D

PHDR	2555	TTYIN	2514
PRCNT	2542	TTYS	2532
PRDATA	2445	TTYW	2515
PRERR	2405	TTYX	2516
PREXD	2332	ITYY	2517
PRINT	2544	ULD	2473
PRJP	2501	ULREG	2433
PROLTH	2423	ULTAR	2434
PRTXT	2544	UPHERR	1643
PSFL	2361	UPRTN	1614
PSELR	2371	WATT	2245
PSLCF	2615	WATPAT	717
PSLHLT	2406	WCLDN	435
RCNTA	462	WCLOOP	373
RCNTR	470	WCRDN	563
RDJMP	772	WCREG	2441
READ40	2455	WCRJP	526
REPEAT	512	WC128	2476
RERWD	1753	WC16	2477
RLOOP	474	WC18	2454
RONES	731	WC20	2500
ROTOR	2236	WC256	2513
RPART	667	WC64	2475
RRTRN	457	WC8K	2474
RSTC64	777	ZERO	2277
RSTJMP	775	BEGIN	21
RSTLLR	776	STOVFR	43
RSTOR	1163	EXTST	72
RSTPAT	2527	EXAM2	110
RSTRT	757	EXAM3	114
RTNERR	1742	LOCN	125
RTRN4	356	AD01	146
RTSTC	265	ADRJP	147
SCW	2520	ADRMP	152
SLDON	262	TSFLD	155
SLOOP	270	AD02	167
SLREG	2442	AD03	171
SLRTN	313	AD04	173
SMFLDS	1061	AD05	175
SNFLD	1352	ADR	176
SNGERR	1454	AD06	202
SNGMV	2456	AD07	204
SNMOVE	1421	AD08	206
SPCNT	2541	ADRA	207
SRDON	334	AD09	213
STOVFR	43	AD10	215
STREAD	677	TSTAI	222
STRTN	1715	TST1	236
SUR1	1205	SLDON	262
SUR2	1403	RTSTC	265
SUPBIT	1760	SLOOP	270
SUPRFS	2144	LDWRD	276
TEMP	2426	SLRTN	313
TSFLD	155	SRDON	334
TSTAL	222	TST2	352
TSTMV	1111	RTRN4	356
TST1	236	LCNTA	361
TST2	352	CNTB	367
TST3	635	WCLOOP	373
TTY	2533	NONL8K	425

MAINDEC-9A-D1BA-D

ACLDN	435	LDLWR	1554
RRTRN	457	FDERR	1564
RCNTA	462	LDUPR	1577
RCNTR	470	UPRTN	1614
RLUOP	474	UPRERR	1643
REPEAT	512	FCOSGL	1654
WCRJP	526	MOVE	1664
WONR8K	553	STRTN	1715
WCRDN	563	HLTST	1723
WONXT	625	ERROR	1732
TST3	635	RTNERR	1742
CLOOP	642	BERWD	1753
RPART	667	SUPBIT	1760
STREAD	677	ERRORA	1774
INHIAK	713	PRFRR	2005
WATPAT	717	PERR	2017
RONES	731	CHARA	2025
ONES	735	FIRST	2042
WONPRT	747	PRDATA	2045
RSTRT	757	UNMOR	2050
RDJMP	772	WONPR	2102
NOOP	773	WONPF	2107
WONJMP	774	KRLLF	2124
RSTJMP	775	SUPRFS	2144
RSTLLR	776	AGAIN	2155
RSTC64	777	ILLEGL	2202
CROOP	1000	ROTOR	2236
ADJUST	1024	WAIT	2245
ADJUL	1043	UPFRR	2250
SMFLDS	1061	EOT	2252
HLTA	1077	EOM	2261
FIELD	1102	EOTA	2265
TSTMV	1111	ZERO	2277
CKERR	1150	CIFOK	2303
RSTOR	1163	PREXD	2332
ERFLD	1176	EXCDP	2336
SUB1	1205	EXHLT	2353
EQULL	1216	PSEL	2361
NXTMV	1234	PSELR	2371
CHKNXT	1242	PSLHT	2406
NXTOK	1254	PRULTH	2423
ERNXT	1276	FLOAD	2424
CORRCT	1305	FLOADA	2425
FLD1	1312	TEMP	2426
CKUPR	1330	MCWA	2431
ERRTN	1342	MCWB	2432
SNFLD	1352	ULREG	2433
ADJID	1366	ULTAR	2434
MRINS	1400	LLREG	2435
SUR2	1403	LLTAR	2436
SNMOVE	1421	DLREG	2437
MVRTN	1426	CREG	2440
MEMRFF	1436	WCREG	2441
WONST	1443	SLREG	2442
SNGERR	1454	WXFLD	2443
MV3K	1463	CNTA	2444
MV3KK	1474	ERWRD	2445
FCOMV	1505	LAST	2452
CKFLD	1534	WONST	2453
FMOVA	1546	WONST	2454

MAINDEC-9A-D1BA-D

READ44	2455
SN3MV	2456
LN5TH	2457
PATR	2460
PATW0	2461
MPAT	2462
KPAT	2463
LL4	2467
LL5	2470
LLC	2471
LLD	2472
ULD	2473
WC8K	2474
WC64	2475
WC128	2476
WC16	2477
WC20	2500
PRJP	2501
BASE	2507
MVRJP	2510
KJMP	2511
KCNT	2512
WC256	2513
TTYIN	2514
TTYW	2515
TTYX	2516
TTY	2517
SCW	2520
BITSUP	2521
ERTAR	2522
L04KLL	2523
L04KUL	2524
H14KLL	2525
H14KUL	2526
RSTPAT	2527
MOVES	2530
MOVED	2531
TTYS	2532
ITY	2533
PRINT	2540
SPCNT	2541
PRCNT	2542
ENTXT	2543
PRXT	2544
CHAR6	2551
ORLF	2552
PHDR	2555
EXCFED	2603
PSLCF	2615
HDPWRD	2631

MAINDEC-9A-D1BA-LD

000021	700002	000115	502702	000211	202471
000022	700004	000116	740200	000212	600152
000023	777777	000117	600635	000213	202473
000024	042521	000120	750004	000214	600207
000025	201760	000121	502716	000215	202473
000026	041753	000122	740200	000216	042433
000027	202667	000123	600043	000217	042434
000030	042452	000124	601111	000220	202472
000031	142446	000125	740040	000221	600152
000032	142447	000126	600146	000222	202431
000033	142450	000127	600167	000223	502715
000034	142451	000130	600171	000224	740200
000035	142453	000131	600173	000225	600232
000036	142522	000132	740040	000226	202676
000037	101102	000133	600175	000227	242431
000040	502472	000134	600202	000230	042431
000041	042424	000135	600204	000231	600236
000042	042425	000136	740040	000232	502713
000043	750004	000137	740040	000233	740200
000044	042431	000140	600206	000234	600642
000045	042432	000141	600213	000235	601000
000046	502722	000142	740040	000236	760261
000047	744200	000143	740040	000237	042533
000050	601505	000144	740040	000240	100155
000051	202431	000145	600215	000241	760000
000052	502703	000146	202470	000242	042474
000053	042427	000147	042433	000243	777777
000054	202431	000150	042434	000244	707702
000055	502721	000151	202467	000245	062442
000056	742020	000152	042435	000246	442435
000057	740001	000153	042436	000247	442442
000060	342664	000154	600072	000250	442474
000061	342427	000155	000000	000251	600245
000062	741100	000156	202435	000252	760000
000063	602332	000157	042442	000253	042474
000064	202431	000160	042441	000254	202435
000065	502720	000161	542425	000255	542433
000066	342507	000162	741000	000256	600262
000067	040125	000163	620155	000257	707704
000070	707704	000164	440155	000260	042442
000071	620125	000165	440155	000261	600240
000072	777760	000166	601024	000262	707704
000073	042455	000167	202471	000263	202436
000074	202717	000170	600147	000264	042435
000075	502431	000171	202472	000265	100155
000076	741200	000172	600147	000266	760000
000077	600222	000173	202473	000267	042474
000100	202431	000174	600147	000270	777756
000101	502712	000175	202471	000271	042454
000102	740200	000176	042433	000272	202667
000103	600352	000177	042434	000273	042461
000104	202431	000200	202470	000274	777777
000105	502471	000201	600152	000275	042460
000106	740200	000202	202472	000276	202460
000107	600236	000203	600176	000277	707702
000110	202431	000204	202473	000300	062442
000111	502470	000205	600176	000301	222442
000112	740200	000206	202472	000302	242461
000113	600352	000207	042433	000303	062442
000114	202431	000210	042434	000304	222442

MAINDEC-9A-D1BA-LD

000305	242461	000401	062441	000475	202460
000306	062442	000402	442435	000476	744010
000307	222442	000403	442441	000477	042460
000310	542460	000404	442477	000500	751400
000311	741000	000405	600373	000501	740001
000312	601774	000406	442476	000502	042461
000313	202461	000407	600367	000503	202455
000314	744020	000410	442475	000504	741200
000315	042461	000411	741000	000505	600512
000316	442454	000412	600425	000506	222441
000317	600276	000413	202462	000507	740001
000320	442435	000414	744020	000510	062441
000321	442442	000415	740400	000511	600530
000322	442474	000416	600421	000512	222441
000323	600270	000417	442513	000513	740001
000324	760000	000420	600365	000514	062441
000325	042474	000421	202461	000515	222441
000326	202435	000422	740001	000516	740001
000327	542433	000423	042461	000517	062441
000330	600334	000424	600363	000520	222441
000331	042442	000425	777700	000521	542461
000332	707704	000426	042475	000522	741000
000333	600265	000427	202435	000523	601732
000334	707704	000430	542433	000524	442500
000335	202436	000431	600435	000525	600512
000336	042435	000432	707704	000526	777772
000337	750004	000433	042441	000527	042500
000340	741100	000434	600356	000530	442435
000341	101077	000435	707704	000531	442441
000342	750004	000436	202436	000532	442477
000343	542432	000437	042435	000533	600474
000344	741000	000440	202431	000534	442476
000345	600043	000441	502712	000535	600470
000346	502711	000442	740200	000536	442475
000347	740200	000443	740040	000537	741000
000350	600265	000444	750004	000540	600553
000351	600110	000445	502714	000541	202462
000352	202463	000446	542714	000542	744020
000353	042462	000447	101077	000543	740400
000354	760262	000450	750004	000544	600547
000355	042533	000451	542432	000545	442513
000356	100155	000452	741000	000546	600466
000357	777700	000453	600043	000547	202427
000360	042475	000454	502713	000550	740001
000361	202462	000455	542713	000551	042427
000362	042461	000456	600356	000552	600464
000363	777776	000457	100155	000553	777700
000364	042513	000460	777700	000554	042475
000365	777770	000461	042475	000555	202435
000366	042476	000462	202462	000556	542433
000367	777760	000463	042427	000557	600563
000370	042477	000464	777776	000560	707704
000371	202461	000465	042513	000561	042441
000372	042460	000466	777770	000562	600457
000373	707702	000467	042476	000563	202436
000374	202460	000470	777760	000564	042435
000375	744010	000471	042477	000565	202431
000376	042460	000472	202427	000566	502712
000377	751400	000473	042460	000567	740200
000400	740001	000474	707702	000570	101077

MAINDEC-9A-DIBA-LD

000571	750004	000665	600645	000761	200775
000572	740100	000666	600021	000762	040457
000573	600601	000667	200772	000763	200776
000574	101077	000670	040457	000764	040530
000575	750004	000671	200773	000765	200777
000576	542432	000672	040530	000766	040536
000577	741000	000673	040536	000767	200752
000600	600043	000674	200774	000770	040552
000601	202455	000675	040552	000771	600021
000602	741200	000676	600021	000772	600677
000603	600607	000677	750004	000773	740000
000604	442455	000700	741100	000774	600747
000605	600457	000701	101077	000775	100155
000606	600457	000702	200702	000776	442435
000607	777760	000703	502702	000777	442475
000610	042455	000704	740200	001000	100155
000611	750004	000705	600713	001001	740000
000612	502711	000706	202525	001002	740000
000613	740200	000707	042441	001003	202435
000614	600457	000710	202526	001004	042440
000615	202462	000711	042433	001005	707702
000616	744020	000712	600717	001006	222440
000617	740400	000713	202523	001007	442440
000620	600625	000714	042441	001010	202440
000621	202466	000715	202524	001011	542433
000622	542462	000716	042433	001012	741000
000623	600120	000717	202462	001013	601005
000624	600114	000720	741100	001014	750004
000625	202463	000721	600731	001015	740100
000626	542462	000722	707702	001016	601003
000627	600633	000723	222441	001017	101077
000630	202466	000724	740200	001020	750004
000631	042462	000725	600735	001021	542432
000632	600356	000726	442455	001022	601003
000633	202464	000727	600462	001023	600021
000634	600631	000730	600462	001024	202435
000635	202465	000731	707702	001025	242702
000636	042462	000732	222441	001026	042435
000637	760263	000733	740200	001027	042442
000640	042533	000734	600726	001030	042441
000641	600356	000735	202462	001031	777740
000642	100155	000736	740001	001032	042475
000643	740000	000737	042462	001033	770000
000644	740000	000740	744002	001034	042474
000645	202435	000741	750010	001035	201035
000646	042437	000742	242462	001036	502702
000647	202710	000743	042462	001037	740200
000650	707702	000744	442455	001040	601043
000651	062437	000745	600462	001041	707704
000652	442437	000746	600462	001042	620155
000653	202437	000747	202441	001043	202431
000654	542433	000750	542433	001044	502703
000655	741000	000751	741000	001045	042427
000656	600647	000752	600464	001046	202431
000657	750004	000753	202455	001047	742020
000660	740100	000754	740200	001050	502703
000661	600645	000755	600677	001051	542427
000662	101077	000756	600120	001052	601061
000663	750004	000757	202527	001053	101102
000664	542432	000760	042463	001054	242702

MAINDEC-9A-DIBA-LD

001055	542470	001151	441152	001245	542443
001056	542434	001152	202445	001246	601276
001057	741000	001153	502472	001247	202703
001060	601072	001154	542425	001250	542444
001061	770000	001155	601176	001251	601254
001062	542434	001156	202703	001252	442444
001063	042433	001157	542444	001253	601242
001064	202435	001160	601163	001254	202445
001065	242702	001161	442444	001255	201254
001066	042442	001162	601151	001256	041243
001067	042441	001163	201254	001257	202443
001070	042435	001164	041152	001260	542425
001071	620155	001165	202425	001261	601264
001072	202435	001166	042426	001262	542436
001073	242702	001167	202424	001263	601463
001074	042442	001170	042427	001264	542436
001075	042441	001171	542426	001265	601305
001076	620155	001172	600025	001266	042425
001077	000000	001173	202511	001267	342707
001100	740040	001174	042510	001270	042443
001101	621077	001175	601664	001271	202425
001102	000000	001176	401152	001272	042426
001103	101104	001177	741200	001273	202511
001104	000000	001200	601156	001274	042510
001105	201104	001201	502702	001275	601664
001106	502676	001202	740200	001276	401243
001107	707704	001203	601156	001277	741200
001110	621102	001204	601216	001300	601247
001111	202453	001205	202443	001301	502702
001112	740020	001206	542425	001302	741200
001113	741400	001207	601217	001303	601403
001114	600072	001210	042425	001304	601254
001115	202453	001211	542436	001305	202434
001116	741100	001212	601150	001306	342707
001117	601234	001213	342707	001307	042443
001120	242667	001214	042443	001310	042424
001121	042453	001215	601150	001311	601241
001122	750004	001216	401152	001312	202436
001123	502703	001217	502472	001313	542425
001124	042426	001220	542436	001314	601317
001125	202431	001221	601231	001315	142453
001126	744000	001222	741200	001316	600043
001127	742020	001223	741000	001317	201317
001130	502703	001224	342707	001320	502702
001131	542426	001225	042443	001321	740200
001132	601312	001226	201254	001322	601474
001133	201133	001227	041152	001323	202667
001134	502702	001230	601205	001324	042456
001135	740200	001231	201254	001325	202511
001136	600025	001232	041152	001326	042510
001137	202434	001233	600025	001327	142444
001140	342707	001234	202456	001330	441331
001141	042425	001235	741100	001331	202445
001142	342707	001236	601474	001332	502472
001143	042443	001237	101102	001333	542436
001144	101102	001240	042427	001334	601454
001145	142424	001241	142444	001335	202703
001146	542425	001242	441243	001336	542444
001147	601205	001243	202445	001337	601342
001150	142444	001244	502472	001340	442444

MAINDEC-9A-DTBA-LD

001341	621330	001435	202430	001531	202504
001342	201254	001436	442531	001532	042510
001343	41331	001437	062531	001533	142444
001344	101102	001440	542423	001534	441535
001345	342700	001441	741000	001535	202445
001346	042427	001442	601426	001536	502472
001347	242702	001443	777400	001537	542426
001350	042426	001444	042512	001540	601564
001351	202426	001445	442530	001541	202703
001352	042531	001446	222530	001542	542444
001353	770021	001447	442531	001543	601546
001354	042457	001450	062531	001544	442444
001355	442531	001451	442512	001545	601534
001356	162531	001452	601445	001546	201254
001357	442457	001453	601715	001547	041535
001360	601355	001454	401331	001550	201550
001361	202427	001455	502702	001551	502702
001362	042530	001456	741200	001552	741200
001363	202426	001457	601335	001553	601664
001364	042531	001460	201254	001554	202426
001365	142444	001461	041331	001555	342700
001366	441367	001462	600025	001556	042426
001367	202501	001463	202443	001557	101102
001370	242702	001464	042425	001560	342700
001371	441372	001465	042426	001561	042427
001372	042501	001466	101102	001562	707702
001373	202674	001467	042427	001563	601351
001374	542444	001470	142452	001564	401535
001375	601421	001471	142522	001565	741200
001376	442444	001472	142453	001566	601541
001377	601366	001473	601664	001567	502702
001400	202430	001474	202425	001570	740200
001401	242702	001475	042426	001571	601541
001402	601436	001476	242702	001572	201254
001403	202443	001477	042427	001573	041535
001404	741200	001500	142456	001574	202503
001405	601416	001501	142453	001575	042501
001406	342707	001502	202511	001576	602361
001407	542425	001503	042510	001577	202426
001410	601413	001504	601533	001600	042425
001411	042443	001505	744002	001601	142444
001412	601247	001506	750010	001602	441603
001413	740200	001507	042453	001603	202445
001414	601406	001510	202431	001604	502472
001415	601411	001511	744000	001605	542426
001416	201254	001512	742020	001606	601643
001417	041243	001513	742020	001607	202703
001420	600025	001514	742020	001610	542444
001421	202501	001515	502472	001611	601614
001422	201421	001516	542425	001612	442444
001423	041367	001517	601654	001613	601602
001424	242706	001520	042426	001614	201254
001425	041372	001521	101102	001615	041603
001426	442530	001522	042427	001616	202426
001427	222530	001523	202431	001617	242702
001430	042430	001524	502704	001620	342700
001431	502705	001525	740200	001621	042426
001432	242705	001526	601577	001622	101102
001433	740200	001527	202426	001623	342700
001434	601400	001530	042425	001624	042427

MAINDEC-9A-D1BA-LD

001625	202504	001721	042510	002015	602014
001626	042510	001722	622510	002016	622501
001627	202427	001723	740040	002017	750004
001630	502702	001724	202701	002020	502675
001631	707702	001725	502511	002021	740200
001632	741200	001726	242426	002022	622501
001633	601351	001727	242700	002023	142540
001634	202427	001730	042511	002024	777772
001635	242700	001731	622511	002025	042541
001636	042427	001732	042535	002026	602042
001637	202426	001733	202505	002027	760240
001640	242700	001734	042501	002030	700406
001641	042426	001735	202461	002031	700401
001642	601664	001736	042536	002032	602031
001643	401603	001737	202462	002033	442541
001644	502702	001740	042537	002034	602027
001645	741200	001741	202441	002035	777772
001646	601607	001742	042534	002036	042541
001647	201254	001743	502676	002037	202540
001650	041603	001744	542452	002040	740200
001651	202502	001745	601763	002041	602045
001652	042501	001746	202677	002042	202533
001653	602361	001747	542522	002043	442540
001654	202425	001750	601761	002044	602030
001655	042426	001751	442522	002045	442046
001656	042427	001752	202534	002046	202533
001657	201657	001753	042446	002047	042430
001660	502702	001754	441753	002050	760260
001661	740200	001755	502676	002051	042532
001662	601531	001756	042452	002052	700000
001663	601577	001757	601763	002053	502430
001664	707702	001760	042446	002054	744000
001665	202426	001761	201760	002055	742010
001666	042531	001762	041753	002056	742010
001667	770021	001763	202535	002057	342532
001670	042457	001764	502521	002060	042532
001671	442531	001765	740200	002061	202430
001672	162531	001766	740001	002062	742010
001673	442457	001767	502521	002063	740010
001674	601671	001770	740200	002064	042430
001675	202427	001771	602005	002065	202532
001676	242700	001772	707704	002066	700406
001677	042530	001773	622501	002067	700401
001700	202426	001774	042535	002070	602067
001701	242700	001775	777777	002071	442551
001702	042426	001776	042536	002072	602050
001703	042531	001777	202506	002073	777772
001704	201254	002000	042501	002074	042551
001705	041152	002001	202461	002075	442540
001706	442530	002002	042537	002076	202540
001707	222530	002003	202442	002077	542674
001710	442531	002004	601742	002100	741000
001711	062531	002005	707704	002101	602027
001712	542423	002006	750004	002102	202533
001713	603443	002007	502473	002103	202102
001714	601706	002010	741200	002104	042046
001715	202701	002011	602017	002105	142542
001716	502510	002012	760207	002106	142540
001717	242426	002013	700406	002107	102124
001720	242700	002014	700401	002110	750004

MAINDEC-9A-D1BA-LD

002111	740100	002205	042514	002301	042520
002112	602144	002206	202670	002302	602245
002113	101077	002207	242514	002303	000000
002114	750004	002210	741200	002304	202514
002115	502672	002211	602261	002305	744020
002116	740200	002212	202553	002306	744020
002117	602150	002213	242514	002307	744020
002120	750004	002214	741200	002310	242666
002121	542432	002215	602265	002311	740200
002122	622501	002216	777100	002312	602317
002123	600043	002217	502514	002313	442303
002124	000000	002220	740200	002314	202514
002125	442126	002221	602250	002315	502665
002126	202552	002222	102303	002316	622303
002127	700406	002223	602202	002317	542664
002130	700401	002224	042516	002320	741000
002131	602130	002225	202515	002321	622303
002132	442542	002226	744010	002322	760001
002133	202673	002227	744010	002323	502514
002134	542542	002230	744010	002324	740200
002135	741000	002231	242516	002325	602330
002136	602125	002232	740001	002326	777770
002137	202552	002233	042517	002327	602236
002140	202137	002234	777777	002330	777767
002141	042126	002235	342517	002331	602236
002142	142542	002236	042517	002332	102124
002143	622124	002237	202667	002333	777767
002144	750004	002240	744020	002334	042542
002145	502672	002241	442517	002335	442336
002146	741200	002242	602240	002336	202603
002147	622501	002243	242520	002337	700406
002150	102124	002244	042520	002340	700401
002151	142520	002245	700301	002341	602340
002152	703302	002246	602245	002342	742020
002153	700301	002247	602155	002343	742020
002154	602153	002250	142520	002344	742020
002155	700312	002251	602245	002345	742020
002156	542671	002252	202520	002346	700406
002157	622501	002253	740001	002347	700401
002160	042514	002254	042521	002350	602347
002161	777100	002255	142520	002351	442542
002162	502514	002256	102124	002352	602335
002163	740200	002257	707704	002353	102124
002164	602250	002260	622501	002354	202603
002165	202553	002261	202515	002355	202354
002166	242514	002262	740001	002356	042336
002167	741200	002263	342664	002357	101077
002170	602252	002264	602236	002360	600043
002171	202670	002265	202515	002361	202453
002172	242514	002266	740001	002362	740020
002173	741200	002267	342664	002363	740400
002174	602245	002270	042517	002364	600025
002175	102303	002271	202667	002365	142540
002176	602245	002272	744020	002366	777765
002177	741200	002273	442517	002367	042542
002200	602277	002274	602272	002370	442371
002201	042515	002275	242520	002371	202615
002202	700301	002276	602253	002372	700406
002203	602202	002277	202520	002373	700401
002204	700312	002300	242667	002374	602373

MAINDEC-9A-DIBA-LD

402375	742320	402471	040000	402565	101077
402376	742320	402472	060000	402566	600021
402377	742320	402473	100000	402567	700406
402400	742320	402474	760000	402570	700401
402401	700406	402475	777700	402571	602570
402402	700401	402476	777770	402572	742020
402403	602402	402477	777760	402573	742020
402404	442542	402500	777772	402574	742020
402405	602370	402501	000000	402575	742020
402406	102124	402502	001614	402576	740020
402407	202615	402503	001546	402577	700406
402410	202407	402504	001723	402600	700401
402411	042371	402505	000526	402601	602600
402412	101077	402506	000313	402602	602556
402413	750004	402507	000126	402603	000000
402414	502663	402510	001723	402604	127314
402415	042430	402511	000043	402605	127314
402416	202431	402512	000000	402606	142640
402417	502663	402513	777776	402607	141730
402420	542430	402514	000000	402610	142705
402421	622501	402515	000000	402611	151704
402422	600043	402516	000000	402612	152640
402423	776777	402517	000000	402613	146256
402424	000000	402520	000000	402614	106656
402425	000000	402521	000000	402615	000000
402426	000000	402522	000000	402616	105215
402427	000000	402523	000000	402617	151305
402430	000000	402524	000000	402620	147722
402431	000000	402525	000000	402621	120322
402432	000000	402526	000000	402622	147311
402433	000000	402527	037700	402623	151640
402434	000000	402530	000000	402624	146305
402435	000000	402531	000000	402625	141705
402436	000000	402532	000000	402626	142724
402437	000000	402533	000000	402627	120304
402440	000000	402534	000000	402630	145664
402441	000000	402535	000000	402631	202631
402442	000000	402536	000000	402632	305324
402443	000000	402537	000000	402633	324323
402444	000000	402540	000000	402634	240240
402445	000000	402541	000000	402635	303317
402446	000000	402542	000000	402636	301324
402447	000000	402543	002544	402637	240314
402450	000000	402544	002544	402640	304301
402451	000000	402545	000002	402641	256322
402452	400000	402546	000007	402642	240240
402453	000000	402547	000013	402643	240240
402454	000000	402550	000020	402644	301302
402455	777760	402551	777772	402645	240304
402456	000000	402552	000000	402646	240240
402457	000000	402553	000215	402647	240240
402460	000000	402554	000212	402650	240240
402461	000000	402555	102124	402651	307240
402462	037700	402556	442557	402652	317317
402463	037700	402557	202631	402653	240304
402464	037701	402560	740100	402654	240240
402465	740076	402561	602567	402655	240240
402466	740077	402562	202631	402656	240240
402467	000000	402563	042557	402657	320240
402470	020000	402564	102124	402660	324301

MAINDEC-9A-D1BA-LD

402661	247256
402662	400000
402663	000143
402664	000001
402665	000007
402666	000026
402667	400000
402670	000254
402671	000212
402672	000200
402673	000002
402674	000005
402675	200000
402676	070000
402677	000004
402700	000020
402701	007777
402702	010000
402703	000003
402704	000100
402705	700000
402706	240000
402707	760000
402710	777777
402711	001000
402712	004000
402713	002000
402714	402000
402715	003000
402716	000400
402717	074000
402720	000017
402721	000014
402722	000040
402723	400000
402724	602555