

digital

AD8-A
Engineering Drawings
Digital Equipment Corporation

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

Copyright © 1975, Digital Equipment Corporation

DRAWING DIRECTORY

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION"

CUSTOMER PRINT SET INDEX

THIS IS PRINT SET

SEQUENCE	SEQUENCE
AD8-A DRAWING DIRECTORY	B-DD-AD8-A
1Ø BIT ANALOG SUBSYSTEM CONFIGURATION DRAWING	A-PL-AD8-A-Ø
ENGINEERING SPECIFICATION	C-OC-AD8-A-1
TRUBLESHOOTING	A-SP-AD8-A-2
CIRCUIT DESCRIPTION	A-SP-AD8-A-3
INSTALLATION/ACCEPTANCE	A-SP-AD8-A-4
1Ø BIT A/D, AD8-A	A-SP-AD8-A-5
SHIPPING LIST	D-CS-AØØ8-Ø-1
SHIPPING KIT LIST	A-PL-AD8-A-6
CONNECTOR CABLE	A-PL-AD8- B-Ø
CABLE, BCIL	B-IA-7011017-0-0
EXT. CLK. START CABLE	D-UA-BCIIL-Ø-Ø
	D-IA-7010872-0-0

UNIT VARIATIONS		PRINT SET
VAR	TITLE	AD8-A
AD8-A	1Ø BIT ANALOG SUBSYSTEM	<input checked="" type="checkbox"/>

DEC 16(1325)-1062-1A-R972

REVISIONS DATE: 8-75 CHG. NO.: AD8-A-5 REV: A	USED ON OPTION/MODEL	DRN. D.K. CRABBE	DATE 12/10/74	TITLE 1Ø BIT ANALOG SUBSYSTEM				REV A
		CHK'D. <i>D.K. Crabbe</i>	DATE 12-13-74					
		PROJ. ENG. <i>Prof. Sergio</i>	DATE 1-17-75					
		PROD. <i>John White</i>	DATE 4-22-75	SIZE B	CODE DD	NUMBER AD8-A		
	SHEET 1 OF 2	FIELD SERV. <i>Paul Schuler</i>	DATE 4/18/75	DIST				

CUSTOMER PRINT SET		ELECTRICAL							CUSTOMER PRINT SET					
AD8-A	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
X		1	B-DD-AD8-A	#	2	DRAWING DIRECTORY								
X			A-PL-AD8-A-0	#	1	10 BIT ANALOG SUBSYSTEM								
X			C-OC-AD8-A-1	#	1	CONFIGURATION DRAWING								
X			A-SP-AD8-A-2	#	13	ENGINEERING SPECIFICATION								
X			A-SP-AD8-A-3	#	8	TROUBLESHOOTING								
X			A-SP-AD8-A-4	#	11	CIRCUIT DESCRIPTION								
X			A-SP-AD8-A-5	#	10	INSTALLATION/ACCEPTANCE								
X			D-CS-A008-0-1	#	1	10 BIT A/D, AD8-A								
X			A-PL-AD8-A-6	#	1	SHIPPING LIST								
X			A-PL-AD8-B-0	#	1	SHIPPING KIT LIST								
X			B-IA7011017-0-0	#	1	CONNECTER CABLE								
X			D-UA-BC11L-00	#	1	CABLE, BC11L								
X			D-IA-7010872-0-0	#	1	EXT. CLK. START CABLE								
	X		A-SP-A008-0-3	#	15	A008 TEST PROCEDURE								

CUSTOMER PRINT SET CODES
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE
10 BIT ANALOG SUBSYSTEM

SHEET 2 OF 2
SIZE CODE: B DD
NUMBER: AD8-A

REV
A

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

PARTS LIST

QUANTITY/VARIATION

MADE BY D. K. CRABBE	CHECKED <i>D. K. Crabbe</i>	SECTION 1
DATE 12/10/74	DATE 12-13-74	ISSUED SECT. 1
ENG <i>Al. Surovi</i>	PROD <i>Al. Surovi</i>	
DATE 4-3-75	DATE <i>Al. Surovi</i> 4-3-75	

ITEM NO.	DWG NO. / PART NO.	DESCRIPTION	AD8-A																		
1	17-00021-02	SHIELD	2																		
2	1210918-15	SHELL, BERG	1																		
3	1210089-6	PIN, BERG	50																		
4	1211166	STRAIN RELIEF	1																		
5	7Ø11Ø17-Ø-Ø	FASTON JUMPER	1																		
6	AØØ8	1Ø BIT A/D, AD8-A	1																		


TITLE 1Ø BIT ANALOG SUBSYSTEM	ASSY NO. <i>//</i>	SIZE A	CODE PL	NUMBER AD8-A-Ø	REV.	ECO NO.
SHEET 1 OF 1		DIST.				

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

NOTES:
1. CUSTOMER INSTALLED SHIELDS ON BOTH SIDES OF EACH AØØ8 P.C. BOARD.

D
C
B
A

D
C
B
A



REV.	
CHG	
CHK	

FIRST USED ON OPTION/MODEL AD8-A		QTY.	DESCRIPTION	PART NO.	ITEM NO.
DIMENSIONAL TOLERANCE		PARTS LIST			
DIMENSIONS ARE MILLIMETERS INCHES UNLESS OTHERWISE SPECIFIED		DRN. <i>J. Bisol</i>	DATE 10DEC74	digital	
		CHK'D. <i>P. G. Galle</i>	DATE 12-13-74		
		ENG. <i>[Signature]</i>	DATE 4-3-75	TITLE 10 BIT ANALOG SUBSYSTEM	
		PROJ. ENG. <i>[Signature]</i>	DATE 4-3-75		
		PROD. <i>[Signature]</i>	DATE 4-15-75		
THIRD ANGLE PROJECTION		REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY ✓		NEXT HIGHER ASSY.	
MATERIAL SEE: A-PL-AD8-A-Ø		FINISH //		B-DD-AD8-A	SCALE NONE
		SHEET 1 OF 1		SIZE CODE C AR	NUMBER AD8-A-1
				DIST.	REV.

DEC FORM NO. 100-B

4

3

2

1

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION				DATE 9/16/74		
TITLE AD8-A Engineering Specification						
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG <i>Joe. Sirois</i>	7-4-75	APPD <i>Buss Ikenjian</i>	SIZE A	CODE SP	NUMBER AD8-A-2	REV
---------------------------	--------	------------------------------	------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE AD8-A Engineering Specification		
1.0 INTRODUCTION		
1.1 DESCRIPTION		
<p>The AD8-A (A008 module) is a 5 volt FSR, 10-bit A/D Converter having 16 channels of input multiplexing with sample-and-hold for use on the PDP-8 Omnibus family of processors. The device code is selected by PC switches on the module allowing the use of multiple A/D's per system.</p>		
1.2 FEATURES		
<ul style="list-style-type: none"> A. Arbitrary device code selection. B. Self-contained analog power supply operating from +5V DC logic power. C. Double buffered data output for maximum throughput rate. D. Programmed unipolar/bipolar operation. E. Program enabled auto increment of the multiplexer register. F. AD8-E compatible instruction set G. Conversions may be initiated by program command, from the PDP-8-AP real time clock, or from an external source. H. Compatible with H322 distribution panel. 		
2.0 GENERAL SPECIFICATIONS (@ 25°C unless otherwise specified)		
2.1 INPUTS		
Analog Input Impedance ($-5V \leq V_{in} \leq +5V$):		

SIZE A	CODE SP	NUMBER AD8-A-2	REV
------------------	------------	-------------------	-----

TITLE AD8-A Engineering Specification

Unselected Channel = 1000 Meg Ω min.

Selected Channel = 10 Meg Ω min.

Analog Input Bias Current ($-5V \leq V_{in} \leq +5V$):

Unselected Channel = ± 100 nA max.

Selected Channel = -2 μ A max.

Analog Input Voltage (FSR):

Unipolar = 0V to +5V

Bipolar = $-2.5V$ to $+2.5V$

External Start Input Current:

Low = -3.2 mA max. @ 0V input

High = $+1.1$ mA max. @ +5V input

External Start Logic Levels:

Low = 0V to $+0.7V$

High = $+2V$ to $+5V$

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

TITLE AD8-A Engineering Specification

Input Protection:

External Start: 47Ω

fusible* resistor guaran-

teed to open @ 325 mA

within 6.25 sec. (fig. 1).

Guaranteed not to open

from $-3V$ to $+8V$ input.

Analog Inputs: 1K fusi-

ble" resistors guaranteed

to open @ 70 mA within

6.25 sec. (fig. 2).

Guaranteed not to open

from $-15V$ to $+15V$ input.




FIG. 1

EXTERNAL START INPUT CIRCUIT




FIG. 2

TYPICAL ANALOG INPUT CIRCUIT

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

TITLE AD8-A Engineering Specification

2.2 CODING

UNIPOLAR	
INPUT (V)	OCTAL CODE
+5 - 1 LSB	0777
+2.5	0000
0	7000**

BIPOLAR	
INPUT (V)	OCTAL CODE
+2.5 - 1 LSB	0777
0	0000
-2.5	7000**

** The three MSB's of the output data are tied together

2.3 PERFORMANCE

Accuracy: 0.1% of FSR (1 LSB)

Linearity: 0.05% of FSR ($\frac{1}{2}$ LSB)

Temperature Coefficients:

Gain = 50 ppm/ $^{\circ}$ C max.

Linearity = 25 ppm/ $^{\circ}$ C max.

Noise:

$\frac{1}{4}$ LSB rms max.


1/15 LSB rms typical

Warmup Time = 5 minutes max.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

TITLE AD8-A Engineering Specification

FIGURE 3
TIMING DIAGRAM



SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A Engineering Specification

2.4 TIMING (fig. 3)

Discrete (nominal):

- A. MUX and S & H settling delay = 11 μ sec from channel change (8 μ sec by removing jumper W3 if channels are all unipolar or all bipolar)
- B. Same channel re-acquisition = 4 μ s
- C. A/D Sync-up = 0-2 μ sec (clock dependent)
- D. Hold delay = 2 μ sec (clock dependent)
- E. Conversion = 20 μ sec (clock dependent)

Start to A/D done (nominal):

Same Channel:

$$B + C + D + E = 26 \text{ to } 28 \mu\text{sec}$$

Different Channels:

Mixed Unipolar & Bipolar (W3 in)

$$A_1 + C + D + E = 22 \text{ to } 35 \mu\text{sec}$$

($A_1 = 0 \text{ to } 11 \mu\text{sec}$)

All Unipolar or Bipolar (W3 out)

$$A_2 + C + D + E = 22 \text{ to } 32 \mu\text{sec}$$

($A_2 = 0 \text{ to } 8 \mu\text{sec}$)

Clock Dependent Times:

Accuracy = $\pm 6\%$ with supply @ +5V

$\pm 8\%$ with supply from +4.75 to +5.25

Temperature Coefficient = 650 ppm/ $^{\circ}$ C max. @ constant supply voltage

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A Engineering Specification

2.5 POWER REQUIREMENTS

+5V DC $\pm 5\%$ @ 3.25 A max.

2.6 ENVIRONMENTAL SPECIFICATIONS (ref. DEC STD. 102, Class C)

Operating Environment:

Temp. range = 5 $^{\circ}$ C to 50 $^{\circ}$ C system amb.
= 5 $^{\circ}$ C to 70 $^{\circ}$ C module amb.

Humidity = 10% to 90%

Storage Environment:

Temp. range = -40 $^{\circ}$ C to +66 $^{\circ}$ C

Humidity = 95% max.

2.7 PACKAGING

The AD8-A is a single A008 quad size module which mounts on to a PDP-8 Omnibus. Included with this option are two RFI shields which should be mounted one on each side of the A008 module. For improved performance it is recommended that at least one slot adjacent to each side of the A008 be left empty, or that the A008 be the last module on the bus assembly with the adjacent slot left empty.

One Berg connector (J1) provides access to the analog inputs. Table 1 shows the pin assignments for J1. Two tabs on the A008 (which are disabled when not connected) provide the input start signal from the DK8-AP.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A Engineering Specification

TABLE 1
CONNECTOR J1

<u>PIN</u>	<u>SIGNAL</u>
K, M, W, Y, AA, CC EE, HH, KK, MM	ANALOG GND
L	CHAN 17
N	CHAN 16
P, S	LOGIC GND
R	CHAN 15
T	CHAN 14
U	EXT ST L
V	CHAN 13
X	CHAN 12
Z	CHAN 11
BB	CHAN 10
DD	CHAN 07
FF	CHAN 06
JJ	CHAN 05
LL	CHAN 04
NN	CHAN 03
PP	-13V (for test only)
RR	CHAN 02
SS	+13V (for test only)
TT	CHAN 01
UU	+5V HQ @ 20 mA
VV	CHAN 00

SIZE A	CODE SP	NUMBER AD8-A-2	REV
------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A Engineering Specification

3.0 A/D SPECIFICATIONS

Resolution: 10 bits (1 part in 1024)

Differential Linearity:

Guaranteed: No skipped states;
95% of states within $\pm\frac{1}{2}$ LSB.

Typical: 99% of states within $\pm\frac{1}{2}$ LSB.
85% of states within $\pm\frac{1}{4}$ LSB.

4.0 SAMPLE-AND-HOLD SPECIFICATIONS

Tracking:

Small signal bandwidth = 700 KHZ typical

Slew rate = 1V/ μ sec typical

Aperture:

Delay = 200 nsec max.

Jitter = 1 nsec max.

5.0 MULTIPLEXER SPECIFICATIONS

Switching: break-before-make

Channels: 16 non-expandable single-ended inputs

Crosstalk:

-80 db @ 1 KHZ

-20 db/decade roll-off

SIZE A	CODE SP	NUMBER AD8-A-2	REV
------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION


digital

CONTINUATION SHEET

TITLE AD8-A Engineering Specification

6.0 REGISTERS

0	1	2	3	4	5	6	7	8	9	10	11
A/D DONE	TMG ERR	DONE INT EN	ERR INT EN	EXT ST EN	INC EN	UNI- POLAR	TEST BIT	MSB			LSB



6.1 Status Register (AC bits 0 & 1)

A/D DONE (Bit 0) is set = 1 when a conversion is completed. The buffer is updated 1 μsec later.

TMG ERR (Bit 1) is set = 1 when a start conversion is attempted while a conversion is in progress, or when the buffer is updated while a read buffer command (ADRD) is in process.

6.2 Enable Register (AC bits 2 thru 7)

DONE INT EN (bit 2) when set = 1 from the AC will enable the INT RQST line to interrupt when A/D DONE is set.

ERR INT EN (Bit 3) when set = 1 from the AC will enable the INT RQST line to interrupt when TMG ERR is set.

EXT ST EN (Bit 4) when set = 1 from the AC will enable the external A/D start conversion circuit to initiate conversions from the DK8-AP or an external source.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A Engineering Specification

INC EN (Bit 5) when set = 1 from the AC will auto increment the MUX REGISTER to the next sequential channel at the end of each conversion. The MUX REGISTER will overflow to 00 from 17.

UNIPOLAR (Bit 6) when set = 0 from the AC the A/D will be in bipolar mode. When set = 1 the A/D will be in unipolar mode.

6.3 MULTIPLEXER REGISTER (AC bits 8 thru 11)

The multiplexer register is loaded from the AC and indicates the current channel being monitored by the AD8-A. One of 16 channels is selected by loading the channel number (00 - 17 octal) into this register.

NOTE: All AD8-A registers are cleared by a processor generated INITIALIZE.

7.0 PROGRAMMING

Eight instructions are used to program the AD8-A. The device code (XY) is preset by the user using switches provided on the AD8-A (A008 module).

CLEAR ALL (ADCL) - 6XY0

Clear STATUS, ENABLE, and MUX registers.

LOAD MUX REGISTER (ADLM) - 6XY1

Load MUX REGISTER from the AC, then clear the AC.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

TITLE AD8-A Engineering Specification

START CONVERSION (ADST) - 6XY2

Clear A/D DONE and ERROR flags (STATUS REGISTER), then initiate a conversion on the current channel.

READ A/D BUFFER (ADRB) - 6XY3

Transfer the contents of the A/D BUFFER into the AC (bits 0 thru 2 are the MSB), and clear the A/D DONE flag.

SKIP ON A/D DONE (ADSK) - 6XY4

Skip the next instruction if the A/D DONE flag = 1.

SKIP ON TIMING ERROR (ADSE) - 6XY5

Skip the next instruction if the TMG ERR flag = 1.

LOAD ENABLE REGISTER (ADLE) - 6XY6

Load the ENABLE REGISTER from the AC, then clear the AC.

READ REGISTERS (ADRS) - 6XY7

Transfer the STATUS, ENABLE, and MUX registers into the AC.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-2	

This document contains confidential proprietary information of DEC. This information shall not be disclosed to persons outside the employ of DEC, except by DEC personnel so authorized by DEC, and only for use by such other persons in the design, production or manufacture of products for DEC. Copyright © Digital Equipment Corporation.

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 4/15/75

TITLE AD8-A TROUBLESHOOTING PROCEDURE

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG <i>Geo. F. ...</i>	4-16-75	APPD <i>Russ ...</i>	4-16-75	SIZE A	CODE SP	NUMBER AD8-A-3	REV
---------------------------	---------	-------------------------	---------	------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

1.0 SCOPE

This document covers troubleshooting procedures for the AD8-A one-module analog sub-system. The AD8-A consists of a 16-channel 10-bit A/D converter with sample-and-hold. Since the AD8-A is a PDP8 Omnibus option, it also contains an Omnibus interface. Because the AD8-A draws power only from the +5V processor power supply, it also contains a dc-to-dc converter to supply power for the analog circuitry.

2.0 RELATED DOCUMENTS

The following material should be referenced when using this document:

- 2.1 AD8-A User's Guide EK-AD8A-TM-001
- 2.2 A008 (AD8-A) Circuit Schematics D-CS-A008-0-1
- 2.3 AD8-A Installation/Acceptance Procedure A-SP-AD8-A-4
- 2.4 AD8-A Circuit Description A-SP-AD8-A-5
- 2.5 AD8-A Diagnostics
 - 2.5.1 Logic Test MAINDEC-08-DJADA-A
 - 2.5.2 Analog Test Auto. Cat.-08-QJADA-A

3.0 MAINTENANCE

The AD8-A logic is to be repaired in the normal manner. The AD8-A analog circuitry is to be repaired only in the AD8-A option area. If any analog failures occur either in system integration (FA & T) or in the field, the AD8-A is to be board-swapped and returned to the option area for repair. Likewise, no analog adjustments are to be attempted

SIZE A	CODE SP	NUMBER AD8-A-3	REV
------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

in FA & T or in the field. All potentiometers are sealed after final adjustment in the option area, and from then on are considered to be fixed resistors. All AD8-A's have been burned in to assure the reliability necessary for successful implementation of this board-swap maintenance philosophy.

It is the intent of this procedure and of the AD8-A diagnostics to provide the tools necessary to troubleshoot and repair all digital logic problems, to verify analog performance, and, if A/D problems are detected, to isolate the problem to either the digital or analog circuitry so that a decision can be made whether to repair the board (digital problem) or to board-swap and return it to the option area (analog problem). Field (and FA & T) repairs may be made on the dc-to-dc converter (analog power supply).

4.0 DIAGNOSTICS

4.1 Logic Diagnostic MAINDEC-Ø8-DJADA-A

The tests starting at address Ø2ØØ do a complete checkout of all AD8-A logic - Omnibus interface, registers and A/D logic. These tests are set up to automatically test multiple AD8-A's provided that the device codes are in sequence. When originally loaded the tests are for device code 55. To run multiple AD8-A's set address Ø143 to the device code of the first A/D and set address Ø144 to the last A/D code. The diagnostic will print errors that occur and the device code

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

of the failing AD8-A.

The routine starting at address Ø2Ø1 is a troubleshooting aid. This routine allows switch register selected IOT's to be executed.

The routine starting at address Ø2Ø2 displays continuous A/D conversions in the processor AC. It is used to calibrate the AD8-A using a dc voltage standard and verifying the AD8-A calibration.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

If a DK8-E real time programmable clock is to be used to start conversions on the AD8-A then the routine starting at address 0203 should be used.

The monotonicity test starting at address 0204 uses a ramp input to the A/D. However, if all other factors are ignored, to pass this test, the A/D must have a differential linearity of better than +1 LSB. For this test to be valid, the A/D must be noiseless. Noise spikes could give false differential linearity readings that would indicate some states are zero in width. Since this routine looks for sequential codes generated by the ramp input any noise spike greater than one state width would generate a code one or more counts different than the code expected.

The successive reads test starting at 0206 checks the A/D buffer for noise by reading the buffer twice after each conversion and comparing for equality.

4.2 Analog Diagnostic AUTO.CAT-08-QJADA-A

This diagnostic tests the AD8-A in conjunction with the VC8-E and a G5036 wraparound module. The two D/A converters on the VC8-E are combined in various manners using resistive dividers on the G5036 module and sent to the AD8-A analog inputs. Because the D/A's are divided down before going into the A/D, test resolution far better than 1 LSB is attained. In

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

SHEET 5 OF 8

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

addition, the analog power supply levels are divided down and used as inputs, allowing test of the dc-to-dc converter. the INTENSIFY output of the VC8-E is fed into the A/D external start input, thus allowing testing of both program and external starts. Use of the various A/D channels by the wraparound test is as follows:

- CH 00: Switchable between ground (0) and split lug (E) for external inputs (EDC).
- CH 01: Ground through a 100 K ohm resistor, used for bias current test.
- CH 02: +5 V HQ power, divided down to +1 volt nominal.
- CH 03: Positive analog supply, divided down by 50:9.
- CH 04: Negative analog supply, divided down by 50:9.
- CH 05: Coarse X and fine Y, Voltage $\frac{1}{2}X + (1/100)Y$, Code $X + (1/50)Y$.
- CH 06: Coarse Y and fine X, Voltage $\frac{1}{2}Y + (1/100)X$, Code $Y + (1/50)X$.
- CH 07: Fine Y, Voltage $(1/100)Y$, Code $(1/50)Y$.
- CH 10: Fine X, Voltage $(1/100)X$, Code $(1/50)X$.
- CH 11: Direct X.
- CH 12: Direct Y.
- CH 13: ERASE L to +5V pull-up.
- CH 14: WRITE-THRU L to +5V pull-up.
- CH 15: NON-STORE L to +5V pull-up.
- CH 16: CHANNEL 02 L to +5V pull-up.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

SHEET 6 OF 8

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

CH 17: +5V HQ power, divided down to +4 volts nominal.

The diagnostic tests only one AD8-A at a time and only for a device code of 55.

5.0 TEST POINTS

The following test points are available on the AD8-A for troubleshooting purposes:

TP-A: Chopper output of the dc-to-dc converter, switching between ground and +5V with a 32 μ sec period.

TP-B: +13V analog power.

TP-C: H.Q. analog ground.

TP-D: -13V analog power.

TP-E: AD CLK H; a 500 KHZ TTL timing signal.

TP-F: MUX NODE; output of the analog multiplexers.

TP-H: DAC and S & H summing node.

TP-J: Sample-and-hold output.

TP-K: EN AD (1) L; TTL signal useful for external scope trigger to synchronize scope to conversions.

6.0 HINTS

6.1 HQ Power Supply

If the +13V supplies are not up to at least 12.5 volts check the following in sequence:

- 1) Chopper output. If this signal is correct proceed to no. 2; if not check for a clock input and follow

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A TROUBLESHOOTING PROCEDURE

the signals through.

- 2) Each grounded capacitor in the doubler circuit should show about a 3V change per section in sequence.
- 3) If the +13V supplies recover when the output inductors (L4 & L5) are "lifted" then the low voltage is probably caused by an overload external to the supply.

6.2 A/D Logic

When the ALL "1"s jumper (W1) is in, the converted value should be 0777. With the ALL "0"s jumper (W2) in, the converted value should be 7000. If these results are obtained and a problem exists, then the fault is in the analog circuitry. If these results are not obtained, there is a problem in the A/D logic. There may also be a fault in the analog circuitry.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-3	

This document contains confidential proprietary information of DEC. This information shall not be disclosed to persons outside the employ of DEC, except by DEC personnel so authorized by DEC, and only for use by such other persons in the design, production or manufacture of products for DEC. Copyright © Digital Equipment Corporation.

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 3/31/75

TITLE AD8-A CIRCUIT DESCRIPTION

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG <i>M. J. [Signature]</i>	4-15-75	APPD <i>Buss Stenison</i>	4-15-75	SIZE A	CODE SP	NUMBER AD8-A-4	REV
---------------------------------	---------	------------------------------	---------	------------------	------------	-------------------	-----

ENGINEERING SPECIFICATION



CONTINUATION SHEET

TITLE AD8-A CIRCUIT DESCRIPTION

1.0 INTRODUCTION

1.1 The AD8-A is a one-module analog subsystem that interfaces with the PDP-8 Omnibus computers. Included on the AD8-A module are the following:

1.1.1 Bus control, with switch-selectable device code.

1.1.2 A/D Converter, with 16-channel multiplexer and sample-and-hold.

1.1.3 Analog power supply.

1.2 The following material should be referenced when using this document:

1.2.1 A008 (AD8-A) circuit schematics D-CS-A008-0-1.

1.2.2 AD8-A User's Guide EK-AD8A-TM-001.

1.2.3 PDP8 Small Computer Handbook.

1.2.4 AD8-A Engineering Specification A-SP-AD8-A-2.

1.3 Reading A008 Prints

Appearing in the TITLE block of each sheet is an "A" designation in parentheses. This designation is used as a prefix to signals originating on that sheet and appearing on other sheets for cross-referencing purposes.

Example:

A3 MUX 08 (1) H appears on sheet 8. (A3) appears in the TITLE block of sheet 5. Therefore, A3 MUX 08 (1) H is generated on sheet 5.

SIZE A	CODE SP	NUMBER AD8-A-4	REV
------------------	------------	-------------------	-----

TITLE AD8-A CIRCUIT DESCRIPTION

2.0 BUS CONTROL

The AD8-A Bus Control consists of the DECODER (sheet 4), DATA INTERFACE (sheet 5), and the FLAGS (sheet 6).

2.1 Decoder (Figure 1)


When the Omnibus lines MD03 through MD08 compare with the S1 settings the outputs of the digital comparator (E1 & E9) go high. Since the comparator outputs are open-collector and wired together, a high will not appear until all outputs should be high. The I/O PAUSE signal then completes the device selection on the comparator which strobes the IOT decoder (E17) thus decoding the Omnibus MD09 through MD11 signals into one of eight separate commands, and providing the INTERNAL I/O Signal to the Omnibus. The Omnibus C lines are controlled by one of four IOT commands, depending upon which is currently decoded. The action of each of the four instructions is as follows:

ADLM	C0 L	C1 H	Transfer AC to MUX Register and clear AC.
ADRB	L	L	Transfer A/D Buffer to AC.
ADLE	L	H	Transfer AC to ENABLE Register and clear AC.
ADRS	L	L	Transfer A/D STATUS Register to AC.

The remaining logic establishes the clearing functions for the FLAGS and Registers and ANDS the programmed start command (ADST) to coincide with TP3.

TITLE AD8-A CIRCUIT DESCRIPTION

FIGURE 1



SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION

2.2 Data Interface (Figure 2)

The DATA INTERFACE consists of a digital multiplexer (E6, E26 and E34) which sends the A/D STATUS Register onto the Omnibus DATA lines during ADRS or the A/D Buffer contents during ADRB. The data receivers, E25, read the Omnibus DATA lines into the ENABLE register (E27) during ADLE. The remaining data receivers, E43, read the DATA lines into the MUX register (E36) during ADLM, thus selecting the A/D current channel. If the INC EN bit of the ENABLE register is set then the MUX register will be automatically incremented to the next sequential channel at the completion of each A/D conversion.

2.3 Flags

There are two flags:

- TMG ERR (E14 upper)
- A/D DONE (E14 lower)

2.3.1 TMG ERR


There are two conditions which set the timing error flag. If an ADRB (read A/D buffer) is being done and the buffer is updated during the read then the flag is set to signal that the data has changed while it was being read. If a start conversion is attempted while a conversion cycle is in progress, then the flag will be set.

2.3.2 A/D DONE

This flag is set when an A/D conversion has been completed

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION



DATA INTERFACE
FIGURE 2

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION

and is cleared at the start of a new conversion. Both the ERR and DONE flags may be sent to the Omnibus SKIP and INT RQST lines by setting the proper bit in the ENABLE register.

2.3.3 OTHER LOGIC

When the MUX register is changed, either by program update or by auto increment, an 8 (W3 out) or 11 μ sec (W3 in) delay is triggered that will delay any start conversion until the time-out is completed. The AD8-A is shipped with W3 installed.

3.0 HQ POWER SUPPLY (SHEET 7)

The AD8-A requires only +5V DC logic power from an external source (the processor). A series of voltage doublers are connected in cascade and operated from a power chopper (Q40 and Q41) to derive the higher voltages required by the analog section. A typical doubler section of the positive supply is shown in figure 3. When the chopper is at ground the first capacitor charges from the previous section. The chopper then switches to +5 V causing node A to go more positive thus reverse biasing the input diode and forward biasing the second diode and dumping additional charge onto the output capacitor. The negative supply operates in a similar fashion. Timing for the A/D and power supply is derived from the clock output (Q38) and counter (E4). See Figure 4.




FIGURE 3

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION




FIGURE 4

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION

4.0 ANALOG SECTION (Figure 5)

The AD8-A analog section consists of the MULTIPLEXER (sheet 8), A/D CONVERTER (sheet 9), and BUFFER (sheet 10).

4.1 Multiplexer

The multiplexers (E37 and E39) are protected by series fusible resistors and diode clamps (E38 and E40) on each channel input. The MSB of the MUX register selects the multiplexer I.C. and the remaining bits select the input within the particular chip. During conversions the multiplexer I.C.'s are disabled (off) and the output of each is shorted to ground by Q42.

4.2 A/D Converter

This circuit consists of an 8 bit D/A converter (E42) with two external bits added (Q24 and Q26) to form a 10 bit D/A. Pots R82 and R83 provide for the calibration of the added bits. Since the HQ power supply is apt to be noisy, due to the chopper, power for this section is supplied through current sources (Q1 through Q11). The pot acts as a gain control for the output of the 8 bit D/A converter. Q33 and Q34 constitute the sample-and-hold. In bipolar mode the MSB of the D/A is on during sample thus offsetting the sample-and-hold exactly the value of the MSB. The drain of Q36 is the comparator output with R84 provided as the comparator offset control. The intermediate amplifier stages between the MUX NODE and the comparator, and the MUX NODE and the sample-and-hold

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION


serve as the preamps of the sample-and-hold during sample between conversions and as preamps to the comparator during hold while a conversion is in progress.

4.3 Buffer

The SAR I.C. is tied to the D/A bits. During conversion the SAR interrogates each bit in sequence starting with the MSB, for 2 μ secs. The D/A output is compared to the sample-and-hold output and the decision to hold or reject the SAR bit is clocked into the SAR at the end of each 2 μ sec period from the comparator. At the end of the conversion the EOC from the SAR sets the A/D DONE Flag and the resulting data in the SAR is transferred to the buffer registers (E21 and E29) 1 μ sec later.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-4	

TITLE AD8-A CIRCUIT DESCRIPTION



ANALOG SECTION
FIGURE 5

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION				DATE 3/28/75		
TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE						
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
A	ECO CHANGE	AD8-A-00005	G. SIROIS	8-20-75	<i>G. Sirois</i>	9/19/75

ENG	<i>George Sirois</i>	APPD	<i>Bruce Johnson</i>	SIZE	CODE	NUMBER	REV
	<i>1-14-75</i>		<i>4-14-75</i>	A	SP	AD8-A-5	A

ENGINEERING SPECIFICATION		CONTINUATION SHEET
TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE		
<p>1.0 SCOPE</p> <p>This procedure covers the installation and acceptance of an AD8-A in a PDP8 Omnibus system. It is anticipated that this procedure will be used in one of the following situations:</p> <ul style="list-style-type: none"> 1.1 Installation and acceptance of an AD8-A on a PDP8 Omnibus system in an in-house FA & T system integration area. 1.2 Add-on installation and acceptance of an AD8-A on an existing PDP8 Omnibus system in the field. 1.3 Acceptance of an AD8-A on a new PDP8 Omnibus system upon installation at a customer site. 1.4 On-going AD8-A verification testing at intervals over the life of a given system. <p>2.0 MOUNTING AND CONFIGURATION</p> <p>2.1 The AD8-A is a one-module analog option which interfaces directly to any PDP8 Omnibus processor.</p> <p>2.2 The AD8-A may be mounted in any Omnibus slot and will operate within specifications with no configuration restrictions whatsoever regarding physical proximity to the processor, memory, or other options. AD8-A analog performance may be further optimized by mounting it in an electrically quiet environment. Consequently, if a choice is available in configuring a particular system, the AD8-A should be mounted</p>		
	SIZE	CODE
	A	SP
	NUMBER	REV
	AD8-A-5	A

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

away from the processor and memory modules.

2.3 Cabling

The AD8-A is interfaced to the outside world by means of a single forty pin Berg connector through a BC08-R flat cable to an H322 distribution panel, a BC11-L Berg-to-open end cable, or a user built cable.

2.4 Device Code

The AD8-A device code is selected by means of a PC switch-pack (S1) mounted on the A008 module. Care must be taken not to assign the device code of any other option in a particular system and to avoid using special codes such as 00 which is used for internal IOT microinstructions. An OPEN, or OFF, switch will decode a "1", and a CLOSED, or ON, switch will decode a "0". Switches S1-1 and S1-2 are unused. Switch S1-3 is the MSB of the device code, and S1-8 is the LSB.

3.0 INSTALLATION

3.1 Based on the above considerations, choose an Omnibus slot and device code.

3.2 Remove the switch-pack (S1) cover and set the device code switches.

3.3 Re-install the switch-pack (S1) cover and insert the A008 module into the selected Omnibus slot.

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-5	A

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

3.4 Install the 17-00021-02 RFI shields on both sides of the AD8-A.

3.5 Conduct an acceptance test per section 4.0.

4.0 AD8-A ACCEPTANCE

4.1 AD8-A acceptance testing flow is shown in figure 1. Since the wraparound cable is special and a VC8-E may not be present at a user sight, test 4.3 is intended for in-house use only.




FIGURE 1 AD8-A ACCEPTANCE FLOW

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-5	A



TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

4.2 Logic Test

4.2.1 Equipment

- 1 AD8-A
- 1 PDP8 Omnibus Processor (4K)
- 1 MV116 EDC or equivalent
- 1 BC11L cable (915 termi-point jumpers may be used by Field Service if care is taken not to short to etch under J1.)

4.2.2 Software

MAINDEC-Ø8-DJADA-A Diagnostic and listing

4.2.3 Load MAINDEC-Ø8-DJADA-A

4.2.4 Load the device code of the first AD8-A in address Ø143.

Example: If first device code = 53

Set SR = Ø143
Load address
Set SR = Ø53Ø
Deposit

4.2.5 Load the device code of the last AD8-A in address Ø144.

Example: If last device code = 55

Set SR = Ø144
Load address
Set SR = Ø55Ø
Deposit

4.2.6 Run the tests starting at address Ø2ØØ. Three passes per AD8-A, without error, are required. "An 113Ø failure will sometimes occur, this is normal due to the fact that the program timing is asynchronous to the A/D timing. It is sufficient to have only one pass."

4.2.7 If a DK8-E clock module is present, connect the 7010872 cable to the Berg connector on the clock module and the tab of the same cable to the tab on

SIZE A	CODE SP	NUMBER AD8-A-5	REV A
------------------	------------	-------------------	----------



TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

the AD8-A. Interconnect all AD8-A's using the 7011017 cable. (DK must be C.S. rev F, or beyond, on M518).

4.2.8 Run the test starting at address Ø2Ø3. Three passes per AD8-A, without error, are required.

4.2.9 Connect a BC11L cable to J1 (Berg Connector) on the AD8-A.

4.2.10 Connect the EDC through the BC11L cable to the channel (s) to be tested. Ground all unused channels. The EDC must be "floating" to avoid ground loops.

4.2.11 Set addresses Ø143 and Ø144 to the device code of the AD8-A to be tested. Only one AD8-A can be checked at a time in the following calibration check.

4.2.12 Run the test starting at address Ø2Ø2 selecting the channel (s) connected to the EDC. The processor AC shall display the codes indicated in table 1 for the corresponding EDC voltages in bipolar mode.

4.2.13 Repeat sections 4.2.9 through 4.2.12 for each AD8-A in the system.

EDC (V)	AC CODE
-1.875	72ØØ +1
0	ØØØØ +1
+1.875	Ø6ØØ +1

TABLE 1

SIZE A	CODE SP	NUMBER AD8-A-5	REV A
------------------	------------	-------------------	----------

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

greater than $1\frac{1}{2}$ LSB shall be equal to, or less than, $63_{(8)}$ or $51_{(10)}$.

4.4 EDC Analog Test

4.4.1 Equipment

- 1 AD8-A
- 1 PDP8 Omnibus Processor (4K)
- 1 MV116 EDC or equivalent
- 1 BC11-L cable (915 termi-point jumpers may be used by Field Service if care is taken not to short to etch under J1)

4.4.2 Software

MAINDEC-Ø8-DJALA-A Diagnostic and listing

4.4.3 Load MAINDEC-Ø8-DJADA-A.

4.4.4 Set addresses Ø143 and Ø144 to the device code of the AD8-A to be tested. Only one AD8-A can be checked at a time in the following calibration and linearity check.

4.4.5 Connect a BC11L cable to J1 (Berg Connector) on the AD8-A.

4.4.6 Connect the EDC through the BC11L cable to the channel (s) to be tested.
The EDC must be "floating" to avoid ground loops.

4.4.7 Run the test starting at address Ø2Ø2 selecting the channel (s) connected to the EDC. The processor AC shall display the codes indicated in table 2 for the

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-5	A

ENGINEERING SPECIFICATION

digital

CONTINUATION SHEET

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

4.3 Wraparound Test

4.3.1 Equipment

- 1 AD8-A
- 1 PDP8 Omnibus Processor (8K)
- 1 G5036 Wraparound Module
- 1 VC8-E Scope Control
- 1 7010923 Wraparound Cable

4.3.2 Software

AUTO. CAT.-Ø8-QJADA-A Diagnostic and listing

4.3.3 Load AUTO. CAT.-Ø8-QJADA-A

4.3.4 Set the device code of the AD8-A to be tested to 55.

4.3.5 Interconnect the G5Ø36, AØØ8 and VC8-E using the wrap-around cable.

4.3.6 Start the diagnostic. (G5Ø36 switch to "Ø")

4.3.7 The STATE-WIDTH printout gives the codes greater than, and less than $1\frac{1}{2}$ and $\frac{1}{2}$ LSB with their octal widths.

An octal width of ØØØ1 is equivalent to 0.02 LSB.

Therefore, $0.50 \text{ LSB} = 31_{(8)}$, $1.00 \text{ LSB} = 62_{(8)}$, $1.50 \text{ LSB} = 93_{(8)}$, and $2.00 \text{ LSB} = 124_{(8)}$.

4.3.8 Following the STATE-WIDTH statement is a summation of states SKIPPED, GREATER THAN 2 LSB, LESS THAN $\frac{1}{2}$ LSB, and GREATER THAN $1\frac{1}{2}$ LSB. There shall be no SKIPPED states nor shall there be any states greater than 2 LSB. The sum of the states less than $\frac{1}{2}$ LSB and those

SIZE	CODE	NUMBER	REV
A	SP	AD8-A-5	A

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

4.4.8 With the EDC still connected, run each of the tests starting at the following address, one pass is required:

0205 per TABLE 4

0206

0207

4.4.9 Repeat sections 4.4.4 through 4.4.8 for each AD8-A present.

TABLE 4

TEMP A DIFFERENCE	TEMP B	MAX. NUMBER ALLOWED
2 LSB		45/1000 conversions*
3 LSB		1/2000 conversions
>3 LSB		0

* 45(10)=55(8)

SIZE A	CODE SP	NUMBER AD8-A-5	REV A
------------------	------------	-------------------	----------

TITLE AD8-A INSTALLATION/ACCEPTANCE PROCEDURE

corresponding EDC voltages in bipolar mode.

TABLE 2

EDC (V)	AC CODE
-2.500	7000 +1
-1.875	7200 +1
-1.250	7400 +1
-0.625	7600 +1
0.000	0000 +1
+0.625	0200 +1
+1.250	0400 +1
+1.875	0600 +1

4.4.8 Run the test starting at address 0202 again but with SW 6 = 1 (unipolar mode). The processor AC shall display the codes indicated in table 3.



TABLE 3

EDC (V)	AC CODE
0.000	7000 +1
+0.625	7200 +1
+1.250	7400 +1
+1.875	7600 +1
+2.500	0000 +1
+3.125	0200 +1
+3.750	0400 +1
+4.375	0600 +1

SIZE A	CODE SP	NUMBER AD8-A-5	REV A
------------------	------------	-------------------	----------

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

NOTES:
1. W1 W2 AND W3 ARE OPTIONAL. DO NOT INSERT.



REF	X-Y COORDINATE HOLE LOCATION	K-CO-A008-0-4	1
REF	ASSY/DRILLING HOLE LAYOUT	D-AH-A008-0-5	2
REF	MODULE ECO HISTORY	B-MH-A008-0-6	3
1	ETCHED CIRCUIT BOARD	5011129	4
36	C1 THRU C28, C56 THRU C63	CAP, .01 UF 100V 20%	5
1	C64	CAP, .001 UF 100V 10%	6
20	C29 THRU C43, C55, C67 THRU C70	CAP, 15 UF 20V 10%	7
6	C44, THRU C49	CAP, 39 UF 10V 10%	8
1	C54	CAP, 82 PF 100V 5%	9
1	C51	CAP, 560 PF 100V 5%	10
1	C53	CAP, 56 PF 100V 5%	11
1	C50	CAP, 270 PF 100V 5%	12
1	C52	CAP, 220 PF 100V 5%	13
1	C66	CAP, 27 PF 100V 5%	14
1	C65	CAP, 100 PF 100V 5%	15
2	SCREW, BHM #4-40 X .10 LG	9007850-4	16
2	NUT, REP #4-40	9806557	17
37	D1 THRU D33, D41 THRU D44	DIODE, D872	1105275
B	D34, D36, D37	ZENER, 1N 4732 A, 4.7V 5%	1105138
3	D35, D38, D39	ZENER, 1N 749 A, 4.3V 5%	1109977
1	D38	ZENER, 1N 825, 6.2V 5%	1101395
1	D39	ZENER, 1N 751 A, 5.1V 5%	1110994
1	D40	CURRENT LIMITER, MCL 1301, 1MA	1105810
1	S1	SWITCH, ROCKER (8 POS)	1211184-04
1	(S1)	COVER, SWITCH (8 POS)	1211284-04
1	J1	CONNECTOR, 40 PIN HEADER	1209941
14		SPLIT LUGS	9006735
2		HANDLE, FLIP CHIP-AMBER	9008337-00
R2		EYELET	9006732
1	R1	RES., 33 OHM 1/4W 5%	1300197
2	R2, R26	RES., 100 OHM 1/4 W 5%	1300229
1	R3	RES., 560 OHM 1/4W 5%	1301890
4	R4, R5	RES., 750 OHM 1/4W 5%	1301401
1	R6	RES., 910 OHM 1/4W 5%	1305374
15	R7 THRU R17, R24, R28 THRU R30, R46	RES., 1.1K 1/4W 5%	1301475
1	R31	RES., 1.5K 1/4W 5%	1300391
3	R32, R33, R34	RES., 2K 1/4W 5%	1302388
1	R35	RES., 2.2K 1/4W 5%	1300417
1	R36	RES., 3K 1/4W 5%	1300432
3	R40, R41, R42	RES., 4.7K 1/4W 5%	1300447
2	R44, R45	RES., 7.5K 1/4W 5%	1301422
7	R48 THRU R54	RES., 20K 1/4W 5%	1302391
2	R56, R57	RES., 100K 1/4W 5%	1302466
8	R18 THRU R23	RES., 10K 1/4W 5%	1300479
2	R58, R59	RES., 82 OHM 1/2W 5%	1301781
2	R27, R47	RES., 10K 1/8W 1%	1303312
2	R85, R86	RES., 392 OHM 1/8W 0.1% 25 PPM	1309291
2	R82, R83	POT., 200 OHM 1/2W 10% 62PR	1309150-10
2	R77, R87	RES., 1.2K 1/4W 0.5% 25 PPM	1301868
1	R79	RES., 1.69K 1/8W 0.1% 25 PPM	1309297
2	R80, R78	RES., 1.8K 1/8W 0.1% 25 PPM	1309295
1	R81, R83, R83	POT., 500 OHM 1/2W 10% 62 PR	1309150-8
1	R84	POT., 2K 1/2W 10% 62 PR	1309150-7

IC TYPE	GND	+5V
2501	14	1
AM 2504	12	24
8837	8	16
8251	8	16
74175	8	16
8235	8	16
74174	8	16
7493	10	5
74123	8	16
74161	8	16

FIRST USED ON OPTION MODEL

ETCH BOARD REV B

REVISIONS

CHANGE NO. REV

DRN: M. D. DATE: 9/24/74

CHKD: J. P. DATE: 10/28/74

ENG: J. S. DATE: 12-3-74

PROG. ENG: J. S. DATE: 12-5-74

NEXT HIGHER ASSY

SCALE: 1/4"

SHEET 1 OF 10

digital EQUIPMENT CORPORATION
MAINTENANCE MASSACHUSETTS

TITLE: AD8-A 10 BIT A-D



SIZE CODE: DCS

NUMBER: A008-0-1

REV: A

SEMICONDUCTOR CONVERSION CHART


"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	AD8-A IOBIT AD (A1)	SIZE CODE	D CS	NUMBER	A008-0-1	REV.	A
SCALE	---	SHEET	3	OF	10	DIST.	


THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		(A3)	SIZE CODE	NUMBER	REV.
AD8-A 10 BIT A-D		D	CS	A008-0-1	A
SCALE	SHEET 5	OF 10	DIST.		

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



D35 D36 D37
1N749A 1N4732A 1N4732A

UNLESS OTHERWISE INDICATED ALL DIODES ARE D672


REVISIONS		
CHK	CHANGE NO.	REV.

(HQ POWER SUPPLY)

TITLE	AD8-A 10BIT A-D	SIZE CODE	(A5) DCS	NUMBER	A008-0-1	REV.	A
SCALE	1:1	SHEET	7 OF 10	DIST.			

"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

NOTES:
1. R61 THRU R76 ARE FUSIBLE RESISTORS




* INDICATES FUSIBLE RESISTOR

REVISIONS		
CHK	CHANGE NO.	REV.

(MULTIPLEXER)			
TITLE	AD8-A 10BIT A-D (AG)	SIZE CODE	D CS
NUMBER	A008-0-1	REV.	A
SCALE	4	SHEET	8 OF 10

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION



(A/D CONVERTER)


TITLE	AD8-A 10 BIT A-D (A7)	SIZE CODE	D CS	NUMBER	A008-0-1	REV.	A
SCALE		SHEET	9	OF	10	DIST.	

REVISIONS		
CHK	CHANGE NO.	REV.

DEC FORM NO. 130 130

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

REV. 4
 NUMBER A008-0-1
 SIZE CODE DCS
 1-0800V SCID 2



REVISIONS		
CHK	CHANGE NO.	REV.

(BUFFER)		TITLE	SIZE CODE	NUMBER	REV.
AD8-A 10BIT A-D (A8)		DCS	A008-0-1	A	
SCALE	SHEET 10 OF 10	DIST.			

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS PARTS LIST					QUANTITY/VARIATION												
MADE BY <i>Fa. ...</i>		CHECKED <i>R. ...</i>			SECTION												
DATE <i>4-3-75</i>		DATE <i>4-3-75</i>			ISSUED SECT.												
ENG <i>Ho. ...</i>		PROD															
DATE <i>4-3-75</i>		DATE <i>4-3-75</i>															
ITEM NO.	DWG NO. / PART NO.	DESCRIPTION															
1.	MP-AD8-A	DRAWING DIRECTORY			1												
2.	A008	AD8-A MODULE			1												
3.	1700021-02	SHIELD			2												
4.	1210918-15	SHELL, BERG			1												
5.	1210089-6	PIN, BERG			50												
6.	1211166	STRAIN RELIEF			1												
7.	7011017-0-0	FASTON JUMPER			1												
8.	EK-AD8A-TM-001	USER'S MANUAL			1												
9.	ZF216-RB	AD8-A DIAGNOSTIC (Logic)			1												
TITLE					ASSY NO.			SIZE	CODE	NUMBER			REV.	ECO NO.			
AD8-A SHIPPING LIST					NONE			A	PL	AD8-A-6							
					SHEET 1 OF 1			DIST.									

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS
PARTS LIST

MADE BY <i>Geo. Sullivan</i>	CHECKED <i>[Signature]</i>	SECTION
DATE <i>4-3-75</i>	DATE <i>4-3-75</i>	
ENG <i>Geo. Sullivan</i>	PROD <i>John Fleck</i>	ISSUED SECT.
DATE <i>4-3-75</i>	DATE <i>4-15-75</i>	


QUANTITY / VARIATION

ITEM NO.	DWG NO. / PART NO.	DESCRIPTION	QTY	UNIT	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR	VAR
1.	MP-AD8-A	DRAWING DIRECTORY	1															
2.	A008	AD8-A MODULE	1															
3.	1700021-02	SHIELD	2															
4.	1210918-15	SHELL, BERG	1															
5.	1210089-6	PIN, BERG	50															
6.	1211166	STRAIN RELIEF	1															
7.	7011017-0-0	FASTON JUMPER	1															
8.	EK-AD8A-TM-001	USER'S MANUAL	1															
9.	ZF216-RB	AD8-A DIAGNOSTIC (Logic)	1															
10.	BC08R-08	CABLE, EIGHT FOOT	1															
11.	MP-H322-0	DRAWING DIRECTORY	1															
12.	H322	PANEL AND BRACKETS	1															
13.	9007880	TIE WRAPS SST-1.5M	25															
14.	A-DC-7412826-0-0	DECAL SET	1															
15.	D-IA-7010872-0-0	EXT. CLK. START CABLE	1															

TITLE	ASSY NO.	SIZE CODE	NUMBER	REV.	ECO NO.
AD8-B SHIPPING LIST	NONE	A PL	AD8-B-0		
	SHEET 1 OF 1	DIST.			

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. © COPYRIGHT 1975

REV. 2
 SIZE CODE B IA
 NUMBER 7011017-0-0



QTY.	DESCRIPTION	PART NO.	ITEM NO.
2	TAB, FASTON (RED)	9007917	2
AIR	WIRE #18AWG STRND.	9107360	1

FIRST USED ON OPTION/MODEL AD8-A	
UNLESS OTHERWISE SPECIFIED DIMENSION IN INCHES	
TOLERANCES	
DECIMALS	ANGLES
.xxx = .005	±0° 30'
.xx = .02	
.x = .1	
REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY √	
MATERIAL CH	
FINISH CH	

DRN. J. B. [Signature]	DATE 7 MAR 75
CHK'D [Signature]	DATE 11 MAR 75
ENG. [Signature]	DATE 7 MAR 75
PROJ. ENG. [Signature]	DATE 3/7/75
PROD. [Signature]	DATE 4-3-75
NEXT HIGHER ASSY. B-DD-AD8-A	
SCALE 1/1	
SHEET 1 OF 1	

digital EQUIPMENT CORPORATION
 MAYNARD, MASSACHUSETTS

TITLE
 CONNECTOR CABLE

SIZE CODE	NUMBER	REV.
B IA	7011017-0-0	
DIST.		



REVISIONS	REV.
CHANGE NO.	
CHK	

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION

ITEM NO.	DESCRIPTION		FROM		TO		REMARKS				
	AWG	COLOR	CONNECTION	WITH	CONNECTION	WITH					
3	24 TWP	BLK	CABLE 1	SOLDER	PI-S	2	LOGIC GND				
	SHIELD	BLU			PI-U	2	EXT A/D ST L				
	24 TWP	BLK					CUT FLUSH				
	SHIELD	YEL			PI-UU	2	+5V GND				
	24 TWP	GRN					CUT FLUSH				
	SHIELD	BLK			PI-VV	2	A/D CH 00				
	SHIELD						SEE NOTE 3				
	24 TWP	BLK			PI-MM	2.7	HQ GND				
	SHIELD	WHT			PI-TT	2	A/D CH 01				
	SHIELD	BRN			PI-RR	2	A/D CH 02				
	24 TWP	BLK	CABLE 2	SOLDER	PI-KK	2.7	SEE NOTE 3				
	SHIELD	BLK					HQ GND				
	24 TWP	RED			PI-NN	2	A/D CH 03				
	SHIELD	BLK			PI-LL	2	A/D CH 04				
	24 TWP	BLK			CABLE 3	SOLDER	PI-HH	2.7	SEE NOTE 3		
	SHIELD								HQ GND		
	24 TWP	BLK					PI-JJ	2	A/D CH 05		
	SHIELD	WHT					PI-FF	2	A/D CH 06		
	24 TWP	GRN					CABLE 4	SOLDER	PI-EE	2.7	SEE NOTE 3
	SHIELD	BLK									HQ GND
	24 TWP	BLK	PI-DD	2					A/D CH 07		
	SHIELD	RED	PI-BB	2					A/D CH 10		
	24 TWP	BLK	CABLE 5	SOLDER					PI-CC	2.7	SEE NOTE 3
	SHIELD	YEL									HQ GND
	24 TWP	BLK			PI-Z	2			A/D CH 11		
	SHIELD	BLU									

ITEM NO.	DESCRIPTION		FROM		TO		REMARKS		
	AWG	COLOR	CONNECTION	WITH	CONNECTION	WITH			
3	24 TWP	GRN	CABLE 3	SOLDER	PI-X	2	A/D CH 12		
	SHIELD	BLK					PI-AA	2.7	SEE NOTE 3
	24 TWP	BLK					PI-V	2	A/D CH 13
	SHIELD	WHT					PI-T	2	A/D CH 14
	24 TWP	BRN							
	SHIELD	BLK					PI-Y	2.7	SEE NOTE 3
	SHIELD								
	24 TWP	BLK					PI-R	2	HQ GND
	SHIELD	RED					PI-A	2	A/D CH 15
	24 TWP	YEL					PI-N	2	A/D CH 16
	SHIELD	BLK	CABLE 4	SOLDER	PI-W	2.7	SEE NOTE 3		
	SHIELD								
	24 TWP	BLK					PI-L	2	HQ GND
	SHIELD	BLU					PI-A	2	A/D CH 17
	24 TWP	GRN					PI-B	2	WRITE THRU
	SHIELD	BLK							DISP CHAN 02
	24 TWP	WHT							CUT FLUSH
	SHIELD	BLK					PI-C	2	ERASE
	24 TWP	BLK					PI-D	2	INTENSIFY
	SHIELD								CUT FLUSH
	24 TWP	BRN			PI-E	2	NON STORE		
	SHIELD	BLK			PI-H	2	ERASE RET		
	24 TWP	BLK	CABLE 5	SOLDER					
	SHIELD	RED					PI-P	2	LOGIC GND
	24 TWP	BLK							CUT FLUSH
	SHIELD	YEL					PI-F	2	CUT FLUSH
	24 TWP	BLK							X OUT
	SHIELD						PI-M	2.7	SEE NOTE 3
	SHIELD								X HQ GND
	24 TWP	BLK					PI-K	2.7	SEE NOTE 3
	SHIELD	BLU							Y HQ GND
	SHIELD						PI-J	2	Y OUT

- NOTES:
1. PLACE CABLE TIES APPROXIMATELY EVERY 10 IN. AND WHEREVER INDICATED.
 2. USE ITEM #9 (CABLE MARKERS) TO IDENTIFY CABLES BY NUMBER. POSITION APPROXIMATELY 2 FT. FROM EACH END.
 3. BLACK WIRE (FROM *24 TWP) AND SHIELD TO BE CUT APPROXIMATELY .7" FROM CABLE INSULATION. BLACK WIRE (STRIPPED) AND SHIELD TO BE TWISTED AND SOLDERED TO BLACK IPVC (ITEM #7, APPROXIMATELY 12" LG.)



BC11L-20	20 FT. ± 3.0 IN	20 FT. ± 3.0 IN ± 3 IN
NUMBER	DIM 'X'	DIM 'Y' (REF)
VARIATION		
LEGEND		

FIRST USED ON OPTION/MODEL		AR11	
DIMENSIONAL TOLERANCE			
DIMENSIONS ARE		MILLIMETERS	
		INCHES	
UNLESS OTHERWISE SPECIFIED			
MILLIMETERS	INCHES	ANGLES	
X.XX ± 0.10	.XXK ± 0.005	± 0° 30'	
X.X ± 0.5	.X ± 0.02		
X ± 0.2	.X ± 0.1		
THIRD ANGLE PROJECTION	REMOVE BURRS AND BREAK SHARP CORNERS SURFACE QUALITY	NEXT HIGHER ASSY.	
MATERIAL	SEE PARTS LIST	SIZE CODE	NUMBER
FINISH		DUA	BC11L-0-0
SCALE 1/1		SHEET	OF 1
REV. A		REV. A	

QTY.	DESCRIPTION	PART NO.	ITEM NO.
1	LABEL, THIS SIDE UP	3611567	10
A/R	CABLE MARKERS		9
A/R	TUBING, SHRINK BLK	9107685	8
A/R	WIRE, #22 AWG IPVC BLK	9107350-00	7
A/R	CABLE TIE	9007880	6
A/R	CABLE TIE	9007031	5
1	STRAIN RELIEF	1211166	4
A/R	CABLE, BELDEN 8778	1700010	3
38	PIN, BERG (4-7706)	1210089-6	2
1	CONN. HOUSING, 40 PIN	1210918-15	1

REV.	CHANGE NO.	CHK
A		

DEC FORM NO. 100-8



REV. A
NUMBER
DUA BC11L-0-0

REV. A


"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 - DIGITAL EQUIPMENT CORPORATION"

WIRE TABLE						
ITEM NO.	DESCRIPTION	FROM CONN.	WITH ITEM	TO CONN.	WITH ITEM	SIGNAL NAME
4	22 WHT	PI-EE	2	P2	3	EXT. CLK. START L

LEGEND NUMBER	DIM 'X' VARIATION	DIM 'Y' (PRECUT) REF
7010872-0J	B IN. ±.5 IN.	B.65 IN. ±.5 IN.



DO NOT REDUCE
(FOR MANUFACTURING PURPOSES ONLY)
SCALE



DESCRIPTION	DWG./PART NO.	ITEM NO.
WIRE, 22AWG STRAND (WHT)	9107350-99	4
FEMALE, TERMINAL	9007970	3
PIN, BERG #48015	1210089-4	2
CONNECTOR, BERG	1210918-15	1

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES						
ANGLES	CLASS OF ACCURACY	NOMINAL DIMENSION RANGE INCHES				
±0° 30'		OVER 0	OVER 0.2	OVER 1.2	OVER 6.0	OVER 12.0
		TO 0.2	TO 0.5	TO 1.0	TO 2.0	TO 40.0
		TO 0.2	TO 0.5	TO 1.0	TO 2.0	TO 40.0
		TO 0.2	TO 0.5	TO 1.0	TO 2.0	TO 40.0
		TO 0.2	TO 0.5	TO 1.0	TO 2.0	TO 40.0
		TO 0.2	TO 0.5	TO 1.0	TO 2.0	TO 40.0

THIRD ANGLE PROJECTION	DRN. J.B. 100P 81 JAN 75	FIRST USED ON	AD8-A
REMOVE BURRS AND BREAK SHARP CORNERS	CHK'D. [Signature] 2/11/75	TITLE	EXT. CLK. START CABLE
DO NOT SCALE DWG	PROJ. ENG. [Signature] 2/4/75	SIZE	D IA
MATERIAL	PROD. [Signature] 1/5/75	NUMBER	7010872-0-0
FINISH		SHEET	1 OF 1

REV.	CHANGE NO.	REVISIONS

DEC FORM NO. DRD 100-C

REV. NUMBER 7010872-0-0

