

**ARITHMETIC PROCESSOR 166
INSTRUCTION MANUAL**

VOLUME 2

PDP-6

**PDP-6 ARITHMETIC PROCESSOR 166
INSTRUCTION MANUAL**

VOLUME 2

COPY NO.

This manual contains proprietary information. It is provided to the customers of Digital Equipment Corporation to help them properly use and maintain DEC equipment. Revealing the contents to any person or organization for any other purpose is prohibited.

Copyright 1965 by Digital Equipment Corporation

ENGINEERING DRAWINGS

<u>Figure</u>		<u>Page</u>
2-1	System Block Diagram (SD-D-166-0-BD)	1
4-2	Instruction Decoding (FD-D-166-0-IRD)	3
4-3	Key Cycle; Memory Subroutine (FD-D-166-0-KMF)	5
4-4	Instruction, Address and Fetch Cycles (FD-D-166-0-IAFF)	7
4-5	Execute and Store Cycles (FD-D-166-0-ESF)	9
4-6	Data Transmission and Compare Instructions (FD-D-166-0-DTCF)	11
4-7	Pushdown and Jump Instructions (FD-D-166-0-JPF)	13
4-8	Fixed Point and Logical Instructions; AR and SC Subroutines (FD-D-166-0-ALF)	15
4-9	Data Subroutine Instructions (FD-D-166-0-DSIF)	17
4-10	Floating Point Instructions (FD-D-166-0-FPF)	19
4-11	Exponent Calculate, Multiply and Normalize Return Subroutines (FD-D-166-0-EMNF)	21
4-12	Divide Subroutine (FD-D-166-0-DSF)	23
4-13	IOT Instructions (FD-D-166-0-IOTF)	25
4-14	Input-Output Operations (FD-D-166-0-IOF)	27
5-1	Key 1 (BS-D-166-0-KEY-1)	29
5-2	Key 2 (BS-D-166-0-KEY-2)	31
5-3	I, A - Instruction and Address Cycles (BS-D-166-0-IA)	33
5-4	F - Fetch Cycle (BS-D-166-0-F)	35
5-5	E - Execute Cycle (BS-D-166-0-E)	37
5-6	S - Store Cycle (BS-D-166-0-S)	39
5-7	IR - Instruction Register (BS-D-166-0-IR-1)	41
5-8	IR Decoding (BS-D-166-0-IR-2)	43
5-9	ACCP, MEMAC, ACBM, FWT, HWT (BS-D-166-0-INS-1)	45
5-10	BOOLE, JP, AS, XCT, UUO (BS-D-166-0-INS-2)	47
5-11	PC - Program Counter (BS-D-166-0-PC-2)	49
5-12	PC Control (BS-D-166-0-PC-1)	51
5-13	EX - Executive Mode (BS-D-166-0-EX)	53
6-1	MBLT Register 0-17 (BS-D-166-0-MB-2)	55


ENGINEERING DRAWINGS (continued)

<u>Figure</u>		<u>Page</u>
6-2	MBRT Register 18-35 (BS-D-166-0-MB-3)	57
6-3	MB - Memory Buffer Control (BS-D-166-0-MB-1)	59
6-4	MB, AR Special Input (BS-D-166-0-MBAR)	61
6-5	ARLT Register 0-17 (BS-D-166-0-AR-4)	63
6-6	ARRT Register 18-35 (BS-D-166-0-AR-5)	65
6-7	AR, MQ Shift Connections (BS-D-166-0-ARMQ)	67
6-8	AR Control 1 (BS-D-166-0-AR-1)	69
6-9	AR Control 2 (BS-D-166-0-AR-2)	71
6-10	AR Control 3 (BS-D-166-0-AR-3)	73
6-11	MQLT Register 0-17 (BS-D-166-0-MQ-2)	75
6-12	MQRT Register 18-35 (BS-D-166-0-MQ-3)	77
6-13	MQ - Multiplier Quotient Control (BS-D-166-0-MQ-1)	79
6-14	SC, FE - Shift Counter, Floating Exponent (BS-D-166-0-SCFE)	81
6-15	SC Control (BS-D-166-0-SC-1)	83
6-16	SC Control (BS-D-166-0-SC-2)	85
6-17	CFAC - Floating Arithmetic Connection (BS-D-166-0-CFAC)	87
6-18	BLT - Block Transfer (BS-D-166-0-BLT)	89
6-19	CH, FS - Character Operations First Part and Floating Scale (BS-D-166-0-CHFS)	91
6-20	LC, DC, SH - Character Operations Second Part and Shift Operations (BS-D-166-0-LDCS)	93
6-21	MP - Fixed Point Multiply (BS-D-166-0-MP)	95
6-22	FA, FD, FM - Floating Point Instructions (BS-D-166-0-FADM)	97
6-23	FP - Exponent Calculate Subroutine (BS-D-166-0-FP)	99
6-24	MS - Multiply Subroutine (BS-D-166-0-MS)	101
6-25	DS - Divide Subroutine 1 (BS-D-166-0-DS-1)	103
6-26	DS - Divide Subroutine 2 (BS-D-166-0-DS-2)	105
6-27	NR - Normalize Return Subroutine (BS-D-166-0-NR)	107
7-1	MA - Memory Address 18-35 (BS-D-166-0-MA-2)	109
7-2	MA, MAI - Memory Address Interface (BS-D-166-0-MA-3)	111

ENGINEERING DRAWINGS (continued)

<u>Figure</u>		<u>Page</u>
7-3	MA Control (BS-D-166-0-MA-1)	113
7-4	PR - Protection (BS-D-166-0-PR)	115
7-5	RLA, RLR - Relocation Adder and Register (BS-D-166-0-RLAR)	117
7-6	MB - Memory Buffer Interface (BS-D-166-0-MB-4)	119
7-7	MI - Memory Indicators (BS-D-166-0-MI)	121
7-8	MC - Memory Control (BS-D-166-0-MC-1)	123
7-9	MC - Memory Control (BS-D-166-0-MC-2)	125
7-10	In-out and Memory Busses (CD-D-166-0-IOMB)	127
8-1	IOT, IOB Control (BS-D-166-0-IOTB)	129
8-2	IOB - IO Bus (BS-D-166-0-IOB)	131
8-3	PI-PIH, R, O, 1-7 (BS-D-166-0-PI-2)	133
8-4	PI Control (BS-D-166-0-PI-1)	135
8-5	CPA - Arithmetic IO Interface (BS-D-166-0-CPA)	137
8-6	PTR - Paper Tape Reader Control 760 (BS-D-760-0-2, sheet 3)	139
8-7	PTR - Paper Tape Reader Control 760 (BS-D-760-0-2, sheet 1)	141
8-8	PTR - Paper Tape Reader Control 760 (BS-D-760-0-2, sheet 2)	143
8-9	PTP - Paper Tape Punch Control 761 (BS-D-761-0-2, sheet 2)	145
8-10	PTP - Paper Tape Punch Control 761 (BS-D-761-0-2, sheet 1)	147
8-11	TTI, TTO, TTY - Teletype Control 626 (BS-D-626-0-2, sheet 1)	149
8-12	TTI, TTO, TTY - Teletype Control 626 (BS-D-626-0-2, sheet 2)	151
8-13	CR - Card Reader Control 461 (BS-D-461-0-2, sheet 3)	153
8-14	CR - Card Reader Control 461 (BS-D-461-0-2, sheet 1)	155
8-15	CR - Card Reader Control 461 (BS-D-461-0-2, sheet 2)	157

System Block Diagram
(SD-D-166-0-BD)




System Block Diagram
(SD-D-166-0-BD)

Instruction Decoding
(FD-D-166-0-IRD)


LOGIC PREFIXES

A	5-3
ACBM	5-9
ACCP	5-9
AR	6-4, 5, 6, 7, 8, 9, 10
AS	5-10
BLT	6-18
BOOLE	5-10
CFAC	6-17
CH	6-19, 20
CPA	8-5
CR	8-13, 14, 15
DC	6-20
DS	6-25, 26
E	5-5
EX	5-13
F	5-4
FA	6-22
FD	6-22
FE	6-14, 15
FM	6-22
FP	6-23
FS	6-19
FWT	5-9
HWT	5-9
I	5-3
IOB	8-1, 2
IOT	8-1
IR	5-7, 8
JP	5-10
K	5-2
KEY	5-1, 2
LC	6-20
MA	7-1, 2, 3
MAI	7-2
MB	6-1, 2, 3, 4, 7-6
MC	7-8, 9
MEMAC	5-10
MI	7-7
MP	6-21
MQ	6-7, 11, 12, 13
MR	5-1, 2
MS	6-24
NR	6-27
PC	5-11, 12
PI	8-3, 4
PR	7-4
PTP	8-9, 10
PTR	8-6, 7, 8
RLA	7-5
RLR	7-5
RUN	5-1
S	5-6
SA	6-16
SC	6-14, 15, 16
SH	6-20
SHC	6-7
SW	5-1
TTI	8-11, 12
TTO	8-11, 12
TTY	8-11, 12
UUO	5-10
XCT	5-10



Key Cycle; Memory Subroutine
(FD-D-166-0-KMF)

Instruction, Address and Fetch Cycles
(FD-D-166-0-1AFF)



FAC INH
 CH INC OP
 CH ~INC OP
 CH LOAD
 EX IR UO
 FWT 00
 FWT 01
 FWT 11
 HWT 11
 IR IOT
 IR XCT
 IR 254-7
 JP JSP
 JP JSR
 MEMAC MEM


FC(E)
 ACBM DIR
 ACCP DIR
 BOOLE v AS 00
 CH ~INC OP
 CH LOAD
 FWT 00
 HWT 00
 IOT DATAO
 IR FP
 IR MD FC(E)
 IR XCT
 JP PUSH

FC(E) PSE
 BOOLE v AS 10
 BOOLE v AS 11
 CH DEP
 CH INC OP
 FWT 11
 HWT 10
 HWT 11
 IOT BLK
 IR EXCH
 MEMAC MEM

FAC2 = SH AC2 v IR MD FAC2
 FC(C(ACRT)) = JP POP v JP POPJ
 FC(C(ACLT)) = JP JRA v IR BLT
 FAC2 ETC = FAC2 v FC(C(ACLT)) v FC(C(ACRT))

Instruction, Address and Fetch Cycles
 (FD-D-166-0-IAFF)

Execute and Store Cycles
(FD-D-166-0-ESF)



MA = E

EXECUTE

STORE

PI HOLD = (~IR IOT ∨ PI BLK RST) ∧ PI CYC B(1)
 PI BLK RST = IOT DATA IVO ∧ PI OV(0)
 ET5 INH = IR IOT ∨ IR FSB
 JP FLAG STOR = JP PUSHJ ∨ JP JSR ∨ JP JSP
 PC SET = JP JMP ∨ IR JRST ∨ PC SET ENABLE
 JP JMP = JP A ~ (JP PUSH ∨ JP POP)
 PC + 1 (ET9) = JP JSR ∨ JP JSA ∨ PC + 1 ENABLE
 MA RESET = IR JRST ∨ JP PUSH ∨ JP PUSHJ
 MB ← AR(J) INH (ET10) = IR JP ∨ IR EXCH ∨ CH DEP
 AR OV SET = AR CRY0 ≠ AR CRY1

PC SET ENABLE
 ACCP ∧ ACCP ET AL TEST
 IOT CONSZ ∧ AR = 0
 IOT CONSO ∧ AR = 0
 IR ACBM ∧ ACCP ET AL TEST
 MEMAC MEM ∧ ACCP ET AL TEST

PC + 1 ENABLE
 IR AOBJN ∧ AROB(1)
 IR AOBJP ∧ AROB(0)
 IR JFCL ∧ SELECTED FLAG(1)
 MEMAC AC ∧ ACCP ET AL TEST

PC + 1 INH
 CH INC OP ∧ CAO
 CH ~ INC OP ∧ CAO
 EX IR UOO
 IOT BLK
 IR BLT
 IR XCT
 KEY EXECUTE
 PI CYC B(1)

MB PC STO
 IR JRST
 JP JSP
 JP JSR
 JP PUSHJ

E LONG
 IOT CONSZ
 IOT CONSO
 IR ACBM
 IR ACCP ∨ MEMAC
 IR JP
 MB PC STO
 PC SET
 PC + 1 (ET9)

SAC INH IF AC0 = SAC0 (FWT 11 / HWT 11 ∨ MEMAC MEM)
 SAC0 = (IR9-12 = 0)


Execute and Store Cycles
(FD-D-166-0-ESF)

Data Transmission and Compare Instructions
(FD-D-166-0-DTCF)

	1	2	3	4	5	6	7	8																																																															
	<p>HALF WORD TRANSFER 500-577</p> <p>IR = 010 WXX YZZ IR HWT = IR0-2(101) W specifies destination half HWT LT = IR HWT ^ IR3(0) HWT RT = IR HWT ^ IR3(1) XX specifies action on other half - do nothing, zero, one, extend HWT AR ← (0) = IR HWT ^ [IR4(1) ^ IR5(1)] HWT RT SET = HWT LT ^ IR4(1) ^ [IR5(0) ^ MB0(1)] HWT LT SET = HWT RT ^ IR4(1) ^ [IR5(0) ^ MB18(1)] Y specifies source half HWT SWAP = IR HWT ^ IR6(1) ZZ specifies mode</p> <table border="1"> <tr> <th>Mode</th> <th>Action</th> </tr> <tr> <td>00 = HWT 00</td> <td>√[C(E), AC] → AC</td> </tr> <tr> <td>01 = HWT 01</td> <td>√[(0,E), AC] → AC</td> </tr> <tr> <td>10 = HWT 10</td> <td>√[AC, C(E)] → E</td> </tr> <tr> <td>11 = HWT 11</td> <td>√[C(E)] → E</td> </tr> </table>			Mode	Action	00 = HWT 00	√[C(E), AC] → AC	01 = HWT 01	√[(0,E), AC] → AC	10 = HWT 10	√[AC, C(E)] → E	11 = HWT 11	√[C(E)] → E	<p>FULL WORD TRANSFER 200-217</p> <p>IR = 010 00Y YZZ IR 2XX = IR0-2(010) YY specifies instruction - MOVE, MOV, MOVN, MOVMM IR MOV, S = IR 2XX ^ IR3-5(000) IR MOVN, M = IR 2XX ^ IR3-5(001) IR FWT = IR MOV, S ^ IR MOVN, M FWT SWAP = IR FWT ^ IR5,6(01) FWT NEGATE = IR MOVN, M ^ [IR6(0) ^ AR0(1)] ZZ specifies mode</p> <table border="1"> <tr> <th>Mode</th> <th>Action</th> </tr> <tr> <td>00 = FWT 00</td> <td>√[C(E)] → AC</td> </tr> <tr> <td>01 = FWT 01</td> <td>√[(0,E), AC] → AC</td> </tr> <tr> <td>10 = FWT 10</td> <td>√[AC, C(E)] → E</td> </tr> <tr> <td>11 = FWT 11</td> <td>√[C(E)] → E</td> </tr> </table>		Mode	Action	00 = FWT 00	√[C(E)] → AC	01 = FWT 01	√[(0,E), AC] → AC	10 = FWT 10	√[AC, C(E)] → E	11 = FWT 11	√[C(E)] → E	<p>EXCH 250</p> <p>IR = 010 101 000 IR 2XX = IR0-2(010) IR 25X = IR 2XX ^ IR3-5(101) IR EXCH = IR 25X ^ IR6-8(000) AC ↔ C(E)</p>	<p>ARITHMETIC COMPARE 300-377</p> <p>IR = 011 VVW XYZ IR ACCP ^ MEMAC = IR0-2(011) VV specifies instruction type</p> <table border="1"> <tr> <th>Instruction Type</th> <th>Action</th> </tr> <tr> <td>00 = ACCP</td> <td></td> </tr> <tr> <td>01 = MEMAC TST</td> <td></td> </tr> <tr> <td>10 = MEMAC +1</td> <td></td> </tr> <tr> <td>11 = MEMAC -1</td> <td></td> </tr> </table> <p>MEMAC = MEMAC TST ^ MEMAC +1 ^ MEMAC -1 X specifies whether or not action is on condition YZ Y specifies condition 'equals' Z specifies condition 'less than' XYZ together define relation R</p> <table border="1"> <tr> <th>XYZ</th> <th>Relation R</th> </tr> <tr> <td>000</td> <td>Never</td> </tr> <tr> <td>001</td> <td><</td> </tr> <tr> <td>010</td> <td>=</td> </tr> <tr> <td>011</td> <td>≠</td> </tr> <tr> <td>100</td> <td>Always</td> </tr> <tr> <td>101</td> <td>≥</td> </tr> <tr> <td>110</td> <td>></td> </tr> <tr> <td>111</td> <td>≠</td> </tr> </table> <p>Determination of Skip or Jump Condition ACCP ETC COND = [IR7(1) ^ (AR=0)] ^ [(IR ACCP ^ MEMAC) ^ IR8(1) ^ (AR0 ≠ AR OV)] ACCP ET AL TEST = ACCP ETC COND ^ IR6 AR0 ≠ AR OV = AR0 ^ (AR OV SET ^ ~MEMAC) AR OV SET = AR CRY0 ^ AR CRY1</p>			Instruction Type	Action	00 = ACCP		01 = MEMAC TST		10 = MEMAC +1		11 = MEMAC -1		XYZ	Relation R	000	Never	001	<	010	=	011	≠	100	Always	101	≥	110	>	111	≠	<p>LOGICAL COMPARE 600-677</p> <p>IR = 110 VVW XYZ IR ACBM = IR0-2(110) VV specifies action on masked bits IR ACBM ^ [00 = ACBM DN IR3,4] { 01 = ACBM CL 10 = ACBM COM 11 = ACBM SET</p> <p>W specifies source of mask - immediate or memory ACBM DIR = IR ACBM ^ IR5(1) X specifies whether or not action is on condition Y, i.e. equals zero XY together define relation R</p> <table border="1"> <tr> <th>XY</th> <th>Relation R</th> </tr> <tr> <td>00</td> <td>Never</td> </tr> <tr> <td>01</td> <td>=0</td> </tr> <tr> <td>10</td> <td>Always</td> </tr> <tr> <td>11</td> <td>≠0</td> </tr> </table> <p>Z specifies swapping mask selected by W ACBM SWAP = IR ACBM ^ IR8(1) WZ together specify mask as (0,E), (E,0), C(E), C(E) RT LT</p>		XY	Relation R	00	Never	01	=0	10	Always	11	≠0	<p>AOBJP 252</p> <p>IR = 010 101 01X IR 2XX = IR0-2(010) IR 25X = IR 2XX ^ IR3-5(101) X specifies instruction IR AOBJP = IR 25X ^ IR6-8(010) IR AOBJN = IR 25X ^ IR6-8(011) AC + 1000001 → AC AOBJP ^ (AC ≥ 0): E → PC AOBJN ^ (AC < 0): E → PC IR AOBJP ^ AR0B(0): PC SET IR AOBJN ^ AR0B(1): PC SET</p>	
Mode	Action																																																																						
00 = HWT 00	√[C(E), AC] → AC																																																																						
01 = HWT 01	√[(0,E), AC] → AC																																																																						
10 = HWT 10	√[AC, C(E)] → E																																																																						
11 = HWT 11	√[C(E)] → E																																																																						
Mode	Action																																																																						
00 = FWT 00	√[C(E)] → AC																																																																						
01 = FWT 01	√[(0,E), AC] → AC																																																																						
10 = FWT 10	√[AC, C(E)] → E																																																																						
11 = FWT 11	√[C(E)] → E																																																																						
Instruction Type	Action																																																																						
00 = ACCP																																																																							
01 = MEMAC TST																																																																							
10 = MEMAC +1																																																																							
11 = MEMAC -1																																																																							
XYZ	Relation R																																																																						
000	Never																																																																						
001	<																																																																						
010	=																																																																						
011	≠																																																																						
100	Always																																																																						
101	≥																																																																						
110	>																																																																						
111	≠																																																																						
XY	Relation R																																																																						
00	Never																																																																						
01	=0																																																																						
10	Always																																																																						
11	≠0																																																																						
Initial Registers	<p>HWT 00: AR = AC MB = C(E) HWT 01: AR = AC MB = 0,E HWT 10: AR = AC MB = C(E) HWT 11: AR = 0,E MB = C(E) MQ = 0</p>			<p>FWT 00: AR = 0,E MB = C(E) FWT 01: AR = 0,E MB = ?,E FWT 10: AR = AC MB = 0,E FWT 11: AR = 0,E MB = C(E) MQ = 0</p>		<p>AR = AC MB = C(E) MQ = 0</p>																																																																	
Initial Gates	<p>HWT 00: FC(E) HWT 10: FC(E) PSE HWT 11: FAC INH, FC(E) PSE</p>			<p>HWT 00: FAC INH, FC(E) HWT 01: FAC INH HWT 11: FAC INH, FC(E) PSE FWT NEGATE: ET4 INH, AR SBR</p>		<p>FC(E) PSE MB ← AR(J) INH(ET10)</p>																																																																	
ET0A	<p>HWT 10: MB(J) ↔ AR(J) HWT 11: AR ← MB(J)</p>			<p>FWT 00-11: AR ← MB(J) FWT 01-10: MB ← AR(J)</p>		<p>MB(J) ↔ AR(J)</p>																																																																	
ET1	<p>HWT SWAP: MB LT(J) ↔ MB RT(J) HWT AR ← (0): AR ← (0)</p>			<p>FWT SWAP: MBLT(J) ↔ MBRT(J)</p>																																																																			
ET3				<p>FWT NEGATE: ET4 AR PSE ← (1) AR NEGATE ART3</p>																																																																			
ET4	<p>HWT LT SET: AR LT COM HWT RT SET: AR RT COM HWT LT: AR ← MB LT(J) HWT RT: AR ← MB RT(J)</p>			<p>ET4 AR PSE ← (0) FWT SWAP: MB(J) ↔ AR(J)</p>																																																																			
ET5																																																																							
ET10	<p>HWT 10-11: MB ← AR(J)</p>			<p>AR CRY0,1(01): AR OV FLAG ← (1) FWT 10-11: MB ← AR(J)</p>																																																																			
Final Gates	<p>HWT 10: FC(E) PSE, SAC INH HWT 11: FC(E) PSE HWT 11 SAC0: SAC INH SAC0 = (IR9-12=0)</p>			<p>FWT 10: SC(E), SAC INH FWT 11: FC(E) PSE FWT 11 ^ SAC0: SAC INH SAC0 = (IR9-12=0)</p>		<p>FC(E) PSE</p>																																																																	
	<p>MEMAC 320-377</p> <p>W specifies whether AC or C(E) compared with zero, i.e. whether action is jump or skip MEMAC AC = MEMAC ^ IR5(0) MEMAC MEM = MEMAC ^ IR5(1)</p> <table border="1"> <tr> <th>MEMAC AC</th> <th>MEMAC MEM</th> </tr> <tr> <td>AC R 0: E → PC</td> <td>C(E) R 0: PC + 1</td> </tr> <tr> <td>MEMAC ±1: AC ±1 → AC</td> <td>MEMAC ±1: C(E) ±1 → E</td> </tr> <tr> <td>ACCP ET AL TEST: PC SET</td> <td>~AC0 ^ MEMAC ±1: C(E) ±1 → AC</td> </tr> <tr> <td></td> <td>SAC0 = (IR9-12=0)</td> </tr> </table>			MEMAC AC	MEMAC MEM	AC R 0: E → PC	C(E) R 0: PC + 1	MEMAC ±1: AC ±1 → AC	MEMAC ±1: C(E) ±1 → E	ACCP ET AL TEST: PC SET	~AC0 ^ MEMAC ±1: C(E) ±1 → AC		SAC0 = (IR9-12=0)	<p>ACCP 300-317</p> <p>W specifies whether AC compared with E or C(E) ACCP DIR = ACCP ^ IR5(1) IR5(0) ^ [AC R(0,E)]: PC + 1 IR5(1) ^ [AC R C(E)]: PC + 1</p>		<p>ACBM R [Mask ^ AC]: PC + 1 f [Mask, AC] → AC</p>																																																							
MEMAC AC	MEMAC MEM																																																																						
AC R 0: E → PC	C(E) R 0: PC + 1																																																																						
MEMAC ±1: AC ±1 → AC	MEMAC ±1: C(E) ±1 → E																																																																						
ACCP ET AL TEST: PC SET	~AC0 ^ MEMAC ±1: C(E) ±1 → AC																																																																						
	SAC0 = (IR9-12=0)																																																																						
Initial Registers	<p>AR = AC MB = 0,E MQ = 0</p>			<p>AR = 0,E MB = C(E) MQ = 0</p>		<p>AR = AC ~ACCP DIR: MB = 0,E ACCP DIR: MB = C(E) MQ = 0</p>																																																																	
Initial Gates	<p>MEMAC ±1: ET4 INH AR SBR</p>			<p>FAC INH FC(E) PSE MEMAC ±1: ET4 INH AR SBR</p>		<p>ACCP DIR: FC(E) ET4 INH AR SBR E LONG</p>																																																																	
ET0A	<p>AR ← MB(J)</p>					<p>ACBM SWAP: MBLT(J) ↔ MBRT(J)</p>																																																																	
ET1						<p>MB ← AR(0) ACBM COM: AR ← MB(≠) ACBM SET: AR ← MB(1)</p>																																																																	
ET3	<p>MEMAC +1: ET4 AR PSE ← (1) AR + 1 ART3 MEMAC -1: ET4 AR PSE ← (1) AR - 1 ART3 </p>			<p>ET4 AR PSE ← (1) AR SUB ART3</p>		<p>ET4 AR PSE ← (1) AR + 1 LT RT ART3</p>																																																																	
ET4	<p>ET4 AR PSE ← (0)</p>			<p>ET4 AR PSE ← (0)</p>		<p>ET4 AR PSE ← (0) MB(J) ↔ AR(J)</p>																																																																	
ET5						<p>AR COM</p>																																																																	
ET6						<p>ACBM CL: MB ← AR(0)</p>																																																																	
ET7	<p>PC SET: PC ← (0)</p>					<p>AR COM</p>																																																																	
ET8	<p>PC SET: PC ← MA(1)</p>					<p>PC SET: PC ← MA(1)</p>																																																																	
ET9	<p>PC SET: AR PC CHG FLAG ← (1) AR PC CHG FLAG ← (1)</p>			<p>ACCP ET AL TEST: PC + 1 AR PC CHG FLAG ← (1)</p>		<p>ACCP ET AL TEST: PC + 1 AR PC CHG FLAG ← (1)</p>																																																																	
ET10	<p>AR OV SET: AR OV FLAG ← (1) AR CRY FLAGS ← AR CRY(1)</p>			<p>AR OV SET: AR OV FLAG ← (1) AR CRY FLAGS ← AR CRY(1) MB ← AR(J)</p>																																																																			
Final Gates	<p>FC(E) PSE SAC0: SAC INH</p>			<p>SAC INH</p>		<p>ACBM DN: SAC INH</p>																																																																	

Pushdown and Jump Instructions
(FD-D-166-0-JPF)

	1	2	3	4	5	6	7	8
JUMP AND PUSHDOWN 260-267								
<p>IR = 010 110 XXX IR 2XX = IR0-2(010) IR JP = IR 2XX ^ IR3-5(110) XXX specifies instruction</p>	<p>IR JP ^ IR6-8 000 = JP PUSHJ 001 = JP PUSH 010 = JP POP 011 = JP POPJ 100 = JP JSR 101 = JP JSP 110 = JP JSA 111 = JP JRA</p>		<p>JP JMP = IR JP ^ ~ (JP PUSH v JP POP) JP FLAG STOR = JP PUSHJ v JP JSR v JP JSP ~IR IOT ^ PI CYC B(1): PI HOLD</p>		<p>JRST 254 IR = 010 101 100 IR 2XX = IR0-2(010) IR 25X = IR2XX ^ IR3-5(101) IR JRST A = IR 25X ^ IR 6-8(100) IR JRST = IR JRST A ^ ~ EX IR UO</p>	<p>JFCL 255 IR = 010 101 101 IR 2XX = IR0-2(010) IR 25X = IR 2XX ^ IR3-5(101) IR JFCL = IR 25X ^ IR 6-8(010)</p>	<p>XCT 256 IR = 010 101 110 IR 2XX = IR0-2(010) IR 25X = IR 2XX ^ IR3-5(101) IR XCT = IR 25X ^ IR6-8(110) EXECUTE C(E)</p>	<p>UO 000-077 IR = 000 XXX XXX IR UO A = IR0-2(000) EX IR UO = IR UO A ^ EX UO SYNC(1) v IR JRST A ^ EX USER B(1) ^ IR9 v 10(1) v IR IOT A ^ EX USER B(1) ^ EX PI SYNC(0) ^ CPA IOT USER(0) IR, E → 40 EXECUTE 41</p>
Initial Registers	PUSHJ 260 AC+1000001→AC MISC BITS, PC→C(C(ACRT)) E→PC PI ON OVERFLOW	PUSH 261 AC+1000001→AC C(E)→C(C(ACRT)) PI ON OVERFLOW	POP 262 C(C(ACRT))→E AC-1000001→AC PI ON UNDERFLOW	POPJ 263 C(C(ACRT))→PC AC-1000001→AC PI ON UNDERFLOW	JSR 264 MISC BITS, PC→E E+1→PC	JSP 265 MISC BITS, PC→AC E→PC	JSA 266 AC→E E, PC→AC E+1→PC	JRA 267 C(C(ACLT))→AC E→PC
Initial Gates	ET4 INH AR SBR E LONG MB←AR(J) INH (ET10)	FC(E) ET4 INH AR SBR E LONG MB←AR(J) INH (ET10)	FC(C(ACRT)) ET4 INH AR SBR E LONG MB←AR(J) INH (ET10)	FC(C(ACRT)) ET4 INH AR SBR E LONG MB←AR(J) INH (ET10)	FAC INH E LONG MB←AR(J) INH (ET10)	FAC INH E LONG MB←AR(J) INH (ET10)	E LONG MB←AR(J) INH (ET10)	FC(C(ACLT)) E LONG MB←AR(J) INH (ET10)
ET0A			MB←MQ(J)	MB←MQ(J)	PI HOLD: PIH←PI CHRQ	MB(J)↔AR(J)	MBLT(J)↔MBRT(J)	MB←MQ(J)
ET1			MA←(0)					IR9(1): PIH(0)←PIOK(1) IR11(1): AR FLAG SET (Transfers MB(1) into MISC BITS) IR12(1): EX MODE SYNC←(1)
ET3	ET4 AR PSE←(1) AR+1 LTRT ART3	ET4 AR PSE←(1) AR+1 LTRT ART3	ET4 AR PSE←(1) AR-1 LTRT ART3	ET4 AR PSE←(1) AR-1 LTRT ART3				
ET4	ET4 AR PSE←(0)	ET4 AR PSE←(0)	ET4 AR PSE←(0)	ET4 AR PSE←(0)				
ET5	MB←(0)				MB←(0)	MB←(0)		MB←(0)
ET6	MB←MISC BITS, PC(1)				MB←MISC BITS, PC(1)	MB←MISC BITS, PC(1)	MB←PC(1)	MB←PC(1)
ET7	PC←(0)				PC←(0)	PC←(0)	PC←(0)	PC←(0)
ET8	PC←MA(1)				PC←MA(1) EX ILL OP←(0)	PC←MA(1)	PC←MA(1)	PC←MA(1)
ET9	MB(J)↔AR(J) MA←(0)	MB(J)↔AR(J) MA←(0)	MB(J)↔AR(J)	MB(J)↔AR(J)	PC+1 CHF7←(0)	MB(J)←AR(J)	MB(J)↔AR(J) PC+1	MA←(0)
ET10	MA←MBRT(1) MB(J)↔AR(J) AR CRY0(1): CPA PDL OV←(1) IOB PI REQ CPA PIA		MB(J)↔AR(J) AR CRY0(1): CPA PDL OV←(1) IOB PI REQ CPA PIA		PI HOLD: PI OV, PI CYC←(0)			MA←MBRT(1)
Final Gates	SC(E)	SC(E)	SC(E)		SC(E) SAC INH		SC(E)	SAC INH



- MISC BITS**
- 0 AR OV FLAG
 - 1 AR CRY0 FLAG
 - 2 AR CRY1 FLAG
 - 3 AR PC CHG FLAG
 - 4 CHF7
 - 5 EX USER-STORE ONLY
- SELECTED FLAGS**
- IR9(1) AR OV FLAG
 - IR10(1) AR CRY0 FLAG
 - IR11(1) AR CRY1 FLAG
 - IR12(1) AR PC CHG FLAG

BOOLEAN
400-477

IR = 100 XXX YYY
 IR BOOLE = IR0-2 (100)
 XXXX specifies Boolean function,
 decoded into BOOLE 0-17 as
 BOOLE N = IR BOOLE ^ IR3-6(N)

ADD-SUBTRACT
270-277

IR = 010 111 YYY
 IR 2XX = IR0-2 (010)
 IR AS = IR 2XX ^ IR3-5 (111)
 X specifies add or subtract
 IR AS ^ IR6 { 0 = AS +
 1 = AS -

In both instruction groups YY specifies common mode

(IR BOOLE v IR AS) ^ IR7,8 { 00 = BOOLE v AS 00
 01 = BOOLE v AS 01
 10 = BOOLE v AS 10
 11 = BOOLE v AS 11

Action

BOOLE v AS 00: ✓ AC, C(E) → AC	AS
BOOLE v AS 01: ✓ AC, (0, E) → AC	AC ± C(E) → AC
BOOLE v AS 10: ✓ AC, C(E) → E	AC ± (0, E) → AC
BOOLE v AS 11: ✓ AC, C(E) → AC, E	AC ± C(E) → E
	AC ± C(E) → AC, E

Initial Registers

AR = AC
 BOOLE v AS 00 v 10 v 11: MB = C(E)
 BOOLE v AS 01: MB = (0, E)
 MQ = 0

Common Initial Gates

BOOLE v AS 00: FC(E)
 BOOLE v AS 10 11: FC(E) PSE

Initial Gates AS Only

ET4 INH
 AR SBR

ET0A	BOOLE 0, 3, 14, 17: AR ← (0) BOOLE 2, 4, 12, 13, 15: AR COM
ET1	BOOLE 6, 11, 14: AR ← MB(v) BOOLE 1, 2, 15, 16: AR ← MB(0) BOOLE 3, 4, 7, 10, 13: AR ← MB(1)
ET3	ET4 AR PSE ← (1) AS+: AR ADD ART3 AS-: AR SUB ART3
ET4	BOOLE 4, 10, 11, 14, 15, 16, 17: AR COM
ET5	ET4 AR PSE ← (0)
ET10	FC(E) PSE: MB ← AR(J) AR OV SET: AR OV FLAG ← (1) AR CRY FLAGS ← AR CRY(1) AR OV SET: AR CRYO → AR CRY1

Final Gates

BOOLE v AS 10: FC(E) PSE, SAC INH
 BOOLE v AS 11: FC(E) PSE

BOOLEAN FUNCTIONS

0 SETZ	1 AND	2 ANDCA	3 SETM
ET0A	AR ← (0)	AR COM	AR ← (0)
ET1	AR ← MB(0)	AR ← MB(0)	AR ← MB(1)
ET4			
4 ANDCM	5 SETA	6 XOR	7 IOR
ET0A	AR COM		
ET1	AR ← MB(1)	AR ← MB(v)	AR ← MB(1)
ET4	AR COM		
10 ANDCB	11 EQV	12 SETCA	13 ORCA
ET0A		AR COM	AR COM
ET1	AR ← MB(1)	AR ← MB(v)	AR ← MB(1)
ET4	AR COM	AR COM	
14 SETCM	15 ORCM	16 ORCB	17 SETO
ET0A	AR ← (0)	AR COM	AR ← (0)
ET1	AR ← MB(v)	AR ← MB(0)	AR ← MB(0)
ET4	AR COM	AR COM	AR COM

MULTIPLY-DIVIDE
220-237

IR = 010 01X YZZ
 IR 2XX = IR0-2 (010)
 X specifies operation
 IR 2XX ^ IR3-5 { 010 = IR MUL
 011 = IR DIV
 100 = IR MUL
 101 = IR DIV

Y specifies operand type: IR6 is gate in multiply flow; for divide DS DIVI = IR DIV ^ IR6(0)
 DS DIV = IR DIV ^ IR6(1)
 ZZ specifies mode

IR MUL
Action
 For IMUL (XY = 00) store only low order half of product
 ZZ = 00: AC × C(E) → AC
 ZZ = 01: AC × (0, E) → AC
 ZZ = 10: AC × C(E) → E
 ZZ = 11: AC × C(E) → AC, E

For MUL (XY = 01) store entire product or high order half
 ZZ = 00: AC × C(E) → AC, AC2
 ZZ = 01: AC × (0, E) → AC, AC2
 ZZ = 10: AC × C(E) → E
 ZZ = 11: AC × C(E) → AC, AC2, E

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 01: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 01: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

IDIV (XY = 10)
Action
 ZZ = 00: AC ÷ C(E) → AC, AC2
 ZZ = 01: AC ÷ (0, E) → AC, AC2
 ZZ = 10: AC ÷ C(E) → E
 ZZ = 11: AC ÷ C(E) → AC, AC2, E

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH


Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH


Initial Registers
 AR = AC
 ZZ = 00 v 10 v 11: MB = C(E)
 ZZ = 10: MB = 0, E
 MQ = 0

Initial Gates
 ZZ = 00 v 10 v 11: FC(E)
 ET4 INH

AR SUBROUTINES



SHIFT COUNTER SUBROUTINES



Data Subroutine Instructions
(FD-D-166-0-DSIF)

CHARACTER OPERATIONS

FIRST PART-CHF5(0)

CH INC = (IR LDC1 ∨ IR DPC1 ∨ IR CA0) ∧ CHF5(0)
CH INC OP = CH INC ∧ CHF7(0)
CH ~INC OP = [(IR LDC ∨ IR DPC) ∧ CHF5(0)] ∨ [CH INC ∧ CHF7(1)]

Pointer Format
P 0-5 S 6-11 I 12 X 13-17 Y 18-35

Fetch and increment pointer

Initial Registers

AR = 0, E
MB = C(E)
MQ = 0

Initial Gates

CH INC OP: FAC INH, FC(E) PSE
CH ~INC OP: FAC INH, FC(E)
~IR CA0: PC+1 INH
ET4 INH

SECOND PART-CHF5(1)

CH LOAD = (IR LDC ∨ IR LDC1) ∧ CHF5(1)
CH DEP = (IR DPC ∨ IR DPC1) ∧ CHF5(1)



Fetch and load character Fetch and deposit character

Initial Registers

AR = 0, E AR = 0, E
MB = C(E) MB = C(E)
MQ = 0...0 1...1 MQ = 0...0 1...1

Initial Gates

FAC INH FC(E) PSE
FC(E) ET4 INH
ET4 INH MB ← AR(J) INH(ET0)



BLT

IR = 010 101 001
IR 2XX = IR0-2(010)
IR 25X = IR 2XX ∧ IR3-5(101)
IR BLT = IR 25X ∧ IR6-8(001)
BLT DONE = MQ0(0) ∨ PIRQ
BLT LAST = IR BLT ∧ MQ0(0)


S = Source address
D = Destination address
C(S) → D
(S, D) + 1000001 → (S, D)
Repeat until D = E

Initial Registers

AR = D, S initially AC RT LT
MB = 0, E
MQ = C(S) initially C(C(ACLT))

Initial Gates

FC(C(ACLT))
PC+1 INH
ET4 INH



SHIFT OPERATIONS

IR = 010 100 XXX
IR 2XX = IR0-2(010)
IR SH = IR 2XX ∧ IR3-5(100)

000 = IR ASH
001 = IR ROT
010 = IR LSH
100 = IR ASHC
101 = IR ROTC
110 = IR LSHC


SHIFT OP = IR ASH ∨ IR ROT ∨ IR LSH ∨ IR ASHC ∨ IR ROTC ∨ IR LSHC
SH AC2 = IR ASHC ∨ IR ROTC ∨ IR LSHC

Shift E mod 256 places

~SH AC2: f [AC] → AC

SH AC2: f [AC, AC2] → AC

SHIFT OP AR, MQ CONNECTIONS
IR ASHC: SHC ASHC




Initial Registers

AR = AC
MB = 0, E
~SH AC2: MQ = 0
SH AC2: MQ = AC2

Initial Gates

SH AC2: FAC 2
ET4 INH




FSC

132

IR = 001 011 010
 IR FP/CH = IR0-2(001)
 IR FP/CH3 = IR FP/CH ^ IR3-5(011)
 IR FSC = IR FP/CH3 ^ IR6-8(010)
 AC x 2^{E mod 256} → AC

Initial Registers
 AR = AC
 MB = C(E)
 MQ = 0

Initial Gate
 ET4 INH



IR = 001 1XX YZZ
 IR FP/CH = IR0-2(001)
 IR FP = IR FP/CH ^ IR3(1)
 Y specifies rounding, see Figure 4-11

XX specifies instruction
 00 = IR FAD
 01 = IR FSB
 10 = IR FMP
 11 = IR FDV

ZZ specifies mode
 IR FP ^ IR7,8
 00 = IR FP DIR AC R C(E) → AC
 01 = IR FP REM AC R C(E) → AC, AC2
 10 = IR FP MEM AC R C(E) → E
 11 = IR FP BOTH AC R C(E) → E, AC


Operator R = +, -, X, ÷

FAD
140-147

Initial Gates
 FC(E)
 ET4 INH

FSB
150-157

Initial Gates
 FC(E)
 ET4 INH
 AR SBR
 ET5 INH



FLOATING POINT
140-177

Initial Registers


AR = AC
 MB = C(E)
 MQ = 0

FMP
160-167

Initial Gates
 FC(E)
 ET4 INH


FDV
170-177

Initial Gates
 FC(E)
 ET4 INH





Exponent Calculate, Multiply and Normalize Return Subroutines
(FD-D-166-0-EMNF)



EXPONENT CALCULATE



MULTIPLY




NORMALIZE RETURN



Exponent Calculate, Multiply and Normalize Return Subroutines (FD-D-166-0-EMNF)

Divide Subroutine
(FD-D-166-0-DSF)



Divide Subroutine
(FD-D-166-0-DSF)

IOT Instructions
(FD-D-166-0-IOTF)

IN-OUT TRANSFER

IR = 111 XXX XXX YYY Y
 IR IOT A = IR0-2 (111)
 IR IOT = IR IOTA ^ ~EX IR UO
 YYY specifies instruction

IR IOT ^ IR10-12

000	= IOT BLKI
001	= IOT DATAI
010	= IOT BLKO
011	= IOT DATAO
100	= IOT CONO
101	= IOT CONI
110	= IOT CONSZ
111	= IOT CONSO

XXX XXX X specifies device. IR3-9 outputs thru bus drivers to IOS3-9 lines on IO bus. Each IO control unit contains a decoding net that allows proper code to select device by gating in command signals from bus


Instruction Action

BLKI	C(E) + 1000001 → E, DEVICE BUFFER → C(C(ERT))
DATAI	DEVICE BUFFER → E
BLKO	C(E) + 1000001 → E, C(C(ERT)) → DEVICE BUFFER
DATAO	C(E) → DEVICE BUFFER
CONO	E → DEVICE CONTROL
CONI	STATUS → E
CONSZ	(STATUS ^ E) = 0: PC + 1
CONSO	(STATUS ^ E) ≠ 0: PC + 1

IOT BLK = IOT BLKI ∨ IOT BLKO
 IOT OUTGOING = IOT DATAO ∨ IOT CONO
 IOT STATUS = IOT CONI ∨ IOT CONSZ ∨ IOT CONSO
 IOT DATAI ∨ O = IOT DATAI ∨ IOT DATAO
 PI BLK RST = IOT DATAI ∨ O ^ PI OV(0)
 PI BLK RST ^ PI CYC B(1): PI HOLD, PI RST
 IOT CONSZ ∨ IOT CONSO: E LONG

PI

004
 PI SELECT = IOS3-9(000 000 1)



IOB	PI CONO SET	PI STATUS
24	PI R ← IOB 29-35(1)	PI ACTIVE(1)
25	PI O ← IOB 29-35(1)	PIO1-7(1)
26	PI O(0) ← IOB 29-35(1)	
27	PI ACTIVE ← (0)	
28	PI ACTIVE ← (1)	
29-35		


BLK

Initial Registers

MB = C(E)
 AR = 0, E
 MQ = 0

Initial Gates

FAC INH
 FC(E) PSE
 PC + 1 INH
 ET4 INH
 AR SBR
 ET5 INH




Return to fetch and perform data instruction with C(MBRT) as E

Initial Registers

DATAI	DATAO	CONO	STATUS
MB = ?, E AR = 0, E MQ = 0	MB = C(E) AR = 0, E MQ = 0	MB = ?, E AR = 0, E MQ = 0	MB = ?, E AR = 0, E MQ = 0

Initial Gates	Initial Gates	Initial Gates	Initial Gates
FAC INH ETS INH	FAC INH FC(E) ETS INH	FAC INH ETS INH	FAC INH ETS INH




Final Gates

IOT DATAI ∨ IOT CONI: SC(E)
 SAC INH

CPA

000
 CPA = IOS3-9(000 000 0)




IOB	CPA CONO SET	CPA STATUS
18	CPA PDL OV ← (0)	CPA PDL OV(1)
19	IOB RESET	CPA IOT USER(1)
20	CPA IOT USER ← (1)	EX USER B(1)
21	CPA IOT USER ← (0)	CPA ILLEG OP(1)
22	CPA ILLEG OP ← (0)	CPA NON EXIST MEM(1)
23	CPA NON EXIST MEM ← (0)	CPA NON EXIST MEM(1)
24	CPA CLOCK ENABLE ← (0)	CPA CLOCK ENABLE(1)
25	CPA CLOCK ENABLE ← (1)	CPA CLOCK FLAG(1)
26	CPA CLOCK FLAG ← (0)	CPA PC CHG ENABLE(1)
27	CPA PC CHG ENABLE ← (0)	AR PC CHG FLAG B(1)
28	CPA PC CHG ENABLE ← (1)	CPA AROV ENABLE(1)
29	AR PC CHG FLAG ← (0)	AR OV FLAG B(1)
30	CPA AROV ENABLE ← (0)	CPA AROV ENABLE(1)
31	CPA AROV ENABLE ← (1)	AR OV FLAG B(1)
32	AR OV FLAG ← (0)	CPA PIA B(1)
33-35	CPA PIA ← IOB 33-35(1)	

60 times per second from power control: CPA CLOCK FLAG ← (1)
 MC ILLEG ADDRESS: CPA ILLEG OP ← (1)
 MC NON EXIST MEM: CPA NON EXIST MEM ← (1)
 ET10 ^ [MB(J) ↔ AR(J) (ET10)] ^ AR CRY0(1): CPA PDL OV ← (1)

IOB PI REQ CPA PIA

CPA ILLEG OP(1)
 CPA NON EXIST MEM(1)
 CPA PDL OV(1)
 CPA CLOCK ENABLE(1) ^ CPA CLOCK FLAG(1)
 CPA PC CHG ENABLE(1) ^ AR PC CHG FLAG B(1)
 CPA AROV ENABLE(1) ^ AR OV FLAG(1)


Input-Output Operations
(FD-D-166-0-IOF)



Input-Output Operations
(FD-D-166-0-IOF)


Key 1 (BS-D-166-0-KEY-1)

Key 2 (BS-D-166-0-KEY-2)



BKE: 1

Key 2 (BS-D-166-0-KEY-2)



I, A - Instruction and Address Cycles
(BS-D-166-0-1A)


F - Fetch Cycle (BS-D-166-0-F)

A

B

C

D



FLOW CHART 4-4

E - Execute Cycle (BS-D-166-0-E)

1 2 3 4 5 6 7 8

A

B




C

D



A

B


C



FLOW CHART 4-5




S - Store Cycle (BS-D-166-0-S)




S - Store Cycle (BS-D-166-0-S)

IR - Instruction Register
(BS-D-166-0-IR-1)




IR - Instruction Register
(BS-D-166-0-IR-1)




IR Decoding (BS-D-166-0-IR-2)

ACCP, MEMAC, ACBM, FWT, HWT
(BS-D-166-0-INS-1)



FLOW CHART 4-6




ACCP, MEMAC, ACBM, FWT, HWT
(BS-D-166-0-INS-1)

BOOLE, JP, AS, XCT, UO
(BS-D-166-0-INS-2)

A
B
C
D

A
B
C


	RESULT BIT FOR OPERAND BIT CONFIGURATION	ET0			ET1			ET4		
		T1			T2			T3		
		MEM AC	MEM AC	MEM AC	AR CLR	AR COM	AR+MB(0)	AR+MB(1)	AR+MB+	AR COM
00	MEM AC	0	0	0	0	0	0	0	0	0
01	MEM AC	0	0	0	1	0	0	0	0	0
02	MEM AC	0	0	1	0	0	0	0	0	0
03	MEM AC	0	0	1	1	0	0	0	0	0
04	MEM AC	0	1	0	0	0	0	0	0	0
05	MEM AC	0	1	0	1	0	0	0	0	0
06	MEM AC	0	1	1	0	0	0	0	0	0
07	MEM AC	0	1	1	1	0	0	0	0	0
10	MEM AC	1	0	0	0	0	0	0	0	0
11	MEM AC	1	0	0	1	0	0	0	0	0
12	MEM AC	1	0	1	0	0	0	0	0	0
13	MEM AC	1	0	1	1	0	0	0	0	0
14	MEM AC	1	1	0	0	0	0	0	0	0
15	MEM AC	1	1	0	1	0	0	0	0	0
16	MEM AC	1	1	1	0	0	0	0	0	0
17	MEM AC	1	1	1	1	0	0	0	0	0



FLOW CHART 4-8


JUMP V PUSH

FLOW CHART 4-7




AS

FLOW CHART 4-8




XCT

FLOW CHART 4-7




UUC

FLOW CHART 4-7




PC - Program Counter (BS-D-166-0-PC-2)



NOTES:
 1. ALL FF PACKAGES ARE 6206
 2. *INDICATES REAR CONNECTOR PIN
 3. GROUND PIN D AND Z IN ALL 6206'S

PC - Program Counter (BS-D-166-0-PC-2)


PC Control (BS-D-166-0-PC-1)



BKE-2

PC Control (BS-D-166-0-PC-1)


EX - Executive Mode (BS-D-166-0-EX)




BKE-2

EX - Executive Mode (BS-D-166-0-EX)

MBLT Register 0-17 (BS-D-166-0-MB-2)




NOTES:
 1. ALL FF PACKAGES ARE 62P5
 2. * INDICATES REAR CONNECTOR PIN
 3. GROUND PIN D,P AND Z IN ALL 62P5'S AND 6615'S.




- NOTES
1. ALL FF PACKAGES ARE 6205
 - 2 * INDICATES REAR CONNECTOR PIN
 3. GROUND PIN D,P AND Z IN ALL 6205'S AND 6615'S.

MB - Memory Buffer Control
(BS-D-166-0-MB-1)




MB - Memory Buffer Control
(BS-D-166-0-MB-1)


MB, AR Special Input (BS-D-166-0-MBAR)



MB, AR Special Input (BS-D-166-0-MBAR)




- NOTE
1. * INDICATES REAR CONNECTOR PIN
 2. ALL FF PACKAGES ARE 6205
 3. GROUND PINS D AND Z IN ALL 6205s AND 6615s.





ARLT Register 0-17 (BS-D-166-0-AR-4)

ARRT Register 18-35 (BS-D-166-0-AR-5)




- NOTES:
1. ALL FF PACKAGES ARE 6205
 2. * INDICATES REAR CONNECTOR PIN
 3. GROUND PIN D AND Z IN ALL 6205's AND 6615's.

A
B
C
D




A
B
C

AR Control 1 (BS-D-166-0-AR-1)




AR Control 1 (BS-D-166-0-AR-1)

AR Control 2 (BS-D-166-0-AR-2)




AR Control 2 (BS-D-166-0-AR-2)

AR Control 3 (BS-D-166-0-AR-3)




NOTE:
 ALL PACKAGES WITH
 DIODES SHOWN ARE 6205 IN AR.

AR Control 3 (BS-D-166-0-AR-3)




- NOTES:
1. ALL FF PACKAGES ARE 6205
 2. * INDICATES REAR CONNECTOR PIN
 3. GROUND PIN D,P AND Z IN ALL 6205'S AND 6615'S.




NOTE:

1. ALL FF PACKAGES ARE 6205.
2. * INDICATES REAR CONNECTOR PIN.
3. GROUND PIN D,P AND Z IN ALL 6205s AND 6615s.

MQ - Multiplier Quotient Control
(BS-D-166-0-MQ-1)




SC, FE - Shift Counter, Floating Exponent
(BS-D-166-0-SCFE)



NOTE:
 1. UNLESS OTHERWISE INDICATED ALL PACKAGES ARE 6203s.
 2. * INDICATES REAR CONNECTOR PIN.


SC, FE - Shift Counter, Floating Exponent
 (BS-D-166-0-SCFE)

SC Control (BS-D-166-0-SC-1)




BKE-2

SC Control (BS-D-166-0-SC-2)




CFAC - Floating Arithmetic Connection
(BS-D-166-0-CFAC)




CFAC - Floating Arithmetic Connection
(BS-D-166-0-CFAC)

BLT - Block Transfer
(BS-D-166-0-BLT)



BLT - Block Transfer
(BS-D-166-0-BLT)

CH, FS - Character Operations First Part and Floating Scale
(BS-D-166-0-CHFS)




ALL CHARACTER OPS, FIRST PART (§ 6.6b)

FLOATING SCALE (§ 6.7b)

CH, FS - Character Operations First Part and Floating Scale (BS-D-166-0-CHFS)

LC, DC, SH - Character Operations Second Part
and Shift Operations
(BS-D-166-0-LDCS)




LOAD CHARACTER SECOND PART

DEPOSIT CHARACTER SECOND PART

SHIFT OPERATIONS

LC, DC, SH - Character Operations Second Part and Shift Operations (BS-D-166-0-LDCS)



MP - Fixed Point Multiply
(BS-D-166-0-MP)



FIXED POINT MULTIPLY


MP - Fixed Point Multiply
(BS-D-166-0-MP)

FA, FD, FM - Floating Point Instructions
(BS-D-166-0-FADM)




FA, FD, FM - Floating Point Instructions
(BS-D-166-0-FADM)

FP - Exponent Calculate Subroutine
(BS-D-166-0-FP)



FP - Exponent Calculate Subroutine
(BS-D-166-0-FP)


MS - Multiply Subroutine (BS-D-166-0-MS)



MS - Multiply Subroutine (BS-D-166-0-MS)

DS - Divide Subroutine 1 (BS-D-166-0-DS-1)


FLOW CHART 4-12




DS - Divide Subroutine 2 (BS-D-166-0-DS-2)

A
B
C
D

A
B
C




NR - Normalize Return Subroutine
(BS-D-166-0-NR)




NORMALIZE RETURN

NR - Normalize Return Subroutine
(BS-D-166-0-NR)

MA - Memory Address 18-35
(BS-D-166-0-MA-2)




- NOTE
1. ALL FF PACKAGES ARE 6206
 2. * INDICATES REAR CONNECTOR PIN.
 3. GROUND PIN D AND Z IN ALL 6206'S.
 4. USE ONLY 6684J OR LATER MODULES IN LOCATIONS 2L-17,18,19



MA - Memory Address 18-35
(BS-D-166-0-MA-2)


MA, MAI - Memory Address Interface
(BS-D-166-0-MA-3)



NOTE: USE ONLY 6684J OR LATER MODULES
IN LOCATIONS 2L-6,7,8

MA, MAI - Memory Address Interface
(BS-D-166-0-MA-3)

MA Control (BS-D-166-0-MA-1)



BNE 2

MA Control (BS-D-166-0-MA-1)

PR - Protection (BS-D-166-0-PR)

1 2 3 4 5 6 7 8

A

B




C

D

A

B


C



- NOTES:
1. WHEN AT LEAST TWO INPUTS TO THE MAJORITY POINT ARE -3V THE CRY IS ASSERTED.
 2. IF PR 18 OK : MA 18-25 ≡ PR 18-25.


1 2 3

RLA, RLR - Relocation Adder and Register
(BS-D-166-0-RLAR)



RLA, RLR - Relocation Adder and Register (BS-D-166-0-RLAR)




MB - Memory Buffer Interface
(BS-D-166-0-MB-4)



NOTE:
ALL TERMINATOR RES. IN THE
1030 MODULES ARE 100 OHMS.


MB - Memory Buffer Interface
(BS-D-166-0-MB-4)

MI - Memory Indicators (BS-D-166-0-MI)



NOTE:
 1. ALL FF PACKAGES ARE 6205
 2. SN AND SR ARE PINS IN LOWER REAR CONNECTOR


MC - Memory Control (BS-D-166-0-MC-1)



FLOW CHART 4-3

NOTE: USE ONLY 6684J OR LATER MODULES IN LOCATIONS 1M24,25

MC - Memory Control (BS-D-166-0-MC-2)





NOTE 1. USE ONLY 6684J OR LATER MODULES
IN LOCATIONS IM24, IM25

IO BUS(§ 8.4)


MEM BUS(§§ 7.1a,7.2)

FLIP CHIP PIN	SYSTEM MODULE PIN	IO CABLE 1	IO CABLE 2	IO CABLE 3	IO CABLE 4
C	A	GND	GND	GND	GND
D	B	IOB 0 (1) →	IOB 18 (1) →	IOB RESET →	DATA0 CLEAR →
E	C	IOB 1 (1) →	IOB 19 (1) →	POWER ON -15V	DATA0 SET →
H	D	IOB 2 (1) →	IOB 20 (1) →		CON0 CLEAR →
K	E	IOB 3 (1) →	IOB 21 (1) →	MC DR SPLIT →	CON0 SET →
M	F	IOB 4 (1) →	IOB 22 (1) →	IOS 3 (0) →	IOB ← DATA1 →
P	H	IOB 5 (1) →	IOB 23 (1) →	IOS 3 (1) →	IOB ← STATUS →
N	J	GND	GND	GND	GND
S	K	IOB 6 (1) →	IOB 24 (1) →	IOS 4 (0) →	
T	L	IOB 7 (1) →	IOB 25 (1) →	IOS 4 (1) →	
V	M	IOB 8 (1) →	IOB 26 (1) →	IOS 5 (0) →	
D	N	IOB 9 (1) →	IOB 27 (1) →	IOS 5 (1) →	
E	P	IOB 10 (1) →	IOB 28 (1) →	IOS 6 (0) →	
H	R	IOB 11 (1) →	IOB 29 (1) →	IOS 6 (1) →	PI REQ 1 →
J	S	GND	GND	GND	GND
K	T	IOB 12 (1) →	IOB 30 (1) →	IOS 7 (0) →	PI REQ 2 →
M	U	IOB 13 (1) →	IOB 31 (1) →	IOS 7 (1) →	PI REQ 3 →
P	V	IOB 14 (1) →	IOB 32 (1) →	IOS 8 (0) →	PI REQ 4 →
S	W	IOB 15 (1) →	IOB 33 (1) →	IOS 8 (1) →	PI REQ 5 →
T	X	IOB 16 (1) →	IOB 34 (1) →	IOS 9 (0) →	PI REQ 6 →
V	Y	IOB 17 (1) →	IOB 35 (1) →	IOS 9 (1) →	PI REQ 7 →
U	Z	GND	GND	GND	GND
		(SOURCE 3L6)	(SOURCE 3L7)	(SOURCE 2L13)	(SOURCE 2N25)

FLIP CHIP PIN	SYSTEM MODULE PIN	MEM CABLE 1	MEM CABLE 2	MEM CABLE 3	MEM CABLE 4
C	A	GND	GND	GND	GND
D	B	ADDR ACK →	MA 22 (1) →	MB 0 (1) →	MB 18 (1) →
E	C	RD RS →	MA 23 (1) →	MB 1 (1) →	MB 19 (1) →
H	D	WR RS →	MA 24 (1) →	MB 2 (1) →	MB 20 (1) →
K	E	PAR (1) →	MA 25 (1) →	MB 3 (1) →	MB 21 (1) →
M	F	RQ CYCLE →	MA 26 (1) →	MB 4 (1) →	MB 22 (1) →
P	H	SPARE	MA 27 (1) →	MB 5 (1) →	MB 23 (1) →
N	J	GND	GND	GND	GND
S	K	MA 18 (1) →	MA 28 (1) →	MB 6 (1) →	MB 24 (1) →
T	L	MA 18 (0) →	MA 29 (1) →	MB 7 (1) →	MB 25 (1) →
V	M	MA 19 (1) →	MA 30 (1) →	MB 8 (1) →	MB 26 (1) →
D	N	MA 19 (0) →	MA 31 (1) →	MB 9 (1) →	MB 27 (1) →
E	P	MA 20 (1) →	MA 32 (1) →	MB 10 (1) →	MB 28 (1) →
H	R	MA 20 (0) →	MA 33 (1) →	MB 11 (1) →	MB 29 (1) →
J	S	GND	GND	GND	GND
K	T	MA 21 (1) →	MA 34 (1) →	MB 12 (1) →	MB 30 (1) →
M	U	MA 21 (0) →	MA 35 (1) →	MB 13 (1) →	MB 31 (1) →
P	V	MA 35 (1) →	MC RD RQ →	MB 14 (1) →	MB 32 (1) →
S	W	MA 35 (0) →	MC WR RQ →	MB 15 (1) →	MB 33 (1) →
T	X	MA FMC } →	PAR OPTION →	MB 16 (1) →	MB 34 (1) →
V	Y	SELECT B } →	MA 21 (1) →	MB 17 (1) →	MB 35 (1) →
U	Z	GND	GND	GND	GND
		(SOURCE 2L5)	(SOURCE 2L20)	(SOURCE 2E25)	(SOURCE 2J25)




NOTE: 1 SYSTEM MODULE CONNECTOR (1032) = 2 FLIP CHIP CONNECTORS (W028)



A
B
C
D


A
B
C

IOT, IOB Control (BS-D-166-0-IOTB)




IOT, IOB Control (BS-D-166-0-IOTB)

IOB - IO Bus (BS-D-166-0-IOB)




IOB - IO Bus (BS-D-166-0-IOB)

PI - PIH, R, O, 1-7 (BS-D-166-0-PI-2)




PI - PIH, R, O, 1-7 (BS-D-166-0-PI-2)

PI Control (BS-D-166-0-PI-1)




PI Control (BS-D-166-0-PI-1)

CPA - Arithmetic IO Interface
(BS-D-166-0-CPA)



CPA - Arithmetic IO Interface
(BS-D-166-0-CPA)


PTR - Paper Tape Reader Control 760
(BS-D-760-0-2, sheet 3)



NOTE:
 1. ALL TERMINATORS ARE 32 OHMS UNLESS OTHERWISE INDICATED.
 2. PLUGS 910, 11, 12, 13, 14 ARE MALE METHOD PLUGS.


PTR - Paper Tape Reader Control 760
 (BS-D-760-0-2, sheet 3)

PTR - Paper Tape Reader Control 760
(BS-D-760-0-2, sheet 1)



PTR - Paper Tape Reader Control 760
(BS-D-760-0-2, sheet 1)


PTR - Paper Tape Reader Control 760
(BS-D-760-0-2, sheet 2)



- NOTE:**
1. ALL TERMINATORS 62 OHMS UNLESS OTHERWISE SPECIFIED.
 2. S1 & S2 SHOWN ON D-760-0-1 ARE FOR MC CODE AND FEED HOLES.
 +IOFXD = NORMAL +10V
 +IOVAR = MARGINAL CHECK +1.5V


PTR - Paper Tape Reader Control 760
(BS-D-760-0-2, sheet 2)

PTP - Paper Tape Punch Control 761
(BS-D-761-0-2, sheet 2)




PTP - Paper Tape Punch Control 761
 (BS-D-761-0-2, sheet 2)

PTP - Paper Tape Punch Control 761
(BS-D-761-0-2, sheet 1)




PTP - Paper Tape Punch Control 761
(BS-D-761-0-2, sheet 1)

TTI, TTO, TTY - Teletype Control 626
(BS-D-626-0-2, sheet 1)




TTY, TTO, TTY - Teletype Control 626
(BS-D-626-0-2, sheet 1)


TTI, TTO, TTY - Teletype Control 626
(BS-D-626-0-2, sheet 2)



TTI, TTO, TTY - Teletype Control 626
(BS-D-626-0-2, sheet 2)




CR - Card Reader Control 461 (BS-D-461-0-2, sheet 3)



CR - Card Reader Control 461 (BS-D-461-0-2, sheet 1)

CR - Card Reader Control 461 (BS-D-461-0-2, sheet 2)



CR - Card Reader Control 461 (BS-D-461-0-2, sheet 2)

digital

**EQUIPMENT
CORPORATION**

MAYNARD, MASSACHUSETTS

Cambridge, Mass. • Washington, D. C. • Parsippany, N.J. • Rochester, N.Y. • Los Angeles
Palo Alto • Chicago • Ann Arbor • Pittsburgh
Denver • Huntsville • Orlando • Carleton Place
and Toronto, Ont. • Reading, England • Paris,
France • Munich, Germany • Sydney, Australia