

IDENTIFICATION

PRODUCT CODE: MAINDEC 12-DSCR-D
PRODUCT NAME: KW12 CLOCK TEST
DATE CREATED: JANUARY 25, 1970
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: HAROLD LONG

KW12 AT37



1 ABSTRACT

- 1.1 The KW12 Real Time Clock Test is designed to verify the correct operation of the Buffer Preset Register, Clock Counter Register, Clock Control Register, Clock Enable Register, Clock I/O Interface, External Input Channels, and Fast Sample Mode (if the AD12 option is concurrently installed.)
- 1.2 Program Control is maintained by a monitor resident in Bank 0. Several options are available to the operator for error handling.

2 REQUIREMENTS:

2.1 Equipment:

- a) A PDP-12 with KW12 installed.
- b) An AD12 Analog-to-Digital Converter if Fast Sample testing is required.
- c) An ASR-33 or equivalent.

2.2 Preliminary Programs

- a) All Central Processor and Memory Diagnostic Programs for a basic PDP-12 must be able to run successfully prior to testing the KW12.

2.3 Storage:

- a) 4K minimum core.
- b) Program occupies locations 0000 to 7600.

3 LOADING PROCEDURES

3.1 Method

This program must be loaded with the binary loader. If you are unfamiliar with the proper binary loading procedures refer to "Appendix A" of this program, otherwise proceed with the following:

- a) Set the teletype reader switch to FREE.
- b) Open the teletype reader and insert the program tape so that the arrows on the tape are visible to and pointing toward the operator.
- c) Close the reader and set the reader switch to START.
- d) Set the teletype front panel switch to ON LINE.
- e) Set the LEFT switches to 7777.
- f) Set the RIGHT switches to 4000.

- g) Set the MODE switch to 8 mode.
- h) Depress I/O preset.
- i) Depress START LS.
- j) When the program tape has been read the ACCUMULATOR must be 0000 if it is not, a read-in error has occurred and one might try reloading the binary loader.
- k) Remove the program tape from the reader.

4 STARTING PROCEDURES

4.1 Method

- a) Set the MODE switch to 8 mode.
- b) Set the LEFT switches to 0000.
- c) Set the RIGHT switches to the desired options.
- d) Depress I/O preset.
- e) Depress START 20.
- f) The program is now running. The teletype bell will ring at the end of each pass. This should occur every 3 minutes.

4.2 Switch Settings

- a) If Fast Sample testing is to be attempted, set knob 0 fully counterclockwise and knob 1 fully clockwise.
- b) Set the selector switches on the front panel to line frequency.
- c) Set the input level knobs to mid-range.
- d) Select any desired error handler options. With RSW = 0000, the following sequence will occur for an error:
(MESSAGE TYPEOUT...ERROR HALT) the operator selects any further error options and depresses continue...
(MONITOR EXECUTES NEXT SEQUENTIAL TEST)

RSW 00 = 1, INHIBIT ERROR HALT
 RSW 01 = 1, INHIBIT ERROR PRINTOUT
 RSW 02 = 1, SCOPE LOOP ON ERROR
 RSW 03 = 1, SCOPE LOOP ON NON-FAILING TEST
 RSW 04 = 1, INHIBIT FAST SAMPLE TESTING

5 ERROR ROUTINE

5.1 Error Printout

- a) The error messages have the following general form:

TEST NO. TEST MESSAGE
 REG1 REG2 REG3 ...

- b) TEST NO. refers to the test number as organized in the listing. This is included to aid the operator in finding the test in the listing.
- c) TEST MESSAGE is the body of the text, describing what was tested, and indicating any areas of probable failure.
- d) REG1, REG2, REG3, are specific data words pertaining to the failure.

5.2 Error Messages

TST10 CLAB CHANGED AC
7741 7020
TST11 CLBA FAILED
0402 7020
TST12 CLAB FAILED
0402 7020
TST13 CLAB FAILED
7741 7020
TST14 CLAB FAILED
0402 7020
TST15 CLBA CHANGED BUFFER
0402 7020
TST16 CLAB < > CLBA FAILED
7741 7020
TST17 CLAB < > CLBA FAILED
0402 7020
TST18 CLAB < > CLBA FAILED
0402 7020
TST19 CLEN CHANGED AC
7741 7020
TST20 CLEN CHANGED BUFFER
7741 7020
TST21 CLCA FAILED
0402 7020
TST22 "CLR CNT" FAILED
0402 7020
TST23 CLEN FAILED
7741 7020
TST24 CLEN FAILED
0402 7020
TST25 CLCA CHANGES COUNT
0402 7020
TST26 BUFFER < > COUNTER FAILED
0402 7020
TST27 "LOAD CNT" FAILS TO "OR"

~~0402 7020~~
TST28 "LOAD CNT" LOADED IN ERROR
~~0402 7020~~
TST29 "LOAD CNT" LOADED IN ERROR
~~0402 7020~~
TST30 MODE REG CAUSES "LOAD CNT"
~~0402 7020~~
TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"
~~0402 7020 0000~~
TST32 MODE 2: 1>0 CLOCKED CNTR
~~0402 7020~~
TST33 MODE 2: 0>1 CLOCKED CNTR
~~0000 7020~~
TST34 O'FLO FAILED TO SET O'FLO FLOP
TST35 CLSA FAILED TO CELEAR O'FLO FLOP

TST36 CLSK SKIPPED IN ERROR

TST37 ILLEGAL CLOCK INTERRUPT!

TST38 CLSK FAILED TO SKIP

TST39 CLOCK INTERRUPT FAILED

TST40 O'FLO ENABLE WON'T ZERO

TST41 O'FLO FLAG WON'T CLEAR

TST42 CLOCK INTR WON'T CLEAR

TST43 BIT 11 FAILED.

~~0402 7020~~

TST44 BIT 10 FAILED.

~~0402 7020~~

TST45 BIT 09 FAILED.

~~0402 7020~~

TST46 BIT 08 FAILED.

~~0402 7020~~

TST47 BIT 07 FAILED.

~~0402 7020~~

TST48 BIT 06 FAILED.

~~0402 7020~~

TST49 BIT 05 FAILED.

~~0402 7020~~

TST50 BIT 04 FAILED.

~~0402 7020~~

TST51 BIT 03 FAILED.

~~0402 7020~~

TST52 BIT 02 FAILED.

~~0402 7020~~

TST53 BIT 01 FAILED.

~~0402 7020~~

TST54 BIT 00 FAILED.

0402 7020

TST55 RATE 400KC FAILS

TST56 RATE 100KC FAILS

TST57 RATE 10KC. FAILS

TST58 RATE 1KC FAILS

TST58 RATE 100CPS FAILS

TST60

CHAN 1 INPUT LOCKED OUT

TST61 CHAN 3 WON'T TOGGLE

0402 7020

TST62 CHAN 2 WON'T TOGGLE

0402 7020

TST63 CHAN 1 WON'T TOGGLE

0402 7020

TST64 CHAN 1 WON'T INTR

TST65 CHAN 1 INTR IN ERROR

TST66 CHAN 2 WON'T INTR.

0402 7020

TST67 CHAN 2 INTR IN ERROR

TST68 CHAN 3 WON'T INTR.

0402 7020

TST69 CHAN 3 INTR IN ERROR

TST70 CHAN 3 INPUT LINE FREQ FAILED

7020

TST71 CHAN 2 INPUT LINE FREQ FAILED

7020

TST72 CHAN 1 INPUT LINE FREQ FAILED

7020

TST73 FAST SAM FAILS

0402 7020

TST74 O'FLO WON'T FAST SAO

0402 7020

TST75 FAST SAM WON'T SET

0402 7020

TST76 MODES 2-1 INHIBIT FAST SAM

0402 7020

TST77 RATE 10KC FAILS

0402

TST78 I/O PRESET WON'T STOP CLOCK

(RATE BITS 1 & 2)

TST79 1KC FAILS

0402

TST80 I/O PRESET WON'T STOP CLOCK
(RATE BIT 0)

TST81 I/O PRESET WON'T CLEAR O'FLO

TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

TST83 I/O PRESET WON'T CLEAR INPUTS

TST84 I/O PRESET WON'T CLEAR MODE 2

TST85 I/O PRESET WON'T CLEAR MODE 0

TST86 FAST SAM NOT CLEARED

TST87 CHAN 1 WON'T TRANS CNT TO BUF
0200

TST88 CHAN 2 WON'T TRANS CNT TO BUF
0200

TST89 CHAN 3 WON'T TRANS CNT TO BUF
0200

TST90 CHAN 1 WON'T TRANS CNT TO BUF
0300

TST91 CHAN 2 WON'T TRANS CNT TO BUF
0300

TST92 CHAN 3 WON'T TRANS CNT TO BUF
0300

TST93 CHA3 INPUT FAILED TO CLR CNT
7020

TST94 ECO EM-00034 IS EITHER NOT WORKING OR NOT
INSTALLED

KW12 PASS-0000

APPENDIX A

PDP-8 MODE PERFORATED-TAPE LOADER

READIN MODE LOADER

The readin mode (RIM) loader is a minimum length, basic, perforated-tape program for the 33 ASR. It is initially stored in memory by manual use of the operator console keys and switches. The loader is permanently stored in 18 locations of page 37.

The RIM loader can only be used in conjunction with the 33ASR reader (not the high-speed perforated-tape reader). Because a tape in RIM format is, in effect, twice as long as it need be, it is suggested that the RIM loader be used only to read the binary loader when using the 33 ASR. (NOTE: Some PDP-12 diagnostic program tapes are in RIM format).

The complete PDP-12 RIM loader (SA=7756) is as follows:

Absolute Address	Octal Content	Tag	Instruction	Comments	
7756	6032	BEG,	KCC	/CLEAR AC AND FLAG	
7757	6031		KSF	/SKIP IF FLAG=1	
7760	5357		JMP-1	/LOOKING FOR CHARACTER	
7761,	6036		KRB	/READ BUFFER	
7762,	7106		CLL RTL		
7763,	7006		RTL	/CHANNEL 8 IN ACO	
7764,	7510		SPA	/CHECKING FOR LEADER	
7765,	5357		JMP BEG+1	/FOUND LEADER	
7766,	7006		RTL	/OK, CHANNEL 7 IN LINK	
7767,	6031			KSF	
7770,	5367			JMP-1	
7771,	6034		KRS	/READ, DO NOT CLEAR	
7772,	7420		SNL	/CHECKING FOR ADDRESS	
7773,	3776		DCA 1 TEMP	/STORE CONTENT	
7774,	3376		DCA TEMP	/STORE ADDRESS	
7775,	5356		JMP BEG	/NEXT WORD	
7776,	0	TEMP,	0	/TEMP STORAGE	
7777	5XXX		JMP X	/JMP START OF BIN LOADER	

Placing the RIM loader in core memory by way of the operator console keys and switches is accomplished as follows:

- a. Set the starting address 7756 in the LEFT switches.
- b. Set the first instruction (6032) in the RIGHT switches.
- c. Press the FILL switch, then press FILL STEP.
- d. Set the next instruction (6031) in the RIGHT switches.
- e. Press the FILL STEP switch.
- f. Repeat steps d and e until all 16 instructions have been deposited.

To load a tape in RIM format, place the tape in the reader, set the LEFT switches to the starting address 7756 of the RIM loader (not of the program being read), press the START LS key, and start the Teletype reader.

BINARY FORMAT PERFORATED TAPE LOADER

Once the RIM loader is in core, place the binary loader program tape on the teletype reader and turn the reader on. Set the LEFT switches to 7756, depress I/O preset with the mode switch in 8 mode, then depress START LS. The binary tape will read into core. The reader must be turned off manually as the tape reaches the end, since RIM does not stop.

ph

```

/PDP-12 KW12A CLOCK TEST, MAINDEC 12=D8CB-L
/COPYRIGHT 1970, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
/THIS TEST IS DESIGNED TO VERIFY PROPER OPERATION
/OF THE KW-12A REAL TIME CLOCK AND TO DIAGNOSE
/MALFUNCTIONS IN REGISTERS, REGISTER TRANSFERS, IO
/BUS INTERFACE, AND EXTERNAL INPUT CHANNELS.
/

```

```

/AUTHORS: JAMES KELLY, STEVE TEICHER, HAROLD LONG
/

```

```

/MAJOR START
/I/O PRESET 8 MODE
/SET LEFT SWITCHES TO 0000
/SET RIGHT SWITCHES TO DESIRED OPTIONS
/DEPRESS START 20
/

```

```

/SWITCH SETTINGS: (NORMALLY 0000)
/RSW 00=1, INHIBIT ERROR HALT
/RSW 01=1, INHIBIT ERROR PRINTOUT.
/RSW 02=1, SCOPE LOOP ON FAILING TEST
/RSW 03=1, SCOPE LOOP ON NON-FAILING TEST
/RSW 04=1, INHIBIT FAST SAMPLE TESTING.
/RSW 05=1, INHIBIT BELL RINGING
/RSW 06=1, INHIBIT TEST COMPLETION ALARM
/

```

```

/SOME IOT DEFINITIONS:
/

```

```

6131 CLSK=6131 /SKIP ON CLOCK INTERRUPT
6132 CLLR=6132 /AC TO CLOCK CONTROL REGISTER
6133 CLAB=6133 /AC TO BUFFER PRESET REGISTER
6134 CLEN=6134 /AC TO CLOCK ENABLE REGISTER
6135 CLSA=6135 /CLOCK STATUS TO AC, CLEAR STATUS FLIP-FLOPS
6136 CLBA=6136 /BUFFER PRESET REGISTER TO AC
6137 CLCA=6137 /COUNTER TO AC
/

```

```

0000 EXIT=0000 /MESSAGE TERMINATOR
7777 EXITA=7777 /MESSAGE SWITCH
4444 EXITB=4444 /RESTART SWITCH
/

```

```

/SOME LINC PROGRAMMING DEFINITIONS:
/

```

```

6141 LINC=6141
0002 POP=0002
0011 CLR=0011
0004 ESF=0004
0100 SAM0=0100
0101 SAM1=0101
1020 LDA1=1020

```

```

0001      *1
0001 5452      JMP I   RETURN
0010      *10
0010 2220      PINT, 0
0020      *20
0020 5177      JMP     177      /MAJOR START 8 MODE
/
/PAGE 0 REGISTERS AND CROSS-PAGE TAGS
/
0021 5200      BELL,   BELLS
0022 1572      DN43,   BK43
0023 1775      DN47,   BK47
0024 2373      DN55,   BK55
0025 2000      CNTR,   0000
0026 5020      ERROR,  ERRORS
0027 2000      LSTERR, 0000
0030 5000      NERROR, NERRORS
0031 5051      OUTPAS, ASCII
0032 2000      PASS,   0000
0033 1440      PNTA,   LOCA
0034 1472      PNTB,   LOCB
0035 1542      PNTC,   LOCC
0036 2731      PNTD,   LOCD
0037 2753      PNTE,   LOCE
0040 2774      PNTF,   LOCF
0041 3016      PNTG,   LOCG
0042 3040      PNTH,   LOCH
0043 3062      PNTI,   LOCI
0044 4332      PNTJ,   LOCJ
0045 5210      RANDOM, RANDY
0046 0000      REGA,   0000
0047 0000      REGB,   0000
0050 0000      REGC,   0000
0051 0000      REGT,   0000
0052 0000      RETURN, 0000
0053 0000      RXEQ,   0000
0054 0000      SEND,   0000
0055 5252      SET,    SETN
0056 0000      SPACE,  0000
0057 1343      TST35N, TST35-2
0060 2764      TST66N, TST66
0061 3324      TST75N, TST75
0062 3406      TST77N, TST77
0063 3453      TST79N, TST79
0064 4120      TST90N, TST90
0065 5243      TYPE,   TYP0UT
0066 1603      UP43,   FD43
0067 2403      UP55,   FD55
0070 2630      UP61,   FD61

```

/
/PAGE 0 CONSTANTS
/

0071	7377	KPRE,	-0500
0072	0100	KENA,	0100
0073	4100	KRTE,	4100
0074	0000	K0000,	0000
0075	0001	K0001,	0001
0076	0002	K0002,	0002
0077	0003	K0003,	0003
0100	0004	K0004,	0004
0101	0007	K0007,	0007
0102	0010	K0010,	0010
0103	0012	K0012,	0012
0104	0014	K0014,	0014
0105	0015	K0015,	0015
0106	0017	K0017,	0017
0107	0020	K0020,	0020
0110	0037	K0037,	0037
0111	0040	K0040,	0040
0112	0060	K0060,	0060
0113	0077	K0077,	0077
0114	0100	K0100,	0100
0115	0177	K0177,	0177
0116	0200	K0200,	0200
0117	0240	K240,	0240
0120	0300	K0300,	0300
0121	0377	K0377,	0377
0122	0400	K0400,	0400
0123	0500	K0500,	0500
0124	0600	K0600,	0600
0125	0700	K0700,	0700
0126	0777	K0777,	0777
0127	1000	K1000,	1000
0130	1026	K1026,	1026
0131	1777	K1777,	1777
0132	2000	K2000,	2000
0133	3000	K3000,	3000
0134	3777	K3777,	3777
0135	4000	K4000,	4000
0136	4100	K4100,	4100
0137	5100	K5100,	5100
0140	5252	K5252,	5252
0141	5555	K5555,	5555
0142	6000	K6000,	6000
0143	7774	K7774,	7774

/
/PAGE 0 NEGATIVE CONSTANTS
/

0144	7777	M0001:	=1
0145	7776	M0002:	=2
0146	7774	M0004:	=4
0147	7770	M0010:	=10
0150	7760	M0020:	=20
0151	7740	M0040:	=40
0152	7736	M0042:	=42
0153	7700	M0100:	=100
0154	7600	M0200:	=200
0155	7400	M0400:	=400
0156	7000	M1000:	=1000
0157	6400	M1400:	=1400
0160	6000	M2000:	=2000
0161	4000	M4000:	=4000
0162	3334	M4444:	=4444
0163	2400	M5400:	=5400

```

0176 0176 *176 SKP /RESTART ADDRESS; DON'T CLEAR COUNTERS
0177 4455 JMS I SET /RESET BUFFERS
0200

*200
/MAJOR START 8 MODE, AC=0
/TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE
/CLAB=6133 AC TO CLOCK PRESET REGISTER
/CLBA=6136 CLOCK PRESET REGISTER TO AC
/
/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?
/
0200 4421 JMS I BELL /RING BELL
0201 7300 TST10, CLA CLL /CLEAR AC
0202 1046 TAD REGA /GET A NUMBER-BINARY UPCOUNT SEQUENCE 0 THRU 7777
0203 6133 CLAB /LOAD BUFFER
0204 3053 DCA RXED /STORE WHAT WAS LEFT IN AC
0205 1053 TAD RXED /FETCH IT
0206 7241 CIA /INVERT CONTENTS OF AC
0207 1046 TAD REGA /SUBTRACT SEND
0210 7650 SNA CLA /EQUAL?
0211 4430 JMS I NERROR /CHECK MONITOR
0212 4426 JMS I ERROR /CLAB CHANGED AC.
0213 5261 TST10M /MESSAGE POINTER
0214 7402 HLT /ERROR HALT
0215 7610 SKP CLA /TO NEXT TEST
0216 0201 TST10 /ISZ LOOP; SCOPE LOOP
/
/DOES BUFFER DATA JAM INTO THE AC?
/
0217 7300 TST11, CLA CLL /CLEAR AC
0220 3054 DCA SEND /0 SEND REG
0221 6133 CLAB /SET BUFFER AND PRESET REGISTER TO 0000
0222 7240 CLA CMA /SET AC TO 7777
0223 6136 CLBA /JAM BUFFER PRESET (0000) OVER AC (7777)
0224 3053 DCA RXED /SAVE AC
0225 1053 TAD RXED /RESTORE AC
0226 7650 SNA CLA /DID AC BECOME (0000)?
0227 4430 JMS I NERROR /CHECK MONITOR
0230 4426 JMS I ERROR /CLBA FAILED TO JAM THE AC
0231 5301 TST11M /MESSAGE POINTER
0232 7402 HLT /ERROR HALT
0233 7610 SKP CLA /TO NEXT TEST
0234 0217 TST11 /ISZ LOOP; SCOPE LOOP

```

/DOES THE AC JAM INTO THE BUFFER?

```

TST12:  CLA CMA      /SET AC=7777
        CLAB        /SET BUFF=7777
        CLA CLL     /CLEAR AC
        CLAB        /LOAD BUFFER TO ALL ZEROS
        DCA        SEND /SAVE AC
        CLBA        /READ BUFFER AND PRESET REGISTER
        DCA        RXED /SAVE TEST VALUE
        TAD        RXED /RESTORE IT
        SNA CLA     /DID BUFFER AND PRESET REGISTER GET CLEARED
        JMS I      NERROR /CHECK MONITOR
        JMS I      ERROR  /AC JAM INTO BUFFER FAILED
        TST12M     /MESSAGE POINTER
        HLT        /ERROR HALT
        SKP CLA     /TO NEXT TEST
        TST12      /ISE LOOP/ SCOPE LOOP

```

/DO ALL NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY?

```

TST13:  CLA CLL     /CLEAR AC
        TAD        REGA /GET TEST NUMBER
        CLAB        /SEND IT
        CLA        /CLEAR AC
        CLBA        /RETRIEVE IT
        DCA        RXED /SAVE IT
        TAD        RXED /RESTORE IT
        CIA        /COMPLEMENT
        TAD        REGA /ADD TEST NUMBER
        SNA CLA     /WERE THEY EQUAL?
        JMS I      NERROR /CHECK MONITOR
        JMS I      ERROR  /AC = BUFFER TO AC DATA TRANSFER FAILED
        TST13M     /MESSAGE POINTER
        HLT        /ERROR HALT
        SKP CLA     /TO NEXT TEST
        TST13      /ISE LOOP/ SCOPE LOOP

```



```

/
/DO RANDOM NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY?
/
0274 4445 TST14, JMS I RANDOM /LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER
0275 3754 DCA SEND /SAVE IT
0276 1754 TAD SEND /RESTORE IT
0277 6133 CLAB /SEND IT
0307 4445 JMS I RANDOM /LOAD THE AC WITH A RANDOM NUMBER
0301 6136 CLBA /READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER
0302 3753 DCA RXED /SAVE TEST RETURN
0303 1753 TAD RXED /RESTORE IT
0304 7041 CIA /COMPLEMENT
0305 1754 TAD SEND /SUBTRACT TEST NUMBER
0306 7650 SNA CLA /EQUAL?
0307 4430 JMS I NERROR /CHECK MONITOR
0308 4426 JMS I ERROR /AC = BUFFER = AC DATA INTERCHANGE FAILED
0311 5353 TST14M /MESSAGE POINTER
0312 7402 HLT /ERROR HALT
0313 7610 SKP CLA /TO NEXT TEST
0314 0274 TST14 /ISZ LOOP; SCOPE LOOP

```

```

/
/DOES READING THE BUFFER CHANGE ITS CONTENTS?
/
0315 4445 TST15, JMS I RANDOM /GET RANDOM NUMBER
0316 3754 DCA SEND /SAVE IT
0317 1754 TAD SEND /RESTORE IT
0320 6133 CLAB /SEND IT
0321 4445 JMS I RANDOM /LOAD AC WITH A RANDOM NUMBER
0322 6136 CLBA /BRING BACK TEST NUMBER
0323 4445 JMS I RANDOM /LOAD AC WITH A RANDOM NUMBER
0324 6136 CLBA /READ BUFFER AGAIN
0325 3753 DCA RXED /SAVE TEST VALUE
0326 1753 TAD RXED /RESTORE IT
0327 7041 CIA /COMPLEMENT
0330 1754 TAD SEND /SUBTRACT TEST NUMBER
0331 7650 SNA CLA /EQUAL
0332 4430 JMS I NERROR /CHECK MONITOR
0333 4426 JMS I ERROR /CLBA CHANGED THE CONTENTS OF THE BUFFER
0334 5371 TST15M /MESSAGE POINTER
0335 7402 HLT /ERROR HALT
0336 7610 SKP CLA /TO NEXT TEST
0337 0315 TST15 /ISZ LOOP; SCOPE LOOP

```

/
/CAN THE GATES FUNCTION AT HIGH SPEED?
/

0340	7300	TST16,	CLA CLL	/CLEAR AC
0341	1246		TAD	/GET TEST NUMBER
0342	6133		CLAB	/SEND IT
0343	6136		CLBA	/GET IT
0344	6133		CLAB	
0345	6136		CLBA	
0346	6133		CLAB	
0347	6136		CLBA	
0350	6133		CLAB	
0351	6136		CLBA	
0352	6133		CLAB	
0353	6136		CLBA	
0354	6133		CLAB	
0355	6136		CLBA	
0356	6133		CLAB	
0357	6136		CLBA	
0360	6133		CLAB	
0361	6136		CLBA	
0362	6133		CLAB	
0363	6136		CLBA	
0364	6133		CLAB	
0365	6136		CLBA	
0366	6133		CLAB	/SEND IT
0367	6136		CLBA	/GET IT
0370	3053	DCA	RXED	/SAVE IT
0371	1253	TAD	RXED	/FETCH IT
0372	7741	CIA		/2'S COMPLEMENT
0373	1246	TAD	REGA	/COMPARE
0374	7650	SNA CLA		/EQUAL?
0375	4430	JMS I	ERROR	/CHECK MONITOR
0376	4426	JMS I	ERROR	/BUF FAILED TO TOGGLE AT HIGH SPEED
0377	5413	TST16H		/MESSAGE POINTER
0400	7402	HLT		/ERROR HALT
0401	7610	SKP CLA		/TO NEXT TEST
0402	7340	TST16		/ISZ LOOP; SCOPE LOOP

/
/CAN THE BUFFER SURVIVE RANDOM COMPLEMENT PATTERNS?/
TST18: JMS I RANDOM /GENERATE A RANDOM NUMBER
DCA SEND /SAVE IT
TAD SEND /RESTORE IT
CLAB /SEND IT
CLBA /GET IT
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
CLAB
CLBA
CMA
DCA RXED /SAVE FINAL PATTERN
TAD RXED /RESTORE IT
CIA /COMPLEMENT
TAD SEND /SUBTRACT TEST PATTERN
SNA CLA /EQUAL?
JMS I NERROR /CHECK MONITOR
JMS I ERROR /BUFFER FAILED RANDOM COMPLEMENT PATTERN
TST18 /MESSAGE POINTER
HLT /ERROR HALT
SKP CLA /TO NEXT TEST
TST18 /ISZ LOOPI SCOPE LOOP

/

/CLEN#6134 AC TO CLOCK ENABLE REGISTER

/DOES CLEN AFFECT THE AC?

/

0550	7302	TST19,	CLL CLA	/CLEAR AC
0551	1 46	TAD	REGA	/RESTORE TEST NUMBER
0552	6134	CLEN		/DOES CLEN AFFECT AC
0553	3053	DCA	RXED	/SAVE AC
0554	1053	TAD	RXED	/RESTORE IT
0555	7041	CIA		/COMPLEMENT
0556	1046	TAD	REGA	/SUBTRACT TEST NUMBER
0557	7650	SNA CLA		/EQUAL?
0560	4430	JMS I	NERROR	/CHECK MONITOR
0561	4426	JMS I	ERROR	/AC TO CLOCK ENABLE REG CHANGED AC
0562	5476	TST19M		/MESSAGE POINTER
0563	7402	HLT		/ERROR HALT
0564	7610	SKP CLA		/TO NEXT TEST
0565	0550	TST19		/ISZ LOOP1 SCOPE LOOP

/

/PRESET REGISTER AND COUNTER DATA INTERCHANGE

/CLSA#6135 STATUS REGISTER TO AC

/CLLR#6132 AC TO CLOCK CONTROL REGISTER

/

/DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER?

/

0566	7300	TST20,	CLL CLA	/CLEAR AC
0567	6135	CLSA		/CLEAR STATUS
0570	7300	CLA CLL		/CLEAR AC
0571	1046	TAD	REGA	/RESTORE TEST NUMBER
0572	6133	CLAB		/LOAD BUFFER PRESET REGISTER WITH A BINARY UPCOUNT NUMBER
0573	7300	CLA CLL		/CLEAR AC
0574	6132	CLLR		/STOP CLOCK, SET ALL MODES=0
0575	1114	TAD	K0100	/MODE CONTROL REG BIT 2=1
0576	6132	CLLR		/SET MODE 2, ENABLING CLR LOAD CNT
0577	7200	CLA		/CLEAR AC
0600	1116	TAD	K0200	/AC BIT 4=1, SIMULATE CLR OFLOW ON 6134
0601	6134	CLEN		/TRANSFER PRESET COUNT TO CLOCK COUNTER
0602	6136	CLBA		/READ THE BUFFER
0603	3053	DCA	RXED	/SAVE IT
0604	1053	TAD	RXED	/RESTORE IT
0605	7041	CIA		/COMPLEMENT
0606	1046	TAD	REGA	/SUBTRACT TEST NUMBER
0607	7650	SNA CLA		/EQUAL?
0610	4430	JMS I	NERROR	/CHECK MONITOR
0611	4426	JMS I	ERROR	/TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
0612	5016	TST20M		/MESSAGE POINTER
0613	7402	HLT		/ERROR HALT
0614	7610	SKP CLA		/TO NEXT TEST
0615	0570	TST20*2		/ISZ LOOP1 SCOPE LOOP

/
 /DOES COUNTER DATA JAM THE BUFFER AND AC?
 /CLCA=6137 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC

```

/
TST21:  CLSA          /CLEAR STATUS
        CLA CLL      /CLEAR AC
        CLAB         /LOAD BUFFER TO 0000
        CLLR         /STOP CLOCK, SET ALL MODES=0
        TAD          K0100 /SET AC 05=1
        CLLR         /SET MODE 2=1, THEREBY CLEARING CLOCK COUNTER
        CLEN         /ENABLE INTERRUPT ON OVERFLOW
        CLA CMA      /SET AC 7777
        DCA          SEND  /SAVE IT
        TAD          SEND  /FETCH IT
        CLAB         /SET BUFFER 7777
        CLCA         /READ COUNTER
        DCA          RXED  /SAVE COUNT
        TAD          RXED  /RESTORE IT
        SNA CLA      /ZERO?
        JMS I        NERROR /CHECK MONITOR
        JMS I        ERROR  /COUNTER FAILED TO JAM 0000 INTO 7777
        TST21M      /MESSAGE POINTER
        HLT          /ERROR HALT
        SKP CLA      /TO NEXT TEST
        TST21       /ISZ LOOP; SCOPE LOOP
  
```

/
 /DOES SIGNAL CLR CNT WORK

```

/
TST22:  CLSA          /CLEAR STATUS
        CLA CMA CLL RAR /SET AC=3777
        DCA          SEND  /SAVE AC
        TAD          SEND  /FETCH IT
        CLAB         /SET BUFFER TO 3777 (USE 3777 SO WE DON'T SET OVERFLOW FLOP)
        CLA CLL      /CLEAR AC
        TAD          K0200 /ENABLE LOAD COUNT GATES
        CLEN         /LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
        CLA CLL      /CLEAR AC
        CLLR         /ZERO MODE 2
        TAD          K0100 /SET AC 05=1
        CLLR         /SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
        CLA CLL      /CLEAR AC
        CLCA         /READ THE COUNTER
        DCA          RXED  /SAVE IT
        TAD          RXED  /RESTORE IT
        SNA CLA      /ZERO?
        JMS I        NERROR /CHECK MONITOR
        JMS I        ERROR  /CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
        TST22M      /MESSAGE POINTER
        HLT          /ERROR HALT
        SKP CLA      /TO NEXT TEST
        TST22       /ISZ LOOP; SCOPE LOOP
  
```

/DO ALL NUMBERS TRANSFER BETWEEN THE BUFFER AND COUNTER?

```

/
TST23: CLSA          /CLEAR STATUS
        CLA CLL      /CLEAR AC
        TAD REGA     /LOAD AC WITH TEST NUMBER
        CLAR         /SET BUFFER TO TEST NUMBER
        CLA CLL      /CLEAR AC
        CLLR         /STOP CLOCK, SET ALL MODES=0
        TAD K0100    /SET AC 05=1
        CLLR         /GENERATE "CLR CNT"
        CLA          /CLEAR AC
        TAD K0200    /SET AC 04=1
        CLEN         /GENERATE "LOAD CNT"
        CLCA         /COUNTER TO AC
        OCA RXED     /SAVE IT
        TAD RXED     /RESTORE IT
        CIA          /COMPLEMENT
        TAD REGA     /SUBTRACT TEST NUMBER
        SNA CLA      /EQUAL?
        JMS I NERROR /CHECK WITH MONITOR
        JMS I ERROR  /BUFFER TO COUNTER DATA INTERCHANGE FAILED
        TST23M      /MESSAGE POINTER
        HLT          /ERROR HALT
        SKP CLA      /TO NEXT TEST
        TST23       /ISZ LOOP; SCOPE LOOP

```

/DO RANDOM NUMBERS TRANSFER BETWEEN BUFFER AND COUNTER?

```

/
TST24, JMS I  RANDOM      /GET RANDOM NUMBER
      CLAB          /LOAD BUFFER RANDOM
      DCA           SEND   /SAVE TEST NUMBER
      CLSA          /CLEAR CLOCK STATUS
      CLA           /CLEAR AC
      CLLR          /STOP CLOCK, SET ALL MODES=0
      TAD           K0100  /SET AC 05=1
      CLLR          /GENERATE "CLR CNT"
      CLA           /CLEAR AC
      TAD           K2200  /SET AC 04=1
      CLEN          /GENERATE "LOAD CNT"
      JMS I  RANDOM  /GET RANDOM NUMBER
      CLAB          /LOAD BUFFER RANDOM
      JMS I  RANDOM  /LOAD AC RANDOM
      CLCA          /READ COUNTER
      DCA           RXED   /SAVE TEST VALUE
      TAD           RXED   /RESTORE IT
      CIA           /COMPLEMENT
      TAD           SEND  /SUBTRACT TEST NUMBER
      SNA CLA      /EQUAL?
      JMS I  NERROR /CHECK MONITOR
      JMS I  ERROR  /BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED
      TST24M      /MESSAGE POINTER
      HLT          /ERROR HALT
      SKP CLA      /TO NEXT TEST
      TST24       /ISE LOOP1 SCOPE LOOP
0721  4445
0722  6133
0723  3054
0724  6135
0725  7200
0726  6132
0727  1114
0730  6132
0731  7200
0732  1116
0733  6134
0734  4445
0735  6133
0736  4445
0737  6137
0740  3053
0741  1053
0742  7041
0743  1054
0744  7650
0745  4430
0746  4426
0747  5614
0750  7402
0751  7610
0752  0721

```


/ DOES READING THE COUNTER CHANGE ITS STATE?

```

/
TST25, JMS I RANDOM /GET RANDOM TEST NUMBER
        CLAB /SEND IT TO BUFFER
        DCA SEND /SAVE IT
        CLLR /STOP CLOCK, SET ALL MODES=0
        TAD K0100 /SET AC 05=1
        CLLR /GENERATE "CLR CNT"
        CLSA /CLEAR CLOCK STATUS
        CLA /CLEAR AC
        TAD K0200 /SET AC 04=1
        CLEN /GENERATE "LOAD CNT"
        JMS I RANDOM /GET RANDOM NUMBER
        CLAB /SEND IT TO BUFFER
        JMS I RANDOM /GET RANDOM NUMBER
        CLCA /READ CLOCK COUNTER
        JMS I RANDOM /GET RANDOM NUMBER
        CLAB /SEND IT TO BUFFER
        JMS I RANDOM /GET RANDOM NUMBER
        CLCA /READ CLOCK COUNTER
        DCA RXED /SAVE IT
        TAD RXED /RESTORE IT
        CIA /COMPLEMENT
        TAD SEND /SUBTRACT TEST NUMBER
        SNA CLA /EQUAL?
        JMS I NERROR /CHECK MONITOR
        JMS I ERROR /((CLCA) READ THE COUNTER CHANGES THE COUNTERS STATE
        TST25M /MESSAGE POINTER
        HLT /ERROR HALT
        SKP CLA /TO NEXT TEST
        TST25 /ISZ LOOP1 SCOPE LOOP
        CLA CLL CMA /SET AC=7777
        DCA REGA /PRESET COUNTER FOR NEXT TEST

```

/
/CAN THE BUF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED?
/

1212	4445	TST26,	JMS I	RANDOM	/GET RANDOM NUMBER
1213	6133		CLAB		/SEND IT TO BUFFER
1214	3254		DCA	SEND	/SAVE IT
1215	7222		CLA		/CLEAR AC
1216	6132		CLLR		/STOP CLOCK
1217	1114		TAD	K0100	/SET AC 05=1
1220	6132		CLLR		/GENERATE "CLR CNT"
1221	6135		CLSA		/CLEAR CLOCK STATUS
1222	7222		CLA		/CLEAR AC
1223	1116		TAD	K0200	/SET AC 04=1
1224	6134		CLEN		/GENERATE "LOAD CNT"
1225	6137		CLCA		/READ COUNTER
1226	2747		ISZ	REGH	/DONE?
1227	5215		JMP	TST26+3	/BACK TO START 4096 TIMES
1230	3253		DCA	RXED	/SAVE FINAL NUMBER
1231	1753		TAD	RXED	/RESTORE IT
1232	7741		CIA		/COMPLEMENT
1233	1754		TAD	SEND	/SUBTRACT TEST NUMBER
1234	7650		SNA CLA		/EQUAL?
1235	4432		JMS I	NERROR	/CHECK MONITOR
1236	4426		JMS I	ERROR	/THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGH SPEED
1237	5653		TST26H		/MESSAGE POINTER
1240	7422		HLT		/ERROR HALT
1241	7612		SKP CLA		/TO NEXT TEST
1242	1212		TST26		/ISZ LOOP/ SCOPE LOOP

```

/
/DOES (LOAD CNT) PERFORM LOGIC OR?
/
1243 7322  TST27,  CLA CLL          /CLEAR AC
1244 6132          CLLR          /STOP CLOCK
1245 1114          TAD           K0100  /SET AC 05=1
1246 6132          CLLR          /GENERATE "CLR CNT"
1247 6135          CLSA          /CLEAR CLOCK STATUS
1252 4445          JMS I   RANDOM  /GET RANDOM TEST NUMBER
1251 6133          CLAB          /LOAD BUFFER WITH A RANDOM NUMBER
1252 3054          DCA           SEND  /SAVE IT
1253 1116          TAD           K0200  /SET AC 04=1
1254 6134          CLEN          /LOAD COUNTER FROM THE BUFFER REGISTER; GENERATE "LOAD CNT"
1255 7300          CLA CLL          /CLEAR AC
1256 1154          TAD           SEND  /GET TEST NUMBER
1257 7040          CMA          /COMPLEMENT
1260 6133          CLAB          /LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
1261 7300          CLA CLL          /CLEAR AC
1262 1116          TAD           K0200  /SET AC 04=1
1263 6134          CLEN          /LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
1264 6137          CLCA          /READ COUNTER,
1265 3053          DCA           RXED  /SAVE IT
1266 1053          TAD           RXED  /RESTORE IT
1267 7040          CMA          /CONVERT TO ALL ZEROS FOR TESTING
1270 7650          SNA CLA          /ZERO?
1271 4430          JMS I   NERROR  /CHECK MONITOR
1272 4426          JMS I   ERROR   /THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
1273 5676          TST27M         /MESSAGE POINTER
1274 7402          HLT           /ERROR HALT
1275 7610          SKP CLA          /TO NEXT TEST
1276 1243          TST27          /ISE LOOP; SCOPE LOOP

```

/

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)

/

1077	7330	TST28,	CLA CLL	/CLEAR AC
1100	6133		CLAB	/CLEAR BUFFER
1101	6132		CLLR	/CLEAR ALL MODES
1102	1114		TAD K2100	/SET AC 05=1
1103	6132		CLLR	/GEN. "CLR CNT"
1104	6135		CLSA	/CLEAR STATUS
1105	4445	JMS I	RANDOM	/GET RANDOM NUMBER
1106	6133		CLAB	/SEND IT TO BUFFER
1107	3054		DCA SEND	/SAVE IT
1110	6132		CLLR	/STOP CLOCK, SET ALL MODES=2
1111	1114		TAD K2100	/SET AC 05=1
1112	6132		CLLR	/GENERATE "CLR CNT"
1113	7200		CLA	/CLEAR AC
1114	6132		CLLR	/SET ALL MODES=0
1115	1116		TAD K2200	/SET AC 04=1
1116	6134		OLEN	/TRY TO GENERATE "LOAD CNT"
1117	6137		CLCA	/GET COUNTER
1120	3053		DCA RYED	/SAVE IT
1121	1053		TAD RYED	/RESTORE IT
1122	7650		SNA CLA	/WAS IT ZERO?
1123	4430	JMS I	NERROR	/CHECK MONITOR
1124	4426	JMS I	ERROR	/LOAD CNT GATES FUNCTIONED WITH MODE 2=0 IN ERROR
1125	5722		TST28M	/MESSAGE POINTER
1126	7402		HLT	/ERROR HALT
1127	7610		SKP CLA	/TO NEXT TEST
1130	1077		TST28	/ISZ LOOP; SCOPE LOOP

```

/
/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)
/
1131 4445 TST29, JMS I RANDOM /GET RANDOM NUMBER
1132 6133 CLAR /SEND IT TO BUFFER
1133 3254 DCA SEND /SAVE IT
1134 1124 TAD K2612 /SET AC 24,25=1
1135 6132 CLLR /GENERATE "CLR CNT", SET MODE 1 AND 2 =1
1136 6135 CLSA /CLEAR CLOCK STATUS
1137 7200 CLA /CLEAR AC
1140 1116 TAD K0230 /SET AC 04=1
1141 6134 CLEN /TRY TO GENERATE "LOAD CNT"
1142 6137 CLCA /READ COUNTER
1143 3253 DCA RXED /SAVE TEST VALUE
1144 1153 TAD RXED /RESTORE IT
1145 7650 SNA CLA /ZERO?
1146 4432 JMS I NERROR /CHECK MONITOR
1147 4426 JMS I ERROR /LOAD CNT GATES FUNCTIONED WITH MODE 1=1 IN ERROR
1150 5747 TST29M /MESSAGE POINTER
1151 7402 HLT /ERROR HALT
1152 7610 SKP CLA /TO NEXT TEST
1153 1131 TST29 /ISZ LOOP1 SCOPE LOOP
1154 7340 CLA CLL CMA /SET AC=7777
1155 3746 DCA REGA /PRESET REGA FOR NEXT TEST

```

/

/GLITCH TEST OF LOAD CNT GATES

/

1156	4445	TST30,	JMS I	RANDOM	/GET RANDOM NUMBER
1157	6133		CLAB		/SEND IT TO BUFFER
1160	3254		DCA	SEND	/SAVE IT
1161	1116		TAD	K0200	/SET AC 04=1
1162	6132		CLLR		/SET MODE 1=1
1163	7200		CLA		/CLEAR AC
1164	1120		TAD	K0300	/SET AC 04,05=1
1165	6132		CLLR		/SET MODE 2=1
1166	7200		CLA		/CLEAR AC
1167	2247		ISZ	REG8	/DONE?
1170	5361		JMP	,=7	/BACK 4096 TIMES
1171	6137		CLCA		/READ COUNTER
1172	3253		DCA	RXED	/SAVE IT
1173	1053		TAD	RXED	/RESTORE IT
1174	7650		SNA CLA		/ZERO?
1175	4430		JMS I	NERROR	/CHECK MONITOR
1176	4426		JMS I	ERROR	/THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER
1177	5774		TST30M		/MESSAGE POINTER
1200	7402		HLT		/ERROR HALT
1201	7200		CLA		/TO NEXT TEST
1202	1156		TST30		/ISZ LOOP/ SCOPE LOOP
1203	7347		CLA CLL	CMA	/SET AC=7777
1204	3246		DCA	REGA	/PRESET REGA FOR NEXT TEST

/GENERAL GATE SHAKING TEST OF THE MODE FLIP FLOPS

```

/
TST31, JMS I   RANDOM      /GET RANDOM NUMBER
1205 4445     CLAS        /SEND IT TO BUFFER
1206 6133     DCA         SEND      /SAVE IT
1207 3054     TAD         REGB     /GET TEST COUNTER
1210 1047     RTL        /ROTATE TWO LEFT
1211 7006     RTL        /ROTATE TWO LEFT
1212 7006     RTL        /ROTATE TWO LEFT
1213 7006     AND         K0700    /INSURE THAT MODE 0,1,2=1
1214 0125     CLLR       /SEND RANDOM NUMBER TO CONTROL REGISTER
1215 6132     CMA        /COMPLEMENT
1216 7040     AND         K0700    /INSURE THAT MODE 0,1,2=1
1217 0125     CLLR       /SET TO COMPLEMENT OF THE NUMBER
1220 6132     ISZ        REGB     /DONE?
1221 2047     JMP         TST31+3  /BACK 4096 TIMES
1222 5210     CLBA       /GET TEST VALUE FROM BUFFER
1223 6136     DCA         RXED     /SAVE IT
1224 3053     TAD         RXED     /RESTORE IT
1225 1053     CIA        /COMPLEMENT
1226 7041     TAD         SEND     /SUBTRACT TEST NUMBER
1227 1054     SZA CLA     /EQUAL?
1230 7640     JMP         ,+6        /BUFF CHANGED IN ERROR
1231 5237     CLCA       /READ COUNTER
1232 6137     DCA         REGB     /SAVE IT
1233 3047     TAD         REGB     /RESTORE IT
1234 1047     SNA CLA     /STILL ZERO?
1235 7650     JMS I      NERROR    /CHECK MONITOR
1236 4430     JMS I      ERROR     /COUNTER CHANGED IN ERROR
1237 4426     TST31M    /MESSAGE POINTER
1240 6021     HLT        /ERROR HALT
1241 7402     CLA        /TO NEXT TEST
1242 7200     TST31     /ISZ LOOP; SCOPE LOOP
1243 1205     DCA         REGB     /CLEAR FOR NEXT ISZ LOOP
1244 3047

```

```

/
/DOES MODE 2 1=0 CLK CNT?
/
1245 4445 TST32, JMS I RANDOM /GET RANDOM NUMBER
1246 6133 CLAR /SEND IT TO BUFFER
1247 3254 DCA SEND /SAVE IT
1250 6132 CLLR /ZERO MODE 2
1251 1114 TAD K0100 /AC 05=1
1252 6132 CLLR /GENERATE "CLR CNT"
1253 6135 CLSA /CLEAR STATUS
1254 7200 CLA /CLEAR AC
1255 1116 TAD K0200 /SET AC 04=1
1256 6134 CLEN /GENERATE "LOAD CNT"
1257 7200 CLA /CLEAR AC
1260 6132 CLLR /0 MODE 2
1261 6137 CLCA /READ COUNTER
1262 3753 DCA RXED /SAVE IT
1263 6133 CLAB /CLEAR BUF OR OVERFLOW WILL RELOAD CNT
1264 1283 TAD RXED /RESTORE IT
1265 7241 CIA /COMPLEMENT
1266 1254 TAD SEND /SUBTRACT TEST NUMBER
1267 7650 SNA CLA /EQUAL?
1270 4430 JMS I NERROR /CHECK MONITOR
1271 4426 JMS I ERROR /MODE 2 1=0 DID IT
1272 6156 TST32M /MESSAGE POINTER
1273 7402 HLT /ERROR HALT
1274 7412 SKP /TO NEXT TEST
1275 1245 TST32 /ISZ LOOP/ SCOPE LOOP

```

```

/
/DOES MODE 2 0=1 CLOCK CNT?
/
1276 1114 TST33, TAD K0100 /SET AC 05=1
1277 6132 CLLR /GENERATE "CLR CNT"
1300 6137 CLCA /READ COUNTER
1301 3753 DCA RXED /SAVE IT
1302 1253 TAD RXED /RESTORE IT
1303 7650 SNA CLA /ZERO?
1304 4430 JMS I NERROR /CHECK MONITOR
1305 4426 JMS I ERROR /MODE 2 0=1 FAILED
1306 6102 TST33M /MESSAGE POINTER
1307 7402 HLT /ERROR HALT
1310 7412 SKP /TO NEXT TEST
1311 1276 TST33 /ISZ LOOP/ SCOPE LOOP

```


/

/DOES COUNTER OVERFLOW SET OVERFLOW FLOP?

/

1312	7300	TST34,	CLA CLL	/CLEAR AC
1313	6132		CLLR	/CLEAR STATUS
1314	1114		TAD K0100	/SET AC 05=1
1315	6132		CLLR	/O TO COUNTER
1316	6135		CLSA	/CLEAR CLOCK STATUS
1317	7330		CLA CLL CML RAR	/SET AC=4000
1320	6133		CLAB	/SET BUFFER TO 4000
1321	7300		CLA CLL	/CLEAR AC
1322	1116		TAD K0200	/SET AC 04=1
1323	6134		CLEN	/LOAD CNT (00)=1: 1 TO OVERFLOW
1324	7300		CLA CLL	/CLEAR AC
1325	6133		CLAB	/CLEAR BUFFER
1326	6132		CLLR	/CLEAR ALL MODES
1327	1114		TAD K0100	/SET AC 05=1
1330	6132		CLLR	/GEN "CLR CNT"
1331	6135		CLSA	/GET STATUS OF CLOCK
1332	7710		SPA CLA	/OVERFLOW SET?
1333	4430		JMS I NERROR	/CHECK MONITOR
1334	4426		JMS I ERROR	/OVERFLOW NOT SET
1335	6126		TST34M	/MESSAGE POINTER
1336	7402		HLT	/ERROR HALT
1337	7410		SKP	/TO NEXT TEST
1340	1312		TST34	/ISZ LOOP) SCOPE LOOP
1341	7300		CLA CLL	
1342	3054		DCA SEND	/RESET SEND
1343	7340		CLA CLL CMA	/SET AC=7777
1344	3046		DCA REGA	/PRESET ISZ COUNTER FOR NEXT TEST

/

/DOES CLSA (6135) CLEAR OVERFLOW FLOP?

/

1345	7321	TST35,	CLA CLL	/CLEAR AC
1346	6132		CLLR	/CLEAR ALL MODES
1347	1114		TAD K0107	/SET AC 05=1
1352	6132		CLLR	/GEN "CLR CNT"
1351	6135		CLSA	/CLEAR CLOCK STATUS
1352	7337		CLA CLL CML RAR	/SET AC=4000
1353	6133		CLAR	/SET BUF=4000 OCTAL
1354	7302		CLA CLL	/CLEAR AC
1355	1116		TAD <0200	/SET AC 04=1
1356	6134		CLEV	/GEN LOAD CNT
1357	7302		CLA CLL	/CLEAR AC
1360	6133		CLAR	/ZERO BUF,
1361	6132		CLLR	/CLEAR ALL MODES
1362	1114		TAD K0102	/SET AC 05=1
1363	6132		CLLR	/GEN "CLR CNT"
1364	7300		CLA CLL	/CLEAR AC
1365	6135		CLSA	/GET STATUS BIT 0=1
1366	7322		CLA CLL	/CLEAR AC
1367	6135		CLSA	/GET STATUS BIT 0=0
1372	7700		SMA CLA	/OVERFLOW SET?
1371	4430		JMS I NERROR	/CHECK MONITOR
1372	4426		JMS I ERROR	/CLSA FAILED TO CLEAR OVERFLOW FLOP
1373	6152		TST35M	/MESSAGE POINTER
1374	7402		HLT	/ERROR HALT
1375	7413		SKP	/TO NEXT TEST
1376	1345		TST35	/ISZ LOOP) SCOPE LOOP
1377	7342		CLA CLL CMA	/SET AC=7777
1410	3046		DCA REGA	/PRESET REGA FOR NEXT TEST

```

/
/TEST OVERFLOW SKIP
/
1411 7300 TST36, CLA CLL /CLEAR AC
1412 6132 CLLR /CLEAR ALL MODES
1413 1114 TAD K0100 /SET AC 05=1
1414 6132 CLLR /GEN "CLR CNT"
1415 6135 CLSA /CLEAR CLOCK STATUS
1416 7332 CLA CLL CML RAR /SET AC=4000
1417 6133 CLAB /SET BUF=4000 OCTAL
1418 7300 CLA CLL /CLEAR AC
1419 1116 TAD K0200 /SET AC 04=1
1420 6134 CLER /GEN LOAD CNT
1421 7300 CLA CLL /CLEAR AC
1422 6133 CLAB /CLR BUF,
1423 6132 CLLR /CLEAR ALL MODES
1424 1114 TAD K0100 /AC 05=1
1425 6132 CLLR /GEN "CLR CNT"
1426 7300 CLA CLL /CLEAR AC
1427 6131 CLSK /OVERFLOW SET?
1428 4432 JMS I NERROR /CHECK MONITOR
1429 4426 JMS I ERROR /CLOCK PRESET DIDN'T 0 OVERFLOW ENABLE
1430 6177 TST36M /MESSAGE POINTER
1431 7402 HLT /ERROR HALT
1432 7410 SKP /TO NEXT TEST
1433 1401 TST36 /ISZ LOOP; SCOPE LOOP
1434 7340 CLA CLL CMA /SET AC=7777
1435 3246 DCA REGA /RESET REGA FOR NEXT TEST

/
/TEST FOR NO INTERRUPT
/
1432 1233 TST37, TAD PNTA /GET RETURN POINTER TO LOCA
1433 3052 DCA RETURN /PUT IT IN INTERRUPT HANDLER
1434 6001 ION /ENABLE INTERRUPTS
1435 7000 NOP /WAIT
1436 6002 IOF /DISABLE INTERRUPTS
1437 4432 JMS I NERROR /CHECK MONITOR
1438 4426 LOCA, JMS I ERROR /ILLEGAL INTERRUPT OVERFLOW=1 OVERFLOW ENABLE=0
1439 6217 TST37M /MESSAGE POINTER
1440 7402 HLT /ERROR HALT
1441 7410 SKP /TO NEXT TEST
1442 1432 TST37 /ISZ LOOP; SCOPE LOOP
1443 7340 CLA CLL CMA /SET AC=7777
1444 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/SET INT ENABLE
/
1447 1114 TST38, TAD K2102 /SET AC 05=1
1450 6134 CLEN /TURN ON CLOCK OVERFLOW INT
1451 7323 CLA CLL /CLEAR AC
1452 6131 CLSK /INTERRUPT SET?
1453 7410 SKP /TO HERE IF INTERRUPT NOT SET
1454 4430 JMS I NERROR /CHECK MONITOR
1455 4426 JMS I ERROR /CLSK FAILED TO SKIP OVERFLOW=1 EN OVFL INT=1
1456 6240 TST38M /MESSAGE POINTER
1457 7402 HLT /ERROR HALT
1460 7410 SKP /TO NEXT TEST
1461 1447 TST38 /ISZ LOOP1 SCOPE LOOP
1462 7340 CLA CLL CMA /SET AC=7777
1463 3746 DCA REGA /PRESET REGA FOR NEXT TEST
/
/TEST FOR CLOCK INTERRUPT
/
1464 1734 TST39, TAD PNTB /GET RETURN POINTER TO LOCB
1465 3252 DCA RETURN /PUT IT IN INTERRUPT HANDLER
1466 6001 ION /ENABLE INTERRUPTS
1467 7000 NOP /WAIT
1470 6002 IOF /DISABLE INTERRUPTS
1471 7410 SKP /TO HERE IF NO INTERRUPT
1472 4430 LOCB, JMS I NERROR /CHECK WITH MONITOR
1473 4426 JMS I ERROR /CLOCK INT FAILED TO INTERRUPT
1474 6257 TST39M /MESSAGE POINTER
1475 7402 HLT /ERROR HALT
1476 7410 SKP /TO NEXT TEST
1477 1464 TST39 /ISZ LOOP1 SCOPE LOOP
1510 7340 CLA CLL CMA /SET AC=7777
1511 3746 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE
/
1512 7328 TST40, CLA CLL /CLEAR AC
1513 6134 CLEV /0 CLOCK ENABLE
1514 6131 CLSK /INTERRUPT AVAILABLE?
1525 4430 JMS I NERROR /CHECK MONITOR
1526 4426 JMS I ERROR /OVERFLOW ENABLE WON'T ZERO
1527 6277 TST40M /MESSAGE POINTER
1510 7402 HLT /ERROR HALT
1511 7410 SKP /TO NEXT TEST
1512 1502 TST40 /ISZ LOOP; SCOPE LOOP
1513 7347 CLL CLA CMA /SET AC=7777
1514 3046 DCA REGA /PRESET REGA FOR NEXT TEST
/
/TEST WITH FLAG ZERO OVERFLOW SET
/
1515 1114 TST41, TAD K0100 /SET AC 05=1
1516 6134 CLEN /ENABLE INTERRUPTS
1517 7300 CLA CLL /CLEAR AC
1520 6132 CLLR /STOP THE CLOCK
1521 6135 CLSA /READ AND ZERO FLAG
1522 7300 CLA CLL /CLEAR AC
1523 6131 CLSK /INTERRUPT SET?
1524 4430 JMS I NERROR /CHECK MONITOR
1525 4426 JMS I ERROR /BAD INTERRUPT CONDITION STILL EXISTS
1526 6320 TST41M /MESSAGE POINTER
1527 7402 HLT /ERROR HALT
1530 7410 SKP /TO NEXT TEST
1531 1515 TST41 /ISZ LOOP; SCOPE LOOP
1532 7340 CLA CLL CMA /SET AC=7777
1533 3046 DCA REGA /PRESET REGA FOR NEXT TEST
/
/TEST INT OVERFLOW=0
/
1534 1035 TST42, TAD PNTC /GET RETURN POINTER TO LOCC
1535 3052 DCA RETURN /PUT IT IN INTERRUPT HANDLER
1536 6001 ION /ENABLE INTERRUPTS
1537 7200 NOP /WAIT
1540 6002 IOF /DISABLE INTERRUPTS
1541 4430 JMS I NERROR /CHECK MONITOR
1542 4426 JMS I ERROR /ILLEGAL CLOCK INTERRUPT
1543 6340 TST42M /MESSAGE POINTER
1544 7402 HLT /ERROR HALT
1545 7410 SKP /TO NEXT TEST
1546 1534 TST42 /ISZ LOOP; SCOPE LOOP
1547 2047 ISZ REGB /INCREMENT PASS COUNTER
1550 5457 JMP I TST35N /CROSS-PAGE TO TEST 35 4096 TIMES
1551 7340 CLA CLL CMA /SET AC=7777
1552 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/COUNTER CARRY TESTING
/COUNTER PRESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION
/
/DOES BIT 11 SET UP?
/
1553 7220 TST43: CLA /CLEAR AC
1554 6132 CLLR /CLEAR ALL MODES
1555 6133 CLAB /CLEAR BUF
1556 1114 TAD K0100 /SET AC 05=1
1557 6132 CLLR /GEN "CLR CNT"
1560 6135 CLSA /CLEAR STATUS
1561 7200 CLA /CLEAR AC
1562 3025 DCA CNTR /CLEAR COUNTER
1563 3054 DCA SEND /CLEAR SEND
1564 6133 CLAB /CLEAR BUFFER
1565 1116 TAD K0200 /MODE 1
1566 6134 CLEN /ENABLE MODE
1567 7300 CLA CLL /CLEAR AC
1570 1137 TAD K5100 /SELECT 100 HZ RATE TO BE USED IN TST 43 TO TST 54
1571 6132 CLLR /ENABLE RATE
1572 6137 BK43, CLCA /READ COUNTER
1573 3053 DCA RXED /SAVE IT
1574 1053 TAD RXED /FETCH IT
1575 1144 TAD M0001 /BIT 11 AND ONLY BIT 11 SET?
1576 7650 SNA CLA /IF NOT, WAIT A WHILE
1577 5466 JMP I UP43 /SET; GO CHECK MONITOR (,+4)
1600 2025 ISZ CNTR /TIMER DONE?
1601 5422 JMP I DN43 /NO, GO BACK (,-7)
1602 7410 SKP /TO HERE IF BAD BIT
1603 4430 FD43, JMS I NERROR /CHECK MONITOR
1604 4426 JMS I ERROR /BIT 11 FAILED TO GET SET BY A CLOCK PULSE
1605 6360 TST43M /MESSAGE POINTER
1606 7402 HLT /ERROR HALT
1607 7410 SKP /TO NEXT TEST
1610 1953 TST43 /ISZ LCOPI SCOPE LOOP
1611 7340 CLA CLL CMA /SET AC=7777
1612 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/DOES BIT 12 SET UP?
/
1613 7200      TST44,  CLA
1614 6132      CLLR
1615 6133      CLAB
1616 6132      CLLR
1617 6135      CLSA
1620 7200      CLA
1621 3725      DCA      CNTR
1622 1075      TAD      K0001
1623 6133      CLAR
1624 3054      DCA      SEND
1625 1116      TAD      K0200
1626 6134      CLEN
1627 7330      CLA CLL
1630 1137      TAD      K9120
1631 6132      CLLR
1632 6137      CLCA
1633 3053      DCA      RXED
1634 1053      TAD      RXED
1635 1145      TAD      M0002
1636 7650      SNA CLA
1637 5243      JMP      ,+4
1640 2025      ISZ      CNTR
1641 5232      JMP      ,=7
1642 7410      SKP
1643 4432      JMS I  NERROR
1644 4426      JMS I  ERROR
1645 6377      TST44M
1646 7402      HLT
1647 7410      SKP
1650 1613      TST44
1651 7340      CLA CLL CMA
1652 3046      DCA      REGA
    
```

/PRESET FOR BIT 10

/BIT 10, AND ONLY BIT 10, SET?

```

/CHECK MONITOR
/BIT 12 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST
    
```

```

/
/DOES BIT 9 SET UP?
/
1653 7223 TST45, CLA
1654 6132 CLLR
1655 6133 CLAB
1656 1114 TAD K0120
1657 6132 CLLR
1660 6135 CLSA
1661 7220 CLA
1662 3025 DCA CNTR
1663 1077 TAD K3023 /PRESET FOR BIT 09
1664 6133 CLAB
1665 3054 JCA SEND
1666 1116 TAD K0220
1667 6134 CLEN
1670 7300 CLA CLL
1671 1137 TAD K5100
1672 6132 CLLR
1673 6137 CLCA
1674 3053 DCA RXED
1675 1253 TAD RXED
1676 1146 TAD M0004 /BIT 09, AND ONLY BIT 09, SET?
1677 7650 SNA CLA
1700 5304 JMP ,+4
1701 2025 ISZ CNTR
1702 5273 JMP ,=7
1703 7410 SKP
1704 4430 JMS I NERROR /CHECK MONITOR
1705 4426 JMS I ERROR /BIT 9 FAILED TO GET SET BY COUNTING
1706 6416 TST45M /MESSAGE POINTER
1707 7402 HLT /ERROR HALT
1710 7410 SKP /TO NEXT TEST
1711 1653 TST45 /ISZ LOOP/ SCOPE LOOP
1712 7340 CLA CLL CMA /SET AC=7777
1713 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```


/
/DOES BIT B SET UP?

```

/
TST46,  CLA
1714 7200  CLLR
1715 6132  CLAB
1716 6133  TAD      K2100
1717 1114  CLLR
1720 6132  CLSA
1721 6135  CLA
1722 7200  DCA      CNTR
1723 3225  TAD      K0007
1724 1101  CLAB
1725 6133  DCA      SEND
1726 3054  TAD      K0200
1727 1116  CLEV
1730 6134  CLA CLL
1731 7000  TAD      K0100
1732 1137  CLLR
1733 6132  CLCA
1734 6137  DCA      RXED
1735 3253  TAD      RXED
1736 1253  TAD      M0010
1737 1147  SNA CLA
1740 7650  JMP      ,+4
1741 5345  ISZ     CNTR
1742 2025  JMP      ,+7
1743 5334  SKP
1744 7410  JMS I   VERROR
1745 4430  JMS I   ERROR
1746 4426  TST46M
1747 6435  HLT
1750 7402  SKP
1751 7410  TST46
1752 1714  CLA CLL CMA
1753 7340  DCA     REGA
1754 3046

```

/PRESET FOR BIT 00

/BIT 00, AND ONLY BIT 00, SET?

```

/CHECK MONITOR
/BIT B FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP; SCORE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

```

/
/DOES BIT 7 SET UP?
/
1755 7200 TST47, CLA
1756 6132 CLLR
1757 6133 CLAR
1760 1114 TAD K0100
1761 6132 CLLR
1762 6135 CLSA
1763 7202 CLA
1764 3025 DCA CNTR
1765 1106 TAD K0017 /PRESET FOR BIT 07
1766 6133 CLAR
1767 3754 DCA SEND
1770 1116 TAD K0200
1771 6134 CLEN
1772 7300 CLA CLL
1773 1137 TAD K5100
1774 6132 CLLR
1775 6137 BK47, CLCA
1776 3753 DCA RXED
1777 1253 TAD RXED
2030 1150 TAD M0020 /BIT 07, AND ONLY BIT 07, SET?
2021 7650 SNA CLA
2002 5206 JMP ,*4
2023 2025 ISZ CNTR
2024 5423 JMP I DN47 /(-7)
2025 7410 SKP
2026 4430 JMS I NERROR /CHECK MONITOR
2027 4426 JMS I ERROR /BIT 7 FAILED TO GET SET BY COUNTING
2010 6454 TST47M /MESSAGE POINTER
2011 7402 HLT /ERROR HALT
2012 7410 SKP /TO NEXT TEST
2013 1755 TST47 /ISZ LOOP; SCOPE LOOP
2014 7340 CLA CLL CMA /SET AC=7777
2015 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/DCES BIT 6 SET UP?
/
2016 7277 TST48, CLA
2017 6132 CLLR
2020 6133 CLAB
2021 1114 TAD K0100
2022 6132 CLLR
2023 6135 CLSA
2024 7200 CLA
2025 3025 DCA CNTR
2026 1110 TAD K0037 /PRESET FOR BIT 06
2027 6133 CLAB
2030 3054 DCA SEND
2031 1116 TAD K0200
2032 6134 CLEN
2033 7300 CLA CLL
2034 1137 TAD K5100
2035 6132 CLLR
2036 6137 CLCA
2037 3053 DCA RXED
2040 1053 TAD RXED
2041 1151 TAD M0040 /BIT 06, AND ONLY BIT 06, SET?
2042 7650 SNA CLA
2043 5247 JMP ,+4
2044 2025 ISZ CNTR
2045 5236 JMP ,=7
2046 7410 SKP
2047 4430 JMS I NERROR /CHECK MONITOR
2050 4426 JMS I ERROR /BIT 6 FAILED TO GET SET BY COUNTING
2051 6473 TST48M /MESSAGE POINTER
2052 7402 HLT /ERROR HALT
2053 7410 SKP /TO NEXT TEST
2054 2016 TST48 /ISZ LOOP; SCOPE LOOP
2055 7340 CLA CLL CMA /SET AC=7777
2056 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

/
/DOES BIT 5 SET UP?

```

TST49:  2257 7230  CLA
        2260 6132  CLLR
        2261 6133  CLAB
        2262 1114  TAD      K0100
        2263 6132  CLLR
        2264 6135  CLSA
        2265 7230  CLA
        2266 3025  DCA      CNTR
        2267 1113  TAD      K0077
        2272 6133  CLAB
        2271 3054  DCA      SEND
        2272 1116  TAD      K0200
        2273 6134  CLEN
        2274 7300  CLA CLL
        2275 1137  TAD      K5100
        2276 6132  CLLR
        2277 6137  CLCA
        2137 3053  DCA      RXED
        2171 1053  TAD      RXED
        2102 1153  TAD      M0100
        2123 7650  SNA CLA
        2104 5310  JMP      ,+4
        2105 2025  ISZ      CNTR
        2126 5277  JMP      ,=7
        2127 7410  SKP
        2110 4430  JMS I  NERROR
        2111 4426  JMS I  ERROR
        2112 6512  TST49M
        2113 7402  HLT
        2114 7410  SKP
        2115 2057  TST49
        2116 7340  CLA CLL CMA
        2117 3046  DCA      REGA

```

/PRESET FOR BIT 05

/BIT 05, AND ONLY BIT 05, SET?

```

/CHECK MONITOR
/BIT 5 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

```

/DOES BIT 4 SET JP?
/
2120 7200 TST50, CLA
2121 6132 CLLR
2122 6133 CLAB
2123 1114 TAD K0100
2124 6132 CLLR
2125 6135 CLSA
2126 7200 CLA
2127 3025 DCA CNTR
2130 1115 TAD K0177 /PRESET FOR BIT 04
2131 6133 CLAB
2132 3054 DCA SEND
2133 1116 TAD K0200
2134 6134 CLEN
2135 7300 CLA CLL
2136 1137 TAD K5100
2137 6132 CLLR
2140 6137 CLCA
2141 3053 DCA RXED
2142 1053 TAD RXED
2143 1154 TAD M0200 /BIT 04, AND ONLY BIT 04, SET?
2144 7650 SNA CLA
2145 5351 JMP ,+4
2146 2025 ISZ CNTR
2147 5340 JMP ,=7
2150 7410 SKP
2151 4430 JMS I NERROR /CHECK MONITOR
2152 4426 JMS I ERROR /BIT 4 FAILED TO GET SET BY COUNTING
2153 6531 TST50M /MESSAGE POINTER
2154 7402 HLT /ERROR HALT
2155 7410 SKP /TO NEXT TEST
2156 2120 TST50 /ISZ LOOP/ SCOPE LOOP
2157 7340 CLA CLL CMA /SET AC=7777
2160 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/DOES BIT 3 SET UP?
/
2161 7200 TST51, CLA
2162 6132 CLLR
2163 6133 CLAB
2164 1114 TAD K0100
2165 6132 CLLR
2166 6135 CLSA
2167 7200 CLA
2170 3025 DCA CNTR
2171 1121 TAD K0377 /PRESET FOR BIT 03
2172 6133 CLAB
2173 3054 DCA SEND
2174 1116 TAD K0200
2175 6134 CLEN
2176 7300 CLA CLL
2177 1137 TAD K5100
2200 6132 CLLR
2201 6137 CLCA
2202 3053 DCA RXED
2203 1053 TAD RXED
2204 1155 TAD M0400 /BIT 03, AND ONLY BIT 03, SET?
2205 7650 SNA CLA
2206 5212 JMP ,+4
2207 2025 ISZ CNTR
2210 5201 JHP ,=7
2211 7410 SKP
2212 4430 JMS I NERROR /CHECK MONITOR
2213 4426 JMS I ERROR /BIT 3 FAILED TO GET SET BY COUNTING
2214 6550 TST51M /MESSAGE POINTER
2215 7402 HLT /ERROR HALT
2216 7410 SKP /TO NEXT TEST
2217 2161 TST51 /ISE LOOP! SCOPE LOOP
2220 7340 CLA CLL CMA /SET AC=7777
2221 3046 DCA REGA /PRESET REGA FOR NEXT TEST

```

```

/
/DOES BIT 2 SET UP?
/
2222 7234 TST52, CLA
2223 6132      CLR
2224 6133      CLAB
2225 1114      TAD      K2100
2226 6132      CLR
2227 6135      CLSA
2230 7200      CLA
2231 3 25      DCA      CNTR
2232 1126      TAD      K0777
2233 6133      CLAB
2234 3054      DCA      SEND
2235 1116      TAD      K0200
2236 6134      CLEN
2237 7300      CLA CLL
2240 1137      TAD      K5100
2241 6132      CLR
2242 6137      CLCA
2243 3053      DCA      RXED
2244 1053      TAD      RXED
2245 1156      TAD      M1000
2246 7650      SVA CLA
2247 5253      JMP      ,+4
2250 2225      ISZ      CNTR
2251 5242      JMP      ,=7
2252 7410      SKP
2253 4430      JMS I  NERROR
2254 4426      JMS I  ERROR
2255 6567      TST52M
2256 7402      HLT
2257 7410      SKP
2260 2222      TST52
2261 7340      CLA CLL  CMA
2262 3046      DCA      REGA

```

/PRESET FOR BIT 02

/BIT 02, AND ONLY BIT 02, SET?

```

/CHECK MONITOR
/BIT 2 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP; SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

/
/DOES BIT 1 SET UP?

2263	7230	TST53:	CLA	
2264	6132		CLLR	
2265	6133		CLAB	
2266	1114		TAD	K0100
2267	6132		CLLR	
2270	6135		CLSA	
2271	7200		CLA	
2272	3025		DCA	CNTR
2273	1131		TAD	K1777
2274	6133		CLAB	
2275	3054		DCA	SEND
2276	1116		TAD	K0200
2277	6134		CLEN	
2300	7300		CLA CLL	
2301	1137		TAD	K5100
2302	6132		CLLR	
2303	6137		CLCA	
2304	3053		DCA	RXED
2305	1053		TAD	RXED
2306	1160		TAD	M2000
2307	7650		SNA CLA	
2310	5314		JMP	,=4
2311	2025		ISE	CNTR
2312	5303		JMP	,=7
2313	7410		SKP	
2314	4430		JMS I	NERROR
2315	4426		JMS I	ERROR
2316	6606		TST53M	
2317	7402		HLT	
2320	7410		SKP	
2321	2263		TST53	
2322	7340		CLA CLL	CMA
2323	3246		DCA	REGA

/PRESET FOR BIT 01

/BIT 01, AND ONLY BIT 01, SET?

/CHECK MONITOR
 /BIT 1 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP; SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST


```

/
/DOES BIT 2 SET UP?
/
2324 7232 TST54, CLA
2325 6132      CLLR
2326 6133      CLAB
2327 1114      TAD      K3117
2330 6132      CLLR
2331 6135      CLSA
2332 7203      CLA
2333 3725      DCA      CNTR
2334 1134      TAD      K3777
2335 6133      CLAB
2336 3754      DCA      SEND
2337 1116      TAD      K2220
2340 6134      CLEN
2341 7302      CLA CLL
2342 1137      TAD      K5100
2343 6132      CLLR
2344 6137      CLCA
2345 3753      DCA      RXED
2346 1253      TAD      RXED
2347 1161      TAD      M4000
2350 7652      SNA CLA
2351 5355      JMP      ,+4
2352 2025      ISZ      CNTR
2353 5344      JMP      , -7
2354 7410      SKP
2355 4432      JMS I   NERROR
2356 4426      JMS I   ERROR
2357 6625      TST54M
2360 7402      HLT
2361 7410      SKP
2362 2324      TST54
2363 7340      CLA CLL CMA
2364 3746      DCA REGA

```

/PRESET FOR BIT 00

/BIT 00, AND ONLY BIT 02, SET?

```

/CHECK MONITOR
/BIT 2 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP) SCOPE LOOP
/SET AC = 7777
/PRESET REGA FOR NEXT TEST

```

/
/DOES COUNTER COUNT NORMALLY AND AT ALL RATES?
/CHECK 400 KHZ RATE

2365	7320	TST55,	CLA CLL	/CLEAR AC
2366	1157		TAD M1400	/GET PRESET
2367	3747		DCA REGB	/SET UP FOR TIMER
2372	1127		TAD K1200	/GET AC 02
2371	6132		CLLR	/SET 400KC RATE
2372	7300		CLA CLL	
2373	2047	BK55,	ISZ REGB	/INCREMENT COUNT
2374	7410		SKP	/TIMER OK
2375	5467		JMP I UP55	/TIMER NOT OK (,=6)
2376	6135		CLSA	/GET STATUS
2377	7200		NOP	/WAIT
2400	7700		SMA CLA	/OVERFLOW?
2401	5424		JMP I DN55	/TRY AGAIN (,=6)
2422	4430		JMS I NERROR	/CHECK MONITOR
2403	4426	FD55,	JMS I ERROR	/400 KC FAILED
2424	6644		TST55M	/MESSAGE POINTER
2425	7402		HLT	/ERROR HALT
2426	7410		SKP	/TO NEXT TEST
2407	2365		TST55	/ISZ LOOP1 SCOPE LOOP
2410	7340		CLA CLL CMA	/SET AC = 7777
2411	3046		DCA REGA	/PRESET REGA

/CHECK 100 KHZ RATE

2412	7300	TST56,	CLA CLL	/CLEAR AC
2413	1163		TAD M5400	/GET PRESET
2414	3047		DCA REGB	/SET UP TIMER
2415	1132		TAD K2000	/GET AC 01
2416	6132		CLLR	/SET 100 KHZ RATE
2417	7300		CLA CLL	
2420	2047		ISZ REGB	/INCREMENT COUNT
2421	7410		SKP	/TIMER OK
2422	5232		JMP ,=6	/TIMER NOT OK
2423	6135		CLSA	/GET STATUS
2424	7200		NOP	/WAIT
2425	7700		SMA CLA	/OVERFLOW?
2426	5220		JMP ,=6	/TRY AGAIN
2427	4430		JMS I NERROR	/CHECK MONITOR
2430	4426		JMS I ERROR	/100KC FAILED
2431	6661		TST56M	/MESSAGE POINTER
2432	7402		HLT	/ERROR HALT
2433	7410		SKP	/TO NEXT TEST
2434	2412		TST56	/ISZ LOOP1 SCOPE LOOP
2435	7340		CLA CLL CMA	/SET AC = 7777
2436	3746		DCA REGA	/PRESET REGA

/CHECK 10 KHZ RATE

```

/
TST57, CLA CLL           /CLEAR AC
      TAD M2010          /GET PRESET
      DCA REGC           /SET UP FOR X10
      TAD M1000
      DCA REGB
      TAD K3000
      CLLR               /SET 10KC RATE
      CLA CLL
      ISZ REGB           /INCREMENT COUNT
      SKP                /TIMER OK
      ISZ REGC           /INCREMENT MULTIPLIER
      SKP                /MULTIPLIER OK
      JMP ,+6            /TIMER NOT OK
      CLSA               /GET STATUS
      NOP                /WAIT
      SMA CLA            /OVERFLOW?
      JMP ,=10           /TRY AGAIN
      JMS I NERROR       /CHECK MONITOR
      JMS I ERROR        /10KC FAILED
      TST57M            /MESSAGE POINTER
      HLT                /ERROR HALT
      SKP                /TO NEXT TEST
      TST57             /ISZ LOOP/ SCOPE LOOP
      CLA CLL CMA        /SET AC = 7777
      DCA REGA           /PRESET REGA
      DCA REGB           /CLEAR REGB

```

/TEST 1KHZ RATE

```

/
TST58, CLA CLL           /CLEAR AC
      TAD M0100          /GET PRESET
      DCA REGC           /SET UP FOR X100
      TAD K4100          /SET 1KC RATE
      CLLR
      CLA CLL
      ISZ REGB           /INCREMENT COUNT
      SKP                /TIMER OK
      ISZ REGC           /INCREMENT MULTIPLIER
      SKP                /MULTIPLIER OK
      JMP ,+6            /TIMER NOT OK
      CLSA               /GET STATUS
      NOP                /WAIT
      SMA CLA            /OVERFLOW?
      JMP ,=10           /TRY AGAIN
      JMS I NERROR       /CHECK MONITOR
      JMS I ERROR        /1KC FAILED
      TST58M            /MESSAGE POINTER
      HLT                /ERROR HALT
      SKP                /TO NEXT TEST
      TST58             /ISZ LOOP/ SCOPE LOOP
      CLA CLL CMA        /SET AC = 7777
      DCA REGA           /PRESET REGA

```

```

/
/CHECK 100 CPS RATE
/
TST59:  CLA CLL          /CLEAR AC
        DCA      REG8     /CLEAR REG8
        TAD      M0100    /GET PRESET
        DCA      REGC     /SET FOR X100
        TAD      M0400    /GET PRESET
        CLAB                    /PRESET BUFFER
        CLA CLL          /CLEAR AC
        TAD      K0200    /SET AC 05=1
        CLEN                    /ENABLE PRESET
        CLA CLL
        TAD      K5100    /SET 100 CPS RATES
        CLLR                    /ENABLE RATE
        CLA CLL          /CLEAR AC
        ISZ      REG8     /INCREMENT TIME
        SKP
        ISZ      REGC     /INCREMENT MULTIPLIER
        SKP                    /TIME OK
        JMP      ,+6      /TIME NOT OK; RATE FAILED
        CLSA                    /GET STATUS
        NOP                    /WAIT
        SMA CLA          /OVERFLOW?
        JMP      ,=10     /TRY AGAIN
        JMS I   NERROR    /CHECK MONITOR
        JMS I   ERROR     /RATE 100 HZ FAILED
        TST59M
        HLT
        SKP CLA
        TST59
        TAD      M0100
        DCA      REGA
        DCA      REG8     /CLEAR REG8

```

/CHECK CHANNEL 1 INPUT RATE (RATE MUST BE BETWEEN 0.000 AND 100 KHZ)
 /((INSURE THAT AN INPUT IS PROVIDED))

2557	7320	TST62,	CLA CLL	/CLEAR AC
2560	1107	TAD	<0020	/GET AC 05
2561	6134	CLEN		/ENABLE CHANNEL 1 INPUT
2562	7220	CLA		
2563	1142	TAD	<6000	/GET AC 00, 01
2564	6132	CLLR		/ENABLE RATE=CHANNEL 1 INPUT
2565	7320	TST60N,	CLA CLL	/CLEAR AC
2566	6137	CLCA		/GET COUNTER
2567	3054	DCA	SEND	/SAVE IT
2570	2047	ISZ	REGB	/WAIT
2571	5370	JMP	,=1	
2572	6137	CLCA		/GET COUNTER
2573	7041	CIA		/2'S COMPLEMENT
2574	1054	TAD	SEND	/COMPARE
2575	7640	SZA CLA		/HAS IT CHANGED?
2576	4430	JMS I	NERROR	/CHECK MONITOR
2577	4426	JMS I	ERROR	/CHAN 1 LOCKED UP
2600	6745	TST60M		/MESSAGE POINTER
2601	7402	HLT		/ERROR HALT
2602	7410	SKP		/TO NEXT TEST
2603	2565	TST60N		/SCOPE LOOP/ ISZ LOOP

/SIMULATED INPUT TESTS CHANNEL 3

2604	1075	TST61,	TAD	K0001	/SET AC 11=1
2605	6134		CLEN		/ENABLE CHANNEL 3
2606	6132		CLLR		/SET EVENT FLOP
2607	6132		CLLR		/SET SET PRE=EVENT FLOP
2610	7322		CLA CLL		/CLEAR AC
2611	6134		CLEN		/CLEAR ENABLES
2612	6135		CLSA		/GET STATUS
2613	8134		AND	K3777	/IGNORE O'FLO
2614	3354		DCA	SEND	/SAVE IT
2615	6135		CLSA		/GET STATUS AGAIN
2616	8277		AND	K0003	/SAVE CHANNEL 3
2617	3253		DCA	RXED	/SAVE IT
2620	1253		TAD	RXED	/FETCH IT
2621	7640		SZA CLA		/CHANNEL 3 0?
2622	5470		JMP I	UP61	/CLSA DOESN'T 0 INPUT CHANNEL 3 (,=6)
2623	1254		TAD	SEND	/GET STATUS
2624	7241		CIA		/2'S COMPLEMENT
2625	1277		TAD	K0003	/SUBTRACT SET
2626	7650		SNA CLA		/EQUAL?
2627	4430		JMS I	NERROR	/CHECK MONITOR
2630	4426	FD61,	JMS I	ERROR	/BOTH PRE=EVENT AND EVENT NOT SET
2631	6766		TST61M		/MESSAGE POINTER
2632	7402		HLT		/ERROR HALT
2633	7410		SKP		/TO NEXT TEST
2634	2604		TST61		/ISZ LOOP/ SCOPE LOOP

```

/
/SIM INPUT TESTS CHAN 2
/
2635 1102 TST62, TAD K0014 /SET AC 09=1
2636 6134 CLEN /ENABLE CHAN 2
2637 6132 CLLR /SET EVENT FLOP
2640 6132 CLLR /SET PREVENT FLOP
2641 7302 CLA CLL /CLEAR AC
2642 6134 CLEN /CLEAR ENABLES
2643 6135 CLSA /GET STATUS
2644 6134 AND K3777 /IGNORE OIFLO
2645 3754 DCA SEND /SAVE IT
2646 6135 CLSA /GET STATUS
2647 2104 AND K0014 /SAVE CHANNEL 2
2650 3053 DCA RXED /SAVE IT
2651 1753 TAD RXED /FETCH IT
2652 7640 SZA CLA /0?
2653 5261 JMP ,46 /CLSA DOESN'T 0 INPUT CHANNEL 2
2654 1054 TAD SEND /GET FIRST STATUS
2655 7041 CIA /2'S COMPLEMENT
2656 1104 TAD K0014 /SUBTRACT SET
2657 7650 SNA CLA /EQUAL?
2660 4430 JMS I NERROR /CHECK MONITOR
2661 4426 JMS I ERROR /BOTH PRE-EVENT AND EVENT NOT SET
2662 7010 TST62M /MESSAGE POINTER
2663 7402 HLT /ERROR HALT
2664 7412 SKP /TO NEXT TEST
2665 2635 TST62 /ISZ LOOP! SCOPE LOOP

```

/SIM INPUT TESTS CHAN 1

2666	1127	TST63,	TAD	K2020	/SET AC 07=1
2667	6134		CLEN		/SET ENABLE
2670	6132		CLLR		/SET EVENT FLOP
2671	6132		CLLR		/SET PREVENT FLOP
2672	7300		CLA CLL		/CLEAR AC
2673	6134		CLEN		/CLEAR ENABLES
2674	6135		CLSA		/GET STATUS
2675	2134		AND	K3777	/IGNORE O'FLO
2676	3254		DCA	SEND	/SAVE IT
2677	6135		CLSA		/GET STATUS
2700	0112		AND	K0060	/SAVE CHANNEL 1
2701	3053		DCA	RXED	/SAVE IT
2702	1053		TAD	RXED	/FETCH IT
2703	7640		SZA	CLA	/ZERO?
2704	5312		JMP	,*6	/CLSA DOESN'T 0 INPUT CHANNEL 1
2705	1054		TAD	SEND	/GET FIRST STATUS
2706	7041		CIA		/2'S COMPLEMENT
2707	1112		TAD	K0060	/SUBTRACT SET
2710	7650		SNA	CLA	/EQUAL?
2711	4430		JMS I	NERROR	/CHECK MONITOR
2712	4426		JMS I	ERROR	/BOTH PRE=EVENT AND EVENT NOT SET
2713	7032		TST63M		/MESSAGE POINTER
2714	7402		HLT		/ERROR HALT
2715	7410		SKP		/TO NEXT TEST
2716	2666		TST63		/ISE LOOP SCOPE LOOP
2717	7340		CLA CLL	CMA	/SET AC=7777
2720	3046		DCA	REGA	/PRESET REGA

/
 /TEST INPUT CHANNEL INTERRUPT CHAN 1
 /

2721	1036	TST64,	TAD	PNTD	/GET RETURN POINTER TO LOCE
2722	3252		DCA	RETURN	/SET UP INTERRUPT RETURN
2723	1112		TAD	K0060	/ENABLE INPUT AND INTERRUPT
2724	6134		CLEN		/ENABLE
2725	6132		CLLR		/SIMULATE INPUT CHANNEL ONE
2726	6001		ION		/ENABLE INTERRUPTS
2727	7002		NOP		/WAIT
2732	7412		SKP		/NO INTERRUPT
2731	4432	LOCE,	JMS I	NERROR	/CHECK MONITOR
2732	4426		JMS I	ERROR	/NO INTERRUPT ERROR
2733	7054		TST64M		/MESSAGE POINTER
2734	7402		HLT		/ERROR HALT
2735	7610		SKP CLA		/TO NEXT TEST
2736	2721		TST54		/ISZ LOOP
2737	7342		CLA CLL	CMA	/SET AC=7777
2740	3046		DCA	REGA	/PRESET REGA

 /
 /TEST WITH INTERRUPTS DISABLED
 /

2741	1107	TST65,	TAD	K0020	/CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2742	6134		CLEN		/ENABLE
2743	7300		CLA CLL		/CLEAR AC
2744	1037		TAD	PNTD	/GET RETURN POINTER TO LOCE
2745	3252		DCA	RETURN	/PUT IT IN INTERRUPT HANDLER
2746	6001		ION		/ENABLE INTERRUPTS
2747	7000		NOP		/WAIT
2750	6002		IOF		/DISABLE INTERRUPTS
2751	6135		CLSA		/CLEAR CLOCK STATUS
2752	4432		JMS I	NERROR	/CHECK MONITOR
2753	4426	LOCE,	JMS I	ERROR	/INTERRUPT IN ERROR
2754	7072		TST65M		/MESSAGE POINTER
2755	7402		HLT		/ERROR HALT
2756	7610		SKP CLA		/TO NEXT TEST
2757	2741		TST65		/ISZ LOOP1 SCOPE LOOP
2760	7342		CLA CLL	CMA	/SET AC=7777
2761	3046		DCA	REGA	/PRESET REGA
2762	2047		ISZ	REGB	/DO THE PAIR OF TESTS 4096 TIMES
2763	5321		JMP	TST64	/BACK

/TEST INPUT CHANNEL INTERRUPT CHAN 2

```

/
TST66:  TAD      PNTG      /GET RETURN POINTER TO LOGG
        DCA      RETURN    /SET UP INTERRUPT RETURN
        TAD      K0014     /SET AC 08, 09#1
        CLEN                     /ENABLE CHANNEL 2
        CLLR                    /ENABLE RATES
        ION                      /ENABLE INTERRUPTS
        NOP                      /WAIT
        SKP                      /TO HERE IF NO INTERRUPT
LOGG,   JMS I    NERROR      /CHECK MONITOR
        JMS I    ERROR      /NO INTERRUPT
        TST66M                /MESSAGE POINTER
        HLT                    /ERROR HALT
        SKP                    /TO NEXT TEST
        TST66                  /ISZ LOOP; SCOPE LOOP
        CLA CLL  CMA          /SET AC=7777
        DCA      REGA        /PRESET REGA

```

/TEST WITH INTERRUPTS DISABLED

```

/
TST67:  TAD      K0004     /SET AC 09#1
        CLEN                     /ENABLE CHANNEL 2
        CLA CLL                    /CLEAR AC
        TAD      PNTG      /GET RETURN POINTER TO LOGG
        DCA      RETURN    /PUT IT IN INTERRUPT HANDLER
        ION                      /ENABLE INTERRUPTS
        NOP                      /WAIT
        IOP                      /DISABLE INTERRUPTS
        CLSA                    /CLEAR CLOCK STATUS
LOGG,   JMS I    NERROR      /CHECK MONITOR
        JMS I    ERROR      /INTERRUPT IN ERROR=CLEAR EVENT 2 INT BAD
        TST67M                /MESSAGE POINTER
        HLT                    /ERROR HALT
        SKP                    /TO NEXT TEST
        TST67                  /ISZ LOOP; SCOPE LOOP
        CLA CLL  CMA          /SET AC=7777
        DCA      REGA        /PRESET REGA
        ISZ      REGB        /DO THIS PAIR OF TESTS 4096 TIMES
        JMP I    TST66N      /BACK

```

/TEST INPUT CHANNEL INTERRUPT CHAN 3

```

/
TST68:  TAD      PNTN      /GET RETURN POINTER TO LOCH
        DCA      RETURN    /SET UP INTERRUPT RETURN
        TAD      K0003     /SET AC10,11=1
        CLEN     /ENABLE CHANNEL 3
        CLLD    /ENABLE RATES
        ION     /ENABLE INTERRUPTS
        NOP     /WAIT
        IOF    /DISABLE INTERRUPTS
        SKP     /NO INTERRUPT
LOCH:   JMS I   NERROR    /CHECK MONITOR
        JMS I   ERROR     /NO INTERRUPT
        TST68M /MESSAGE POINTER
        HLT     /ERROR HALT
        SKP     /TO NEXT TEST
        TST68  /ISZ LOOP1 SCOPE LOOP
        CLA CLL CMA     /SET AC=7777
        DCA     REGA    /PRESET REGA

```

/TEST WITH INTERRUPTS DISABLED

```

/
TST69:  AND      K0001     /SET AC 11=1
        CLEN     /ENABLE CHANNEL 3
        CLA CLL  /CLEAR AC
        TAD      PNTI     /GET RETURN POINTER TO LOCI
        DCA      RETURN   /PUT IT IN INTERRUPT HANDLER
        ION     /ENABLE INTERRUPTS
        NOP     /WAIT
        IOF    /DISABLE INTERRUPTS
        CLSA    /CLEAR CLOCK STATUS
LOCI:   JMS I   NERROR    /CHECK MONITOR
        JMS I   ERROR     /INTERRUPT IN ERROR
        TST69M /MESSAGE POINTER
        HLT     /ERROR HALT
        SKP     /TO NEXT TEST
        TST69  /ISZ LOOP1 SCOPE LOOP
        CLA CLL CMA     /SET AC=7777
        DCA     REGA    /PRESET REGA
        ISZ     REG8    /DO THIS PAIR OF TESTS 4096 TIMES
        JMP     TST68    /BACK
        TAD     M0040
        DCA     REGA    /PRESET REGA IF NEXT TEST IS TO BE EXECUTED

```

/TEST OF INPUT CHANNEL 3

/KNOBS OF CHAN1, CHAN2, CHAN3 SET TO LINEFREQ, LEVEL IS DISABLED.

```

/
TST70:  CLSA          /CLEAR STATUS
        CLA CLL       /CLEAR AC
        CLLR          /CLEAR ALL MODES
        TAD          K0003 /SET AC 10, 11=1
        CLEN         /ENABLE CHAN3 INPUT AND INTER.
        CLA          /CLEAR AC
        ISZ          REG8  /INCREMENT TIMER
        SKP          /NOT DONE YET
        JMP          ,+3   /TIMER OUT) ERROR CONDITION
        CLSK         /SKIP ON CLOCK INTER.
        JMP          ,=4   /WAIT
        CLSA         /GET CLOCK STATUS
        DCA          RXED  /SAVE IT
        DCA          REG8  /CLEAR COUNT
        TAD          RXED  /RESTORE IT
        CIA          /2'S COMPLEMENT
        TAD          K0022 /ADD EVENT 3
        SNA CLA      /EQUAL?
        JMS I        NERROR /CHECK WITH MONITOR
        JMS I        ERROR  /CHAN 3 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
        TST70M      /MESSAGE POINTER
        HLT          /ERROR HALT
        SKP          /TO NEXT TEST
        TST70       /ISZ LOOP) SCOPE LOOP
        TAD          M0040
        DCA          REGA  /PRESET REGA

```

/TEST OF INPUT CHANNEL 2

3127	6135	TST71,	CLSA	/CLEAR STATUS
3130	7370		CLA CLL	/CLEAR AC
3131	6132		CLLR	/ZERO ALL MODES
3132	1124		TAD K2014	/ENAB, CHAN. 2 INPUT AND INTERRUPT FLOPS
3133	6134		CLEN	/ENABLE
3134	7200		CLA	/CLEAR AC
3135	2047		ISZ REGP	/INCREMENT TIMER
3136	7410		SKP	/NOT DONE YET
3137	5342		JMP ,+3	/TIMER OUT/ ERROR CONDITION
3140	6131		CLSK	/CHECK FOR CLOCK INTER.
3141	5335		JMP ,+4	/WAIT
3142	6135		CLSA	/GET STATUS
3143	3053		DCA RXED	/SAVE IT
3144	3047		DCA REGB	/CLEAR COUNT
3145	1053		TAD RXED	/RESTORE IT
3146	7041		CIA	/2'S COMPLEMENT
3147	1102		TAD K2010	/ADD EVENT 2
3150	7650		SNA CLA	/EQUAL?
3151	4430		JMS I NERROR	/CHECK MONITOR
3152	4426		JMS I ERROR	/CHAN 2 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
3153	7240		TST71H	/MESSAGE POINTER
3154	7402		HLT	/ERROR HALT
3155	7410		SKP	/TO NEXT TEST
3156	3127		TST71	/ISZ LOOP1 SCOPE LOOP
3157	1151		TAD M0040	
3160	3046		DCA REGA	/PRESET REGA

```

/
/TEST OF INPUT CHAN 1
/
TST72, CLSA /CLEAR STATUS
3161 6135 CLA CLL /CLEAR AC
3162 730Z CLLR /CLEAR ALL MODES
3163 6132 TAD K0060 /SET AC6,7=1
3164 1112 CLEN /ENABLE CHAN 1 INPUT AND INTERRUPT
3165 6134 CLA /CLEAR AC
3166 7200 ISZ REG8 /INCREMENT TIMER
3167 2247 SKP /NOT DONE YET
3170 7410 JMP ,+3 /TIMER OUT; ERROR CONDITION
3171 5374 CLSK /CHECK FOR CLOCK INTER,
3172 6131 JMP ,=4 /WAIT
3173 5367 CLSA /GET CLOCK STATUS
3174 6135 DCA RXED /SAVE IT
3175 3253 DCA REG8 /CLEAR COUNT
3176 3247 TAD RXED /RESTORE IT
3177 1253 CIA /COMPLEMENT
3200 7041 TAD K0040 /ADD INPUT 1
3201 1111 SNA CLA /EQUAL?
3202 7650 JMS I NERROR /CHECK MONITOR
3203 4430 JMS I ERROR /CHAN 1 EVENT NOT SET, OR PREVENT WAS SET, OR OTHER CHAN UP
3204 4426 TST72M /MESSAGE POINTER
3205 7266 HLT /ERROR HALT
3206 7402 SKP /TO NEXT TEST
3207 7410 TST72 /ISZ LOOP; SCOPE LOOP
3210 3161 CLA CLL GMA /SET AC=7777
3211 7340 DCA REGA /PRESET REGA
3212 3246

```

```

/TEST FAST SAMPLE MODE IF BIT 04=0
/
3213 7404 TST73, OSR /IF RIGHT SW BIT 2(1)
3214 7406 RTL /SKIP FAST SAM TEST?
3215 7406 RTL
3216 7404 RAL /RSW 04=1?
3217 7710 SPA CLA
3220 5462 JMP I TST77N /INDIRECT REF TO TST77
3221 6141 LINC /ENTER LINC MODE
3222 0111 CLR /CLEAR AC
3223 0104 ESF /CLEAR SPEC; IN REG.
3224 0102 SAM0 /READ KNOB ZERO
3225 0102 PDP /BACK TO PMODE
3226 3254 DCA SEND /TO PAGE 0
3227 6141 LINC /BACK TO LMODE
3230 0101 SAM1 /READ KNOB 1
3231 0111 CLR /CLEAR AC
3232 1020 LDAI /PICK UP AC BIT 00
3233 0100 PDP
3234 0104 ESF /ENABLE FAST SAM
3235 0002 PDP /ENTER PDP=8 MODE
3236 6135 CLSA /CLEAR CLOCK STATUS
3237 7300 CLA CLL /CLEAR AC
3240 1122 YAD K0400 /SET MODE BIT0=1
3241 6132 CLLR /ENABLE COUNT
3242 6141 LINC /ENTER LINC MODE
3243 0120 SAM0 /FAST SAM SET THEREFORE READ IN KNOB 1
3244 0100 SAM0 /SHOULD STILL READ KNOB1
3245 0002 PDP /ENTER PDP=8 MODE
3246 3253 DCA RXED /SAVE VALUE
3247 1253 TAD RXED /RESTORE IT
3250 7041 CIA /2'S COMPLEMENT
3251 1054 TAD SEND /COMPARE IT
3252 7640 SEA CLA /EQUAL?
3253 4430 JMS I NERROR /CHECK MONITOR
3254 4426 JMS I ERROR /READING FAST SAM CONVERTED IN ERROR
3255 7314 TST73M /MESSAGE POINTER
3256 7402 HLT /ERROR HALT
3257 7410 SKP /TO NEXT TEST
3260 3213 TST73 /ISZ LOOP1 SCOPE LOOP
3261 7340 CLA CLL CMA /SET AC=7777
3262 3246 DCA REGA /PRESET REGA FOR NEXT TEST

```

/
/TEST FAST SAMPLE WITH MODE 2=1 (CHECK THAT KNOBS 0 & 1 ARE SET PROPERLY)
/

3263	1123	TST74,	TAD	K0500	/SET AC 03,05=1
3264	6132		CLLR		/MODE 2(1),0(1)
3265	7330		CLA	CLL CML RAR	/SET AC=4000
3266	6133		CLAB		/SET BUFF=4000
3267	7232		CLA		/CLEAR AC
3270	1116		TAD	K0200	/SET AC 04=1
3271	6134		CLEN		/LOAD CTN FROM BUF
3272	7200		CLA		/CLEAR AC
3273	6133		CLAB		/CLR RUF
3274	7200		CLA		/CLEAR AC
3275	6132		CLLR		/CLEAR ALL MODES
3276	1123		TAD	K0500	/SET AC 03,05=1
3277	6132		CLLR		/SET OVERFLOW MODE 0(1)
3300	6141		LINC		/ENTER LINC MODE
3301	0100		SAM0		/SAMPLE KNOB 0
3302	0100		PDP		/ENTER PDP=8 MODE
3303	3053		DCA	RXED	/STORE
3304	1053		TAD	RXED	/RESTORE
3305	7041		CIA		/2'S COMPLEMENT
3306	1054		TAD	SEND	/ADD FIRST SAMPLE
3307	7650		SNA	CLA	/EQUAL?
3310	4430		JMS I	NERROR	/CHECK MONITOR
3311	4426		JMS I	ERROR	/CONVERSION NOT INITIATED BY OVFLOW
3312	7333		TST74M		/MESSAGE POINTER
3313	7402		HLT		/ERROR HALT
3314	7410		SKP		/TO NEXT TEST
3315	3263		TST74		/ISZ LOOP, SCOPE LOOP
3316	7340		CLA	CLL CMA	/SET AC=7777
3317	3046		DCA	REGA	/REGA FOR NEXT TEST
3320	2047		ISZ	REGB	/DONE?
3321	5213		JMP	TST73	/BACK
3322	1151		TAD	M0040	
3323	3047		DCA	REGB	

/CHECK THAT MODE 2(2),1(1),2(1) DO NOT AFFECT SAMPLE

```

/
TST75,  CLA /CLEAR AC
        CLR /ZERO ALL MODES
        TAD K0340 /SET AC24,05#1
        CLR /MODE 1(1),2(1),2(2)
        LINC /ENTER LINC MODE
        CLR /CLEAR AC
        ESF /ZERO SPEC, IN, REG.
        SAM0 /SAMPLE KNOB 0
        POP /TO PMODE
        DCA SEND /SAVE KNOB 0
        LINC /TO LMODE
        SAM1 /SAMPLE KNOB 1
        LOAI /PICK UP AC 05
        0100
        ESF /SET FAST SA. P1P
        SAM0 /GET KNOB 1 SETTING
        POP /ENTER POP MODE
        DCA RXED /STORE
        TAD RXED /RECEIVE
        CIA /2'S COMPLEMENT
        TAD SEND /COMPARE
        SZA CLA /EQUAL?
        JMS I NERROR /CHECK MONITOR
        JMS I ERROR /FAST SAM NOT SET
        TST75M /MESSAGE POINTER
        HLT /ERROR HALT
        SKP /TO NEXT TEST
        TST75 /ISE LOOP/ SCOPE LOOP
        CLA CLL CMA /SET AC#7777
        DCA REGA /PRESET REGA FOR NEXT TEST

```

/NOX CHECK FOR INHIBITING OF FAST SAM

3362	6141	TST76,	LINC	/ENTER LINC MODE
3363	2120		SAM0	/READ KNOB 2
3364	7282		PDP	/ENTER PDP MODE
3365	3253		DCA	/STORE
3366	1253		TAD	/RESTORE
3367	7241		CIA	/2'S COMPLEMENT
3370	1254		TAD	/COMPARE
3371	7650		SNA CLA	/EQUAL?
3372	4430		JMS I	/CHECK MONITOR
3373	4426		JMS I	/MODE 2(1),1(1) INHIBIT FAST SAM
3374	7376		TST76M	/MESSAGE POINTER
3375	7402		HLT	/ERROR HALT
3376	7413		SKP	/TO NEXT TEST
3377	3362		TST76	/ISZ LOOP/ SCOPE LOOP
3400	7342		CLA CLL	/SET AC=7777
3401	3046		DCA	/PRESET REGA FOR NEXT TEST
3402	2047		ISZ	/DONE?
3403	5461		JMP I	/BACK VIA PAGE 0
3404	1151		TAD	
3405	3047		DCA	/PRESET REGB
			REGB	

/DOES TO PRESET CLEAR CVFLO, ENABLES, RATES AND MODES
/PROGRAMED IO PRESET USED

```

/
3406 7200 TST77, CLA /CLEAR AC
3407 6132 CLLR /CLEAR ALL MODES
3410 6134 CLEN /CLEAR ALL ENABLES
3411 1133 TAD K3200 /SET AC 01,02=1
3412 6132 CLLR /SET RATE=10KHZ
3413 7200 CLA
3414 1142 TAD K6000 /SET AC 00,01=1
3415 7001 IAC /INCREMENT COUNTER
3416 7440 SZA /DONE?
3417 5215 JMP ,=2 /WAIT LOOP 4.92 MSEC

```

/NOW DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR

```

/
3420 6141 LINC /ENTER LINC MODE
3421 1022 LOAI /PICK UP AC BIT 07
3422 0020 0020
3423 2004 ESF /DO IO PRESET
3424 2002 PDP /ENTER PDP MODE
3425 6137 CLCA /GET COUNTER
3426 3054 DCA SEND /STORE
3427 1142 TAD K6000 /SET UP DELAY
3430 7001 IAC /INCREMENT COUNTER
3431 7440 SZA /DONE?
3432 5230 JMP ,=2 /WAIT LOOP 4.92 MSEC
3433 6137 CLCA /READ COUNTER AGAIN
3434 7741 CIA /2'S COMPLEMENT
3435 1054 TAD SEND /COMPARE
3436 7650 SNA CLA /HAS COUNTER CHANGED?
3437 4430 JMS I NERROR /CHECK MONITOR
3440 4426 JMS I ERROR /IO PRESET FAILED TO CLEAR RATE BITS 1 & 2
3441 7423 TST77M /MESSAGE POINTER
3442 7402 HLT /ERROR HALT
3443 7410 SKP /TO NEXT TEST
3444 3406 TST77 /ISE LOOP1 SCOPE LOOP
3445 7340 CLA CLL CMA /SET AC=7777
3446 3046 DCA REGA /PRESET REGA FOR NEXT TEST
3447 2047 ISZ REGB /LOOP BACK
3450 5206 JMP TST77
3451 1151 TAD M0040 /
3452 3047 DCA REGB /PRESET REGB

```

```

/
/NOW ENABLE RATE BIT 0
/
3453 7200 TST79, CLA /CLEAR AC
3454 6132 CLLR /CLEAR ALL MODES
3455 6134 CLEN /CLEAR ENABLES
3456 1135 TAD K4000 /SET AC 00=1
3457 6132 CLLR /SET RATE=1KHZ
3460 7200 CLA
3461 7001 IAC /INCREMENT COUNTER
3462 7440 SZA /DONE?
3463 5261 JMP ,=2 /WAIT LOOP 16 MSEC
/
/NOW DO IO PRESET AND SEE IF BIT 0 CLEARED
/
3464 6141 LINC /ENTER LINC MODE
3465 1720 LDAI /PICK UP AC 07
3466 0020 0020
3467 0004 ESF /DO IO PRESET
3470 0002 PDP /ENTER PDP MODE
3471 6137 CLCA /READ COUNTER
3472 3054 DCA SEND /STORE
3473 7001 IAC /INCRMENT COUNTER
3474 7440 SZA /DONE?
3475 5273 JMP ,=2 /WAIT 16 MSEC
3476 6137 CLCA /READ COUNTER AGAIN
3477 7041 CIA /2'S COMPLEMENT
3500 1054 TAD SEND /COMPARE
3501 7650 SNA CLA /COUNTER STILL THE SAME
3502 4430 JMS I NERROR /CHECK MONITOR
3503 4426 JMS I ERROR /RATE BIT 0 SET AFTER IO PRESET
3504 7457 TST79M /MESSAGE POINTER
3505 7402 HLT /ERROR HALT
3506 7410 SKP /TO NEXT TEST
3507 3453 TST79 /ISE LOOP/ SCOPE LOOP
3510 7340 CLA CLL CMA /SET AC=7777
3511 3046 DCA REGA /PRESET REGA
3512 2047 ISZ REGB /LOOP BACK
3513 5463 JMP I TST79N /BACK VIA PAGE 0
3514 3046 DCA REGA /CLEAR REGA IF EXECUTING NEXT TEST

```

/
/DOES OVERFLOW AND OVFL0 INT, FLOP
/CLEAR WITH IO PRESET

3515	7202	TST81,	CLA	/CLEAR AC
3516	6132		CLLR	/CLEAR ALL MODES
3517	1114		TAD K0100	
3520	6132		CLLR	/SET MODE 2(1)
3521	6135		CLSA	/CLEAR STATUS
3522	7200		CLA	
3523	1135		TAD K4000	
3524	6133		CLAB	/SET BUF TO 4000
3525	7200		CLA	
3526	1116		TAD K0200	
3527	6134		CLEN	/LOAD COUNTER
3530	7200		CLA	
3531	6133		CLAB	/ZERO BUF
3532	6132		CLLR	/CLEAR ALL MODES
3533	1114		TAD K2100	
3534	6132		CLLR	/GEN "CLR CNT"
3535	6141		LINC	/ENTER LINC MODE
3536	1020		LDAI	
3537	0720		0020	
3540	0704		ESF	/SO IO PRESET
3541	0002		PDP	/ENTER PDP MODE
3542	6135		CLSA	/GET STATUS
3543	7700		SMA CLA	
3544	4430		JMS I NERROR	/CHECK MONITOR
3545	4426		JMS I ERROR	/OVFL0 STILL SET AFTER IO PRESET
3546	7511		TST81M	/MESSAGE PDINTER
3547	7402		HLT	/ERROR HALT
3550	7410		SKP	/TO NEXT TEST
3551	3515		TST81	/ISE LOOP/ SCOPE LOOP

```

/
/TEST OVFL0 INT ENABLE
/
3552 7200 TST82, CLA /CLEAR AC
3553 1114 TAD K0100
3554 6132 CLLR /SET MODE 2(1)
3555 6135 CLSA /CLEAR STATUS
3556 7200 CLA
3557 1135 TAD <4000
3560 6133 CLAB /SET BUF PRESET REG,
3561 7200 CLA
3562 1116 TAD K0200
3563 6134 CLEN /LOAD CNT WITH 4000
3564 7200 CLA
3565 1114 TAD K0100
3566 6134 CLEN /SET INT,
3567 6141 LINC /ENTER LINE MODE
3570 1320 LOAI
3571 0020 0020
3572 0004 ESP /DO I/O PRESET
3573 0002 PDP /ENTER PDP MODE
3574 7200 CLA
3575 6132 CLLR /CLEAR ALL MODES
3576 1114 TAD K0100
3577 6132 CLLR /GEN,
3600 6131 CLSK
3621 4430 JMS I NERROR /CHECK MONITOR
3602 4426 JMS I ERROR /OVFL0 INTER, SET AFTER I/O PRESET
3623 7534 TST82M /MESSAGE POINTER
3624 7402 HLT /ERROR HALT
3625 7610 SKP CLA /TO NEXT TEST
3626 3552 TST82 /ISE LOOP; SCOPE LOOP

```

/DOES IO PRESET CLEAR INPUT ENABLE FLOPS

```

/
TSTB3,  CLA
3610  7200  CLLR          /CLEAR ALL MODES
3611  6132  TAD      K2077
3612  1113  CLEN          /ENABLE INPUTS TO ALL CHAN
3613  6134  CLSA          /CLEAR STATUS
3614  6141  LINC          /ENTER LINC MODE
3615  1020  LDAI
3616  0020  0020
3617  0104  ESP          /DO IO PRESET
3620  7702  PDP          /ENTER PDP MODE
3621  7200  CLA
3622  1113  TAD      K2077
3623  6132  CLLR          /SIMULATE INPUTS BY ALL CHAN
3624  7200  CLA
3625  6135  CLSA          /GET STATUS
3626  0134  AND      K3777 /IGNORE O'FLO
3627  7650  SNA CLA
3630  4430  JMS I  NERROR  /CHECK MONITOR
3631  4426  JMS I  ERROR   /STATUS NOT ZERO I/O PRESET FAILED
3632  4333  TSTB3M
3633  7402  HLT          /MESSAGE POINTER
3634  7610  SKP CLA     /ERROR HALT
3635  3607  TSTB3      /TO NEXT TEST
                          /ISZ LOOP1 SCOPE LOOP

```

```

/
/DOES IO PRESET CLEAR MODE 2
/
3636 6133 TSTB4, CLAB
3637 6132 CLLR /CLEAR MODES
3640 1114 TAD K0100
3641 6132 CLLR /SET MODE 2(1) - CLR CNT
3642 6141 LINC /ENTER LINC MODE
3643 1020 LDAI
3644 0020 0020
3645 0104 ESF /DO IO PRESET
3646 0002 PDP /ENTER PDP MODE
3647 7200 CLA
3650 1141 TAD K5555
3651 6133 CLAB /LOAD BUF WITH 5555
3652 7200 CLA
3653 1116 TAD K0200
3654 6134 CLEN /GEN LOAD CNT
3655 6137 CLCA /LOAD CNT TO AC
3656 7700 SMA CLA
3657 4430 JMS I NERROR /CHECK MONITOR
3660 4426 JMS I ERROR /MODE 2 NOT CLEARED BY I/O PRESET
3661 4357 TSTB4M /MESSAGE POINTER
3662 7402 HLT /ERROR HALT
3663 7610 SKP CLA /TO NEXT TEST
3664 3636 TSTB4 /ISE LOOP1 SCOPE LOOP
3665 7340 CLA CLL CMA /SET AC = 7777
3666 3746 DCA REGA /PRESET REGA

```



```

/
/DOES IO PRESET CLEAR MODE ?
/
3667 7604 TSTB5, LAS /IF RIGHT SW BIT 4(1)
3670 7406 RTL /SKIP FAST SAM TEST
3671 7406 RTL
3672 7710 SPA CLA
3673 5354 JMP RESET
3674 7220 CLA
3675 6132 CLLR /CLEAR ALL MODES
3676 6141 LINC /ENTER LINC MODE
3677 0120 SAM0 /READ KNOB 0
3700 2002 PDP
3721 3054 DCA SEND
3722 6141 LINC
3703 0101 SAM1 /READ KNOB 1
3704 2002 PDP /ENTER PDP MODE
3725 7200 CLA
3706 1122 TAD K0400
3707 6132 CLLR /SET MODE 0(1)
3710 6141 LINC /ENTER LINC MODE
3711 1720 LDAI
3712 0720 0020
3713 0704 ESF /DO IO PRESET
3714 1020 LDAI
3715 0100 0100 /ENABLE FAST SAM
3716 0004 ESF
3717 0100 SAM0 /READ KNOB 1=FAST S. MODE
3720 0002 PDP /ENTER PDP MODE
3721 7041 CIA
3722 1054 TAD SEND
3723 7640 SZA CLA
3724 4430 JMS I NERROR /CHECK MONITOR
3725 4426 JMS I ERROR /FAST SAM NOT SET
3726 4403 TSTB5M /MESSAGE POINTER
3727 7402 HLT /ERROR HALT
3730 7410 SKP /TO NEXT TAPE
3731 3667 TSTB5 /ISE LOOP1 SCOPE LOOP
3732 7340 CLA CLL CMA /SET AC = 7777
3733 3046 DCA REGA /PRESET REGA

```

/
/NOW CHECK FOR MODE 0 CLEARED
/

3734	6141	TST86,	LINC	/ENTER LINC MODE
3735	6122		SAM0	/READ KNOB 0
3736	0002		PDP	/ENTER PDP MODE
3737	7041		CIA	
3740	1054		TAD	SEND
3741	7650		SNA CLA	
3742	4430		JMS I	NERROR
3743	4426		JMS I	ERROR
3744	4432		TST86M	/CHECK MONITOR
3745	7402		HLT	/MODE 0 NOT CLEARED
3746	7410		SKP	/MESSAGE POINTER
3747	3734		TST86	/ERROR HALT
3750	7340		CLA CLL CMA	/TO NEXT TEST
3751	3046		DCA	REGA
3752	2047		ISZ	REGB
3753	5267		JMP	TST85
				/ISZ LOOP1 SCOPE LOOP
				/SET AC = 7777
				/PRESET REGA
				/LOOP BACK

/RESET ANYTHING LEFT HANGING
/

3754	1107	RESET:	TAD	K0020	/PICK UP AC BIT 07
3755	6141		LINC		/TO LMODE
3756	0004		ESF		/DO IO PRESET
3757	0202		PDP		/TO PMODE
3760	7200		CLA		/CLEAR THE AC
3761	1151		TAD	M0040	
3762	3046		DCA	REGA	/PRESET REGA PRIOR TO NEXT TEST

/DOES MODE 1(1) WORK CHAN 1

```

/
/DOES MODE 1(1) WORK CHAN 1
/
TST87:  CLA
3763  7200
3764  6132      CLLR
3765  6133      CLAB
3766  4445      JMS I   RANDOM
3767  3054      DCA     SEND
3770  1094      TAD     SEND
3771  6133      CLAB
3772  7200      CLA
3773  1114      TAD     K0100
3774  6132      CLLR
3775  6135      CLSA
3776  7200      CLA
3777  1116      TAD     K0200
4000  6134      CLEN
4001  6132      CLLR
4002  7200      CLA
4003  6133      CLAB
4004  1112      TAD     K0060
4005  6134      CLEN
4006  2047      ISZ    REGB
4007  7410      SKP
4010  5213      JMP     ,+3
4011  6131      CLSK
4012  5206      JMP     ,=4
4013  6135      CLSA
4014  7200      CLA
4015  3047      DCA     REGB
4016  6136      CLBA
4017  7041      CIA
4020  1054      TAD     SEND
4021  7650      SNA   CLA
4022  4430      JMS I   NERROR
4023  4426      JMS I   ERROR
4024  4450      TST87M
4025  7402      HLT
4026  7410      SKP
4027  3763      TST87
4030  1151      TAD     M0040
4031  3046      DCA     REGA

/CLEAR ALL MODES
/CLEAR BUF
/GET RANDOM NUM
/SEND RANDOM NUM TO BUF
/GEN "CLR CNT"
/CLEAR CLOCK STATUS
/GEN LOAD CNT
/SET MODE BIT 1(1)
/CLEAR BUFFER
/ENABLE INPT 1 AND INT CHAN1
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/SKP ON CLOCK INT
/CLEAR STATUS
/CLEAR REGB
/GET BUFFER
/COMPARE
/CHECK MONITOR
/CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP

```

```

/
/DOES MODE 1 (1) WORK CHAN 2
/
4032 6134 TST88, CLEN /CLEAR ENABLES
4033 6135 CLSA /CLEAR CLOCK STATUS
4034 7200 CLA
4035 6133 CLAB /CLEAR BUFFER
4036 1104 TAD K0014
4037 6134 CLEN /ENABLE CHAN 2 INPUT AND INT
4040 2047 ISZ REGB /INCREMENT TIMER
4041 7410 SKP /NOT DONE YET
4042 5245 JMP ,+3 /TIME OUT
4043 6131 CLSK /SKP ON CLOCK INT
4044 5240 JMD ,+4
4045 6135 CLSA /CLEAR STATUS
4046 7200 CLA
4047 3047 DCA REGB /CLEAR REGB
4050 6136 CLBA /GET BUFFER
4051 7041 CIA
4052 1054 TAD SEND /COMPARE
4053 7650 SVA CLA
4054 4430 JMS I NERROR /CHECK MONITOR
4055 4426 JMS I ERROR /CHAN2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4056 4476 TST88M /MESSAGE POINTER
4057 7402 HLT /ERROR HALT
4060 7410 SKP /TO NEXT TEST
4061 4732 TST88 /ISE LOOP/ SCOPE LOOP
4062 1151 TAD M0040
4063 3046 DCA REGA

```

```

/DOES MODE 1 (1) WORK CHAN 3
/
4064 6134 TSTB9, CLEN /CLEARS ENABLE
4065 6135 CLSA /CLEAR STATUS
4066 7200 CLA
4067 6133 CLAB /CLEAR BUFFER
4070 177 TAD K0003
4071 6134 CLEN /ENABLES CHAN 3 INPUT AND INT
4072 2747 ISZ REGA /INCREMENT TIMER
4073 7410 SKP /NOT DONE YET
4074 5277 JMP ,+3 /TIME OUT
4075 6131 CLSK /SKIP ON CK INT
4076 5272 JMP ,=4
4077 6135 CLSA /CLEAR CLOCK STATUS
4100 7200 CLA
4101 3047 DCA REGB /CLEAR REGB
4102 6136 CLBA /GET BUF
4103 7441 CIA
4104 1054 TAD SEND /COMPARE
4105 7650 SNA CLA
4106 4430 JMS I NERROR /CHECK MONITOR
4107 4426 JMS I ERROR /CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4110 4524 TSTB9M /MESSAGE POINTER
4111 7402 HLT /ERROR HALT
4112 7410 SKP /TO NEXT TEST
4113 4764 TSTB9 /ISZ LOOP1 SCOPE LOOP
4114 7340 CLA CLL CMA /SET AC=7777
4115 3046 DCA REGA /PRESET REGA
4116 1151 TAD M0040 /
4117 3147 DCA REGB /PRESET REGB

```

```

/
/TEST MODE 1(1) AND MODE 2(1) CHAN 1
/
4120 6134 TST90, CLEN /CLEARS ENABLES
4121 1120 TAD K0300
4122 1127 TAD K1000
4123 6132 CLLR /START CNT RATE=400KHZ = MODE 1(1) AND 2(1)
4124 7202 CLA
4125 1120 TAD K0300
4126 6132 CLLR /STOP CNT = MODE 1(1) AND 2(1)
4127 6137 CLCA /GET CNT
4132 3254 DCA SEND /STORE
4131 6135 CLSA
4132 7202 CLA
4133 6133 CLAB /CLEAR BUF
4134 1112 TAD K0060
4135 6134 CLEN /ENABLE CHAN1 INPUT AND INT
4136 2251 ISZ REGT /INCREMENT TIMER
4137 7410 SKP /NOT DONE YET
4140 5343 JMP .+3 /TIME OUT
4141 6131 CLSK /SKP ON CLOCK INT
4142 5336 JMP .-4
4143 6135 CLSA /CLEAR CLOCK STATUS
4144 7202 CLA
4145 3251 DCA REGT /CLEAR TIMER
4146 6136 CLBA /GET BUF
4147 7241 CIA
4150 1254 TAD SEND /COMAPRE
4151 7650 SNA CLA
4152 4430 JMS I NERROR /CHECK MONITOR
4153 4426 JMS I ERROR /CHAN1 FAILED TO CAUSE CNT TO BUF TRANSFER
4154 4552 TST90M /MESSAGE POINTER
4155 7402 HLT /ERROR HALT
4156 7410 SKP /TO NEXT TEST
4157 4120 TST90 /ISZ LOOP1 SCOPE LOOP
4160 7340 CLA CLL CMA
4161 3246 DCA REGA

```

```

/
/TEST MODE 1 (1) AND MODE 2 (1) CHAN 2
/
4162 6134 TST91, CLEN /CLEARS ENABLES
4163 6135 CLSA /CLEAR STATUS
4164 7200 CLA
4165 6133 CLAB /CLEAR BUF
4166 1104 TAD K0014
4167 6134 CLEN /ENABLE CHAN 2 INPUT AND INT
4170 2351 ISZ REGT /INCREMENT TIMER
4171 7410 SKP /NOT DONE YET
4172 5375 JMP ,+3 /TIME OUT
4173 6131 CLSK /SKP ON CLOCK INT
4174 5370 JMP ,+4
4175 6135 CLSA /CLEAR STATUS
4176 7200 CLA
4177 3051 DCA REGT /CLEAR REGT
4200 7200 NOP
4201 6136 CLBA /GET BUF
4202 7441 CIA
4203 1054 TAD SEND /COMPARE
4204 7650 SNA CLA
4205 4430 JMS I NERROR /CHECK MONITOR
4206 4426 JMS I ERROR /CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4207 4600 TST91M
4210 7402 HLT
4211 7610 SKP CLA
4212 4162 TST91
4213 7340 CLA CLL CMA
4214 3046 DCA REGA /PRESET REGA

```

```

/
/TEST MODE 1 (1) AND MODE 2 (1) CHAN 3
/
4215 6134 TST92, CLEN /CLEAR ENABLES
4216 6135 CLSA
4217 7200 CLA
4220 6133 CLAB /CLEAR BUF
4221 1777 TAD K0003
4222 6134 CLEN /ENABLES CHAN3 INPUT AND INT
4223 2251 ISZ REGT /INCREMENT TIMER
4224 7410 SKP /NOT DONE YET
4225 5230 JMP ,+3 /TIME OUT
4226 6131 CLSK /SKP ON CLOCK INT
4227 5223 JMP ,+4
4230 6135 CLSA /CLEAR CLOCK STATUS
4231 7200 CLA
4232 3251 DCA REGT /CLEAR REGT
4233 7300 NOP
4234 6136 CLBA /GET BUF
4235 7341 CIA
4236 1254 TAD SEND /COMPARE
4237 7650 SNA CLA
4240 4430 JMS I NERROR
4241 4426 JMS I ERROR /CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4242 4626 TST92M /MESSAGE POINTER
4243 7402 HLT /ERROR HALT
4244 7410 SKP /TO NEXT TEST
4245 4215 TST92 /ISZ LOOP1 SCOPE LOOP
4246 7340 CLA CLL CMA /SET AC = 7777
4247 3246 DCA REGA /PRESET REGA

```



```

/
/CHECK THAT CHAN 3 CLEARED COUNTER FROM TEST 92
/
4253 6137 TST93, CLCA /GET CNT
4251 5753 DCA RXED
4252 1753 TAD RXED
4253 7652 SNA CLA /ZERO?
4254 4432 JMS I NERROR /CHECK MONITOR
4255 4426 JMS I ERROR /CHAN3 INPUT FAILED TO CLEAR CNT
4256 4654 TST93M /MESSAGE POINTER
4257 7402 HLT /ERROR HALT
4260 7410 SKP /TO NEXT TEST
4261 4250 TST93 /ISZ LOOP; SCOPE LOOP
4262 7340 CLA CLL CMA /SET AC = 7777
4263 3746 DCA REGA /PRESET REGA
4264 2747 ISZ REGB /DO TESTS 90-93 40 TIMES
4265 5464 JMP I TST92N /TO TEST 90
4266 1151 TAD M0040
4267 3746 DCA REGA /PRESET REGA

/
/CHECK THAT D'FLO ALWAYS TRANSFERS BUFFER TO COUNTER ON MODE 2(1)
/
4270 1771 TST94, TAD KPRE /GET PRESET
4271 6133 CLAB /PRESET BUFFER
4272 7200 CLA /
4273 1773 TAD KRTE /GET RATE
4274 6132 CLLR /START CLOCK
4275 7200 CLA //
4276 1772 TAD KENA /GET ENABLES
4277 6134 CLEN /INTERRUPT ON OVERFLOW
4300 6131 CLSK /WAIT FOR INTERRUPT
4301 5300 JMP ,=1 /
4302 2751 ISZ REGT /WAIT FOR ANOTHER OVERFLOW
4303 5302 JMP ,=1 /22 MSEC DELAY
4304 7202 CLA
4305 6132 CLLR
4306 6134 CLEN
4307 6135 CLSA
4310 6137 CLCA /GET THE COUNTER
4311 7440 SZA /0 IS OK
4312 7710 SPA CLA /COUNTER SHOULD NEVER GO POSITIVE
4313 4430 JMS I NERROR /
4314 4426 JMS I ERROR /ECO EM=00034 IS EITHER NOT INSTALLED OR NOT WORKING
4315 4702 TST94M /
4316 7402 HLT /
4317 7410 SKP /
4320 4270 TST94 /

```

/

/ALERT OPERATOR OF PASS COMPLETION

/SUPPRESS PRINTOUT IF RSW 06 = 1

/

4321	2432	TST95,	ISZ	PASS	/INCREMENT PASS
4322	7000		NOP		/DON'T SKIP
4323	7604		LAS		/READ SWITCHES
4324	0111		AND	<0040	/PICK OUT RSW 06
4325	7640		SZA	CLA	/SET?
4326	5176		JMP	176	/YES, NO PRINTOUT
4327	1744		TAD	PNTJ	/GET POINTER
4330	3426		DCA	I ERROR	/CHEAT MONITOR
4331	5431		JMP	I OUTPAS	/GO TYPE ALARM
4332	4740	LOCJ,	TST95M		/MESSAGE POINTER

/

/RETURN TO LOC 176 FROM ASCII TYPEOUT (MONITOR WILL HANDLE LINK)

/

```

      5000      *5000
      /
      /NON ERROR MONITOR DETERMINES IF OPERATOR WANTS TO LOOP ON NONFAILING TEST
      NERROS, 2
5000  7100      /RETURN ADDRESS
5001  7307      CLA CLL IAC RTL      /SET AC = 4
5002  1200      TAD      NERROS      /GET RETURN ADDRESS
5003  3200      DCA      NERROS      /UPDATE RETURN ADDRESS
5004  1600      TAD I   NERROS      /GET SCOPE LOOP ADDRESS
5005  3220      DCA      ERRORS      /STORE IT
5006  2046      ISZ      REGA        /UPDATE DATA
5007  5620      JMP I   ERRORS      /EXIT
5010  7604      LAS      NERROS      /READ SWITCHES
5011  0122      AND      K0400      /SAVE SR3
5012  7640      SZA CLA              /TEST AND CLEAR
5013  5620      JMP I   ERRORS      / LOOPING
5014  7640      CMA              /SET AC=-1
5015  1200      TAD      NERROS      /ADD NERROS
5016  3200      DCA      NERROS      /STORE IN NERROS
5017  5600      JMP I   NERROS      /JUMP INDIRECT LOOP
      /
      /ERROR PROCESSOR, SCOPE LOOP, HALT, PRINT
      ERRORS, 2
5020  0000      /RETURN ADDRESS STORAGE
5021  7604      LAS      NERROS      /READ SWITCHES
5022  7104      RAL              /MOVE SR1 INTO ACC0
5023  7700      SMA CLA              /IS IT SET
5024  5251      JMP      ASCII      /NO TYPE A MESSAGE
5025  4421      JMS I   BELL        /RING THE BELL
5026  1220      ASCRXT, TAD      ERRORS /GET CURRENT ERROR ADDRESS
5027  7041      CIA              /INVERT IT
5030  3027      DCA      LSTERR     /STORE IN LAST ERROR
5031  2220      ISZ      ERRORS      /YES INDEX ESCAPE
5032  7604      LAS      NERROS      /READ SWITCHES
5033  7700      SMA CLA              /IS SR0 SET
5034  7402      HLT              /NO, ERROR HALT
5035  2220      ISZ      ERRORS      /YES INDEX ESCAPE TO JUMP OUT
5036  2220      ISZ      ERRORS      /INDEX ERRORS TO SCOPE MODE
5037  1620      TAD I   ERRORS      /GET SCOPE ADDRESS
5040  3200      DCA      NERROS      /STORE IN TYPE
5041  7604      LAS      NERROS      /READ SWITCHES
5042  7006      RTL              /MOVE SR02 TO ACC0
5043  7710      SPA CLA              /IS SCOPE MODE SELECTED
5044  5600      JMP I   NERROS      /YES CONTINUE IN SCOPE LOOP
5045  7040      CMA              /NO SET AC=7777 (=1)
5046  1220      TAD      ERRORS      /SUBTRACT ONE FROM ERRORS
5047  3220      DCA      ERRORS      /STORE SELECTED ADDRESS
5050  5620      JMP I   ERRORS      /EXIT TO NEXT TEST

```

5051	7240	ASCII,	CLA	CMA	/SET C(AC)=1
5052	1620		TAD	I	ERRORS
5053	3010		DCA		/GET MESSAGE ADDRESS STORAGE
5054	1220		TAD		/STORE IT IN AUTO INDEX REGISTER
5055	1227		TAD		ERRORS
5056	7650		TAD		/GET RETURN ADDRESS
5057	5363		TAD		LSTERR
5060	1410		SNA	CLA	/SUBTRACT LAST ERROR ADDRESS
5061	3200		JMP		/TEST
5062	1200		TAD	I	PINT
5063	7450		DCA		NERROS
5064	5226		TAD		NERROS
5065	7440		SNA		/TEST IT
5066	7450		JMP		ASCRXT
5067	5315		CMA		/NUMBER=EXIT,
5070	7440		SNA		/INVERT IT
5071	7112		JMP		DATUM
5072	7012		CMA		/TYPE OUT DATA ROUTINE
5073	7012		RTR	CLL	/CHANGE IT BACK
5074	4300		RTR		/SWAP AC TO THE RIGHT
5075	1200		JMS		TYPECH
5076	4300		TAD		NERROS
5077	5260		JMS		TYPECH
5100	0700	TYPECH,	JMP		ASCII+7
5101	0113		AND		K0077
5102	3056		DCA		SPACE
5103	1256		TAD		SPACE
5104	7650		SNA	CLA	/TEST FOR 00 CRLF CODE
5105	4354		JMS		CRLF
5106	1256		TAD		SPACE
5107	1151		TAD		M0040
5110	7510		SPA		/TEST POLARITY
5111	1114		TAD		K0100
5112	1117		TAD		K240
5113	4469		JMS	I	TYPE
5114	5700		JMP	I	TYPECH
					/EXIT

5115	1410	DATUM,	TAD I	PINT	/GET ADDRESS OF REGISTER
5116	3200		DCA	NERROS	/STORE IN TEMP
5117	1200		TAD	NERROS	/GET TEMP
5120	7650		SNA	CLA	/TEST FOR EXIT
5121	5226		JMP	ASCRXT	/EQUALS 0000 EXIT
5122	1200		TAD	NERROS	/GET TEMP
5123	1162		TAD	M4444	/SS?
5124	7650		SNA	CLA	/TEST
5125	5176		JMP	176	/SPECIAL RESTART
5126	1600		TAD I	NERROS	/GET DATA
5127	4333		JMS	OCTYP	/TYPE IT
5130	1117		TAD	K240	/SPACE
5131	4465		JMS I	TYPE	/TYPE IT
5132	5315		JMP	DATUM	/TYPE NUMERIC DATA
5133	0000	OCTYP,	0		/RETURN ADDRESS STORAGE
5134	3300		DCA	TYPECH	/STORE DATA TO BE PRINTED
5135	1143		TAD	K7774	/SET UP TALLY
5136	3756		DCA	SPACE	/SET IT
5137	1130	HERE,	TAD	K1026	/GET FLAG NUMBER
5140	3354	REDO,	DCA	CRLF	/STORE
5141	1300		TAD	TYPECH	
5142	7004		RAL		
5143	3300		DCA	TYPECH	
5144	1354		TAD	CRLF	
5145	7004		RAL		
5146	7420		SNL		
5147	5340		JMP	REDO	
5150	4465		JMS I	TYPE	
5151	2056		ISZ	SPACE	
5152	5337		JMP	HERE	
5153	5733		JMP I	OCTYP	/EXIT
5154	0000	CRLF,	0		/RETURN ADDRESS STORAGE
5155	1374		TAD	K0215	/GET CR
5156	4465		JMS I	TYPE	/TYPE IT
5157	1375		TAD	K0212	/GET LF
5160	4465		JMS I	TYPE	/TYPE IT
5161	1115		TAD	K0177	/SET TO RUBOUT
5162	5754		JMP I	CRLF	/EXIT
5163	1410	DATYP,	TAD I	PINT	/GET A TERM OFF OF TYPE LIST
5164	7450		SNA		/END OF LIST?
5165	5226		JMP	ASCRXT	/YES EXIT
5166	7040		CMA		/INVERT
5167	7640		SZA	CLA	/BEGINNING OF DATA
5170	5363		JMP	DATYP	/NO
5171	4354		JMS	CRLF	/YES OK RETURN THE TTY CARRIAGE AND LINE FEED
5172	7300		CLA	CLL	/CLEAR AC AND LINK
5173	5315		JMP	DATUM	/GO TYPE THE DATA
5174	0215	K0215,	0215		
5175	0212	K0212,	0212		

```

5200      5200      *5200
5201 0700 BELLS, 0 /RING THE BELL
5202 7604 LAS
5203 0114 AND K2102
5204 7640 SEA CLA
5205 5600 JMP I BELLS
5206 1101 TAD K2207
5207 4465 JMS I TYPE
5208 5600 JMP I BELLS
5209 0700 RANDY, 0 /RANDOM NUMBER GENERATOR
5210 1240 TAD RNA
5211 1241 TAD RNB
5212 1242 TAD RNC
5213 1140 TAD K5252
5214 3240 DCA RNA
5215 7004 RAL
5216 1240 TAD RNA
5217 1241 TAD RNB
5218 1242 TAD RNC
5219 1140 TAD K5252
5220 3241 DCA RNB
5221 7004 RAL
5222 1240 TAD RNA
5223 1241 TAD RNB
5224 1242 TAD RNC
5225 1140 TAD K5252
5226 3242 DCA RNC
5227 7004 RAL
5228 1240 TAD RNA
5229 1241 TAD RNB
5230 1242 TAD RNC
5231 1140 TAD K5252
5232 3242 DCA RNC
5233 7004 RAL
5234 1240 TAD RNA
5235 3240 DCA RNA
5236 1241 TAD RNB
5237 1242 TAD RNC
5238 5610 JMP I RANDY
5239 7601 RNA, 7601
5240 3542 RNB, 3542
5241 3755 RNC, 3755
5242 0000 TYP0UT, 0
5243 6046 TLS
5244 6041 TSF
5245 5245 JMP ,=1
5246 6042 TCF /CLEAR FLAG
5247 7300 CLA CLL
5248 5643 JMP I TYP0UT
5249 0000 SETN, 0 /RESET PASS COUNTER
5250 7300 CLA CLL
5251 3032 DCA PASS
5252 3046 DCA REGA
5253 3047 DCA REGB
5254 3027 DCA LSTERR
5255 5652 JMP I SETN

```

/TEXT TEST ERROR MESSAGES

5261	0024	TST10M,	0024	/TST10 CLAB CHANGED AC
5262	2324		2324	
5263	6160		6160	
5264	4003		4003	
5265	1401		1401	
5266	0240		0240	
5267	0310		0310	
5270	0116		0116	
5271	0705		0705	
5272	0440		0440	
5273	0103		0103	
5274	4000		4000	
5275	7777		EXITA	
5276	0046		REGA	
5277	0053		RXED	
5300	0000		EXIT	
5301	0024	TST11M,	0024	/TST11 CLBA FAILED
5302	2324		2324	
5303	6161		6161	
5304	4003		4003	
5305	1402		1402	
5306	0140		0140	
5307	0601		0601	
5310	1114		1114	
5311	0504		0504	
5312	4000		4000	
5313	7777		EXITA	
5314	0054		SEND	
5315	0053		RXED	
5316	0000		EXIT	
5317	0024	TST12M,	0024	/TST12 CLAB FAILED
5320	2324		2324	
5321	6162		6162	
5322	4003		4003	
5323	1401		1401	
5324	0240		0240	
5325	0601		0601	
5326	1114		1114	
5327	0504		0504	
5330	4000		4000	
5331	7777		EXITA	
5332	0054		SEND	
5333	0053		RXED	
5334	0000		EXIT	
5335	0024	TST13M,	0024	/TST13 CLAB FAILED
5336	2324		2324	
5337	6163		6163	
5340	4003		4003	
5341	1401		1401	

5342	0240	0240
5343	0601	0601
5344	1114	1114
5345	0504	0504
5346	4000	4000
5347	7777	EXITA
5350	0746	REGA
5351	0053	RXED
5352	0020	EXIT

5353	0024	TST14M, 0024
5354	2324	2324
5355	6164	6164
5356	4003	4003
5357	1401	1401
5360	0240	0240
5361	0601	0601
5362	1114	1114
5363	0504	0504
5364	4000	4000
5365	7777	EXITA
5366	0054	SEND
5367	0053	RXED
5370	0000	EXIT

/TST14 CLAB FAILED

5371	0024	TST15M, 0024
5372	2324	2324
5373	6165	6165
5374	4003	4003
5375	1402	1402
5376	0140	0140
5377	0310	0310
5400	0116	0116
5401	0705	0705
5402	0440	0440
5403	0225	0225
5404	0606	0606
5405	0522	0522
5406	4000	4000
5407	7777	EXITA
5410	0054	SEND
5411	0053	RXED
5412	0000	EXIT

/TST15 CLBA CHANGED BUFFER

5413	0024	TST16M, 0024
5414	2324	2324
5415	6166	6166
5416	4003	4003
5417	1401	1401
5420	0274	0274
5421	7603	7603
5422	1402	1402
5423	0140	0140
5424	0601	0601
5425	1114	1114

/TST16 CLAB <> CLBA FAILED

5426	2524	0504
5427	4003	4000
5430	7777	EXITA
5431	2746	REGA
5432	3753	RXED
5433	0000	EXIT

5434	2324	TST17M, 0024
5435	2324	2324
5436	6167	6167
5437	4003	4003
5440	1401	1401
5441	0274	0274
5442	7603	7603
5443	1402	1402
5444	0140	0140
5445	0601	0601
5446	1114	1114
5447	0504	0504
5450	4000	4000
5451	7777	EXITA
5452	0054	SEND
5453	0053	RXED
5454	0000	EXIT

/TST17 CLAB <> CLBA FAILED

5455	0024	TST18M, 0024
5456	2324	2324
5457	6170	6170
5460	4003	4003
5461	1401	1401
5462	0274	0274
5463	7603	7603
5464	1402	1402
5465	0140	0140
5466	0601	0601
5467	1114	1114
5470	0504	0504
5471	4000	4000
5472	7777	EXITA
5473	0054	SEND
5474	0053	RXED
5475	0000	EXIT

/TST18 CLAB <> CLBA FAILED

5476	2024	TST19M, 0024
5477	2324	2324
5500	6171	6171
5501	4003	4003
5502	1405	1405
5503	1640	1640
5504	0310	0310
5505	0116	0116
5506	0705	0705
5507	0440	0440
5510	0103	0103
5511	4000	4000

/TST19 CLBN CHANGED AC

5512 7777 EXITA
 5513 7746 REGA
 5514 2753 RXED
 5515 2000 EXIT

5516 0024 TST20M, 0024
 5517 2324 2324
 5520 6260 6260
 5521 4003 4003
 5522 1405 1405
 5523 1640 1640
 5524 2310 2310
 5525 0116 0116
 5526 0705 0705
 5527 0440 0440
 5530 0225 0225
 5531 0606 0606
 5532 0522 0522
 5533 4000 4000
 5534 7777 EXITA
 5535 2046 REGA
 5536 2253 RXED
 5537 0000 EXIT

/TST20 CLEN CHANGED BUFFER

5540 0024 TST21M, 0024
 5541 2324 2324
 5542 6261 6261
 5543 4003 4003
 5544 1403 1403
 5545 0140 0140
 5546 0601 0601
 5547 1114 1114
 5550 0504 0504
 5551 4000 4000
 5552 7777 EXITA
 5553 0154 SEND
 5554 0253 RXED
 5555 0000 EXIT

/TST21 CLCA FAILED

5556 0024 TST22M, 0024
 5557 2324 2324
 5560 6262 6262
 5561 4042 4042
 5562 2314 2314
 5563 2240 2240
 5564 0316 0316
 5565 2442 2442
 5566 4006 4006
 5567 2111 2111
 5570 1405 1405
 5571 0400 0400
 5572 7777 EXITA
 5573 0154 SEND
 5574 0253 RXED
 5575 0000 EXIT

/TST22 "CLR CNT" FAILED

5576	2324	TST23M, 2324
5577	2324	2324
5602	6263	6263
5601	4003	4003
5602	1405	1405
5603	1640	1640
5604	0601	0601
5605	1114	1114
5606	0504	0504
5607	4000	4000
5610	7777	EXITA
5611	0046	REGA
5612	0053	RXED
5613	0000	EXIT

/TST23 CLEN FAILED

5614	0024	TST24M, 0024
5615	2324	2324
5616	6264	6264
5617	4003	4003
5620	1405	1405
5621	1640	1640
5622	0601	0601
5623	1114	1114
5624	0504	0504
5625	4000	4000
5626	7777	EXITA
5627	0054	SEND
5630	0053	RXED
5631	0000	EXIT

/TST24 CLEN FAILED

5632	0024	TST25M, 0024
5633	2324	2324
5634	6265	6265
5635	4003	4003
5636	1403	1403
5637	0140	0140
5640	0310	0310
5641	0116	0116
5642	0705	0705
5643	2340	2340
5644	0317	0317
5645	2516	2516
5646	2400	2400
5647	7777	EXITA
5650	0054	SEND
5651	0053	RXED
5652	0000	EXIT

/TST25 CLCA CHANGES COUNT

5653	0024	TST26M, 0024
5654	2324	2324
5655	6266	6266
5656	4002	4002
5657	2506	2506
5660	0605	0605

/TST26 BUFFER <> COUNTER FAILED

5661	2274	2274
5662	7673	7603
5663	1725	1725
5664	1624	1624
5665	0522	0522
5666	4006	4006
5667	0111	0111
5670	1405	1405
5671	0400	0400
5672	7777	EXITA
5673	0054	SEND
5674	0053	RXED
5675	0000	EXIT

5676	0024	TST27M, 0024
5677	2324	2324
5700	6267	6267
5701	4042	4042
5702	1417	1417
5703	0104	0104
5704	4003	4003
5705	1624	1624
5706	4240	4240
5727	0601	0601
5710	1114	1114
5711	2340	2340
5712	2417	2417
5713	4042	4042
5714	1722	1722
5715	4200	4200
5716	7777	EXITA
5717	0054	SEND
5720	0053	RXED
5721	0000	EXIT

/TST27 "LOAD CNT" FAILS TO "OR"

5722	0024	TST28M, 0024
5723	2324	2324
5724	6270	6270
5725	4042	4042
5726	1417	1417
5727	0104	0104
5730	4003	4003
5731	1624	1624
5732	4240	4240
5733	1417	1417
5734	0104	0104
5735	0504	0504
5736	4011	4011
5737	1640	1640
5740	0522	0522
5741	2217	2217
5742	2200	2200
5743	7777	EXITA
5744	0054	SEND
5745	0053	RXED

/TST28 "LOAD CNT" LOADED IN ERROR

5746	0000	EXIT
5747	0024	TST29M, 0024
5750	2324	2324
5751	6271	6271
5752	4042	4042
5753	1417	1417
5754	0104	0104
5755	4003	4003
5756	1624	1624
5757	4240	4240
5760	1417	1417
5761	0104	0104
5762	0504	0504
5763	4011	4011
5764	1640	1640
5765	0522	0522
5766	2217	2217
5767	2200	2200
5770	7777	EXITA
5771	0054	SEND
5772	0053	RXED
5773	0000	EXIT

/TST29 "LOAD CNT" LOADED IN ERROR

5774	0024	TST30M, 0024
5775	2324	2324
5776	6360	6360
5777	4015	4015
6000	1704	1704
6001	0540	0540
6002	2205	2205
6003	0740	0740
6004	0301	0301
6005	2523	2523
6006	0523	0523
6007	4042	4042
6010	1417	1417
6011	0104	0104
6012	4003	4003
6013	1624	1624
6014	4200	4200
6015	7777	EXITA
6016	0054	SEND
6017	0053	RXED
6020	0000	EXIT

/TST30 MODE REG CAUSES "LOAD CNT"

6021	0024	TST31M, 0024
6022	2324	2324
6023	6361	6361
6024	4015	4015
6025	1704	1704
6026	0540	0540
6027	2205	2205
6030	0740	0740
6031	0301	0301
6032	2523	2523

/TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"

6033	0523	0523
6034	4042	4042
6035	1417	1417
6036	0104	0104
6037	4003	4003
6040	1624	1624
6041	4240	4240
6042	1722	1722
6043	4042	4042
6044	0314	0314
6045	2240	2240
6046	0225	0225
6047	0642	0642
6050	4000	4000
6051	7777	EXITA
6052	0054	SEND
6053	0053	RXED
6054	0047	REGB
6055	0000	EXIT

6056	0024	TST32M, 0024
6057	2324	2324
6060	6362	6362
6061	4015	4015
6062	1704	1704
6063	0540	0540
6064	6272	6272
6065	4061	4061
6066	7660	7660
6067	4003	4003
6070	1417	1417
6071	0313	0313
6072	0504	0504
6073	4003	4003
6074	1624	1624
6075	2200	2200
6076	7777	EXITA
6077	0054	SEND
6100	0053	RXED
6101	0000	EXIT

/TST32 MODE 21 1>0 CLOCKED CNTR

6102	0024	TST33M, 0024
6103	2324	2324
6104	6363	6363
6105	4015	4015
6106	1704	1704
6107	0540	0540
6110	6272	6272
6111	4060	4060
6112	7661	7661
6113	4003	4003
6114	1417	1417
6115	0313	0313
6116	0504	0504
6117	4003	4003

/TST33 MODE 21 0>1 CLOCKED CNTR

6120	1624	1624
6121	2200	2200
6122	7777	EXITA
6123	2174	K0000
6124	1153	RXED
6125	0000	EXIT

6126	0024	TST34M, 0024
6127	2324	2324
6130	6364	6364
6131	4017	4017
6132	4706	4706
6133	1417	1417
6134	4006	4006
6135	0111	0111
6136	1405	1405
6137	0440	0440
6140	2417	2417
6141	4023	4023
6142	0524	0524
6143	4017	4017
6144	4706	4706
6145	1417	1417
6146	4006	4006
6147	1417	1417
6150	2000	2000
6151	0000	EXIT

/TST34 O'FLO FAILED TO SET O'FLO FLOP

6152	0024	TST35M, 0024
6153	2324	2324
6154	6365	6365
6155	4003	4003
6156	1423	1423
6157	0140	0140
6160	0601	0601
6161	1114	1114
6162	0504	0504
6163	4024	4024
6164	1740	1740
6165	0314	0314
6166	0501	0501
6167	2240	2240
6170	4017	4017
6171	4706	4706
6172	1417	1417
6173	4006	4006
6174	1417	1417
6175	2000	2000
6176	0000	EXIT

/TST35 CLSA FAILED TO CLEAR O'FLO FLOP

6177	0024	TST36M, 0024
6200	2324	2324
6201	6366	6366
6202	4003	4003
6203	1423	1423

/TST36 CLSK SKIPPED IN ERROR

6204	1340	1340
6205	2313	2313
6206	1120	1120
6207	2005	2005
6210	0440	0440
6211	1116	1116
6212	4005	4005
6213	2222	2222
6214	1722	1722
6215	4000	4000
6216	0000	EXIT

6217	0024	TST37M, 0024
6220	2324	2324
6221	6367	6367
6222	4011	4011
6223	1414	1414
6224	0507	0507
6225	0114	0114
6226	4003	4003
6227	1417	1417
6230	0313	0313
6231	4011	4011
6232	1624	1624
6233	0522	0522
6234	2225	2225
6235	2024	2024
6236	4100	4100
6237	0000	EXIT

/TST37 ILLEGAL CLOCK INTERRUPT!

6240	2224	TST38M, 0024
6241	2324	2324
6242	6370	6370
6243	4003	4003
6244	1423	1423
6245	1340	1340
6246	0601	0601
6247	1114	1114
6250	0504	0504
6251	4024	4024
6252	1740	1740
6253	2313	2313
6254	1120	1120
6255	4000	4000
6256	0000	EXIT

/TST38 CLSK FAILED TO SKIP

6257	0024	TST39M, 0024
6260	2324	2324
6261	6371	6371
6262	4003	4003
6263	1417	1417
6264	0313	0313
6265	4011	4011
6266	1624	1624
6267	0522	0522

/TST39 CLOCK INTERRUPT FAILED

6272	2225	2225
6271	2024	2024
6272	4006	4006
6273	0111	0111
6274	1405	1405
6275	0400	0400
6276	0000	EXIT

6277	0024	TST40M, 0024
6300	2324	2324
6301	6460	6460
6302	4017	4017
6303	4706	4706
6304	1417	1417
6305	4005	4005
6306	1601	1601
6307	0214	0214
6310	0540	0540
6311	2717	2717
6312	1647	1647
6313	2440	2440
6314	3205	3205
6315	2217	2217
6316	4000	4000
6317	0000	EXIT

/TST40 O'FLO ENABLE WON'T ZERO

6320	0024	TST41M, 0024
6321	2324	2324
6322	6461	6461
6323	4017	4017
6324	4706	4706
6325	1417	1417
6326	4006	4006
6327	1401	1401
6330	0740	0740
6331	2717	2717
6332	1647	1647
6333	2440	2440
6334	0314	0314
6335	0501	0501
6336	2200	2200
6337	0000	EXIT

/TST41 O'FLO FLAG WON'T CLEAR

6340	0024	TST42M, 0024
6341	2324	2324
6342	6462	6462
6343	4003	4003
6344	1417	1417
6345	0313	0313
6346	4011	4011
6347	1624	1624
6350	2240	2240
6351	2717	2717
6352	1647	1647
6353	2440	2440

/TST42 CLOCK INTR WON'T CLEAR

6354	0314	0314
6355	0501	0501
6356	2200	2200
6357	2000	EXIT

6360	2724	TST43M, 0024
6361	2324	2324
6362	6463	6463
6363	4002	4002
6364	1124	1124
6365	4061	4061
6366	6140	6140
6367	0601	0601
6370	1114	1114
6371	0504	0504
6372	5600	5600
6373	7777	EXITA
6374	0754	SEND
6375	0253	RXED
6376	0000	EXIT

/TST43 BIT 11 FAILED.

6377	0024	TST44M, 0024
6400	2324	2324
6401	6464	6464
6402	4002	4002
6403	1124	1124
6404	4061	4061
6405	6040	6040
6406	0601	0601
6407	1114	1114
6410	0504	0504
6411	5600	5600
6412	7777	EXITA
6413	0754	SEND
6414	0253	RXED
6415	0000	EXIT

/TST44 BIT 10 FAILED.

6416	0024	TST45M, 0024
6417	2324	2324
6420	6465	6465
6421	4002	4002
6422	1124	1124
6423	4060	4060
6424	7140	7140
6425	0601	0601
6426	1114	1114
6427	0504	0504
6430	5600	5600
6431	7777	EXITA
6432	0754	SEND
6433	0253	RXED
6434	0000	EXIT

/TST45 BIT 09 FAILED.

6435	0024	TST46M, 0024
6436	2324	2324

/TST46 BIT 08 FAILED.

6437	6466	6466
6440	4002	4002
6441	1124	1124
6442	4060	4060
6443	7040	7040
6444	0601	0601
6445	1114	1114
6446	0504	0504
6447	5600	5600
6450	7777	EXITA
6451	0054	SEND
6452	0053	RXED
6453	0000	EXIT

6454	0024	TST47M, 0024
6455	2324	2324
6456	6467	6467
6457	4002	4002
6460	1124	1124
6461	4060	4060
6462	6740	6740
6463	0601	0601
6464	1114	1114
6465	0504	0504
6466	5600	5600
6467	7777	EXITA
6470	0054	SEND
6471	0053	RXED
6472	0000	EXIT

/TST47 BIT 07 FAILED.

6473	0024	TST48M, 0024
6474	2324	2324
6475	6470	6470
6476	4002	4002
6477	1124	1124
6500	4060	4060
6501	6640	6640
6502	0601	0601
6503	1114	1114
6504	0504	0504
6505	5600	5600
6506	7777	EXITA
6507	0054	SEND
6510	0053	RXED
6511	0000	EXIT

/TST48 BIT 06 FAILED.

6512	0024	TST49M, 0024
6513	2324	2324
6514	6471	6471
6515	4002	4002
6516	1124	1124
6517	4060	4060
6520	6540	6540
6521	0601	0601
6522	1114	1114

/TST49 BIT 05 FAILED.

6523	0504	2504
6524	5600	5600
6525	7777	EXITA
6526	0254	SEND
6527	0253	RXED
6530	0000	EXIT

6531	0024	TST50M, 0024
6532	2324	2324
6533	6560	6560
6534	4002	4002
6535	1124	1124
6536	4060	4060
6537	6440	6440
6540	0601	0601
6541	1114	1114
6542	0504	0504
6543	5600	5600
6544	7777	EXITA
6545	0254	SEND
6546	0253	RXED
6547	0000	EXIT

/TST50 BIT 04 FAILED.

6550	0024	TST51M, 0024
6551	2324	2324
6552	6561	6561
6553	4002	4002
6554	1124	1124
6555	4060	4060
6556	6340	6340
6557	0601	0601
6560	1114	1114
6561	0504	0504
6562	5600	5600
6563	7777	EXITA
6564	0254	SEND
6565	0253	RXED
6566	0000	EXIT

/TST51 BIT 03 FAILED.

6567	0024	TST52M, 0024
6570	2324	2324
6571	6562	6562
6572	4002	4002
6573	1124	1124
6574	4060	4060
6575	6240	6240
6576	0601	0601
6577	1114	1114
6600	0504	0504
6601	5600	5600
6602	7777	EXITA
6603	0254	SEND
6604	0253	RXED
6605	0000	EXIT

/TST52 BIT 02 FAILED.

6626	2324	TST53M, 0024
6627	2324	2324
6610	6563	6563
6611	4002	4002
6612	1124	1124
6613	4060	4060
6614	6140	6140
6615	0601	0601
6616	1114	1114
6617	0504	0504
6620	5600	5600
6621	7777	EXITA
6622	0054	SEND
6623	0053	RXED
6624	0000	EXIT

/TST53 BIT 01 FAILED,

6625	0024	TST54M, 0024
6626	2324	2324
6627	6564	6564
6630	4002	4002
6631	1124	1124
6632	4060	4060
6633	6040	6040
6634	0601	0601
6635	1114	1114
6636	0504	0504
6637	5600	5600
6640	7777	EXITA
6641	0054	SEND
6642	0053	RXED
6643	0000	EXIT

/TST54 BIT 00 FAILED

6644	2024	TST55M, 0024
6645	2324	2324
6646	6565	6565
6647	4022	4022
6650	0124	0124
6651	0540	0540
6652	6460	6460
6653	6013	6013
6654	0340	0340
6655	0601	0601
6656	1114	1114
6657	2300	2300
6660	0000	EXIT

/TST55 RATE 400KC FAILS

6661	0024	TST56M, 0024
6662	2324	2324
6663	6566	6566
6664	4022	4022
6665	0124	0124
6666	0540	0540
6667	6160	6160
6670	6013	6013
6671	0340	0340

/TST56 RATE 100KC FAILS

6672	0601	0601
6673	1114	1114
6674	2300	2300
6675	0000	EXIT

6676	0124	TST57M, 0024
6677	2324	2324
6700	6567	6567
6701	4022	4022
6702	0124	0124
6703	0540	0540
6704	6160	6160
6705	1303	1303
6706	4006	4006
6707	0111	0111
6710	1423	1423
6711	4000	4000
6712	0000	EXIT

/TST57 RATE 10KC FAILS

6713	0024	TST58M, 0024
6714	2324	2324
6715	6570	6570
6716	4022	4022
6717	0124	0124
6720	0540	0540
6721	6113	6113
6722	0340	0340
6723	0601	0601
6724	1114	1114
6725	2300	2300
6726	0000	EXIT

/TST58 RATE 1KC FAILS

6727	0024	TST59M, 0024
6730	2324	2324
6731	6570	6570
6732	4022	4022
6733	0124	0124
6734	0540	0540
6735	6160	6160
6736	6003	6003
6737	2023	2023
6740	4006	4006
6741	0111	0111
6742	1423	1423
6743	4000	4000
6744	0000	EXIT

/TST59 RATE 100CPS FAILS

6745	0024	TST60M, 0024
6746	2324	2324
6747	6660	6660
6750	0003	0003
6751	1001	1001
6752	1640	1640
6753	6140	6140
6754	1116	1116

/TST60 CHAN 1 INPUT LOCKED OUT

6755	2325	2025
6756	2440	2440
6757	1417	1417
6760	0313	0313
6761	0504	0504
6762	4017	4017
6763	2524	2524
6764	4000	4000
6765	0000	EXIT

6766	0024	TST61M, 0024
6767	2324	2324
6770	6661	6661
6771	4003	4003
6772	1001	1001
6773	1640	1640
6774	6340	6340
6775	2717	2717
6776	1647	1647
6777	2440	2440
7000	2417	2417
7001	0707	0707
7002	1405	1405
7003	4000	4000
7004	7777	EXITA
7005	0054	SEND
7006	0053	RXED
7007	0000	EXIT

/TST61 CHAN 3 WON'T TOGGLE

7010	0024	TST62M, 0024
7011	2324	2324
7012	6662	6662
7013	4003	4003
7014	1001	1001
7015	1640	1640
7016	6240	6240
7017	2717	2717
7020	1647	1647
7021	2440	2440
7022	2417	2417
7023	0707	0707
7024	1405	1405
7025	4000	4000
7026	7777	EXITA
7027	0054	SEND
7030	0053	RXED
7031	0000	EXIT

/TST62 CHAN 2 WON'T TOGGLE

7032	0024	TST63M, 0024
7033	2324	2324
7034	6663	6663
7035	4003	4003
7036	1001	1001
7037	1640	1640
7040	6140	6140

/TST63 CHAN 1 WON'T TOGGLE

7241	2717	2717
7242	1647	1647
7243	2442	2440
7244	2417	2417
7245	2727	2727
7246	1425	1425
7247	4220	4220
7250	7777	EXITA
7251	2754	SEND
7252	3253	RXED
7253	2200	EXIT

7254	2224	TST64M, 2224
7255	2324	2324
7256	6664	6664
7257	4223	4223
7260	1201	1201
7261	1640	1640
7262	4261	4261
7263	4227	4227
7264	1716	1716
7265	4724	4724
7266	4211	4211
7267	1624	1624
7270	2220	2220
7271	2200	EXIT

/TST64 CHAN 1 WON'T INTR

7272	2224	TST65M, 2224
7273	2324	2324
7274	6665	6665
7275	4223	4223
7276	1201	1201
7277	1640	1640
7120	4261	4261
7121	4211	4211
7122	1624	1624
7123	2240	2240
7124	1116	1116
7125	4225	4225
7126	2222	2222
7127	1722	1722
7110	4220	4220
7111	2200	EXIT

/TST65 CHAN 1 INTR IN ERROR

7112	3224	TST66M, 3224
7113	2324	2324
7114	6666	6666
7115	4223	4223
7116	1201	1201
7117	1640	1640
7120	6240	6240
7121	2717	2717
7122	1647	1647
7123	2440	2440
7124	1116	1116

/TST66 CHAN 2 WON'T INTR.

7125	2422	2422
7126	5600	5600
7127	7777	EXITA
7130	0054	SEND
7131	0053	RXED
7132	0000	EXIT

7133	0024	TST67M, 0024
7134	2324	2324
7135	6667	6667
7136	4003	4003
7137	1001	1001
7140	1640	1640
7141	6240	6240
7142	1116	1116
7143	2422	2422
7144	4011	4011
7145	1640	1640
7146	0522	0522
7147	2217	2217
7150	2200	2200
7151	0000	EXIT

/TST67 CHAN 2 INTR IN ERROR

7152	0024	TST68M, 0024
7153	2324	2324
7154	6670	6670
7155	4003	4003
7156	1001	1001
7157	1640	1640
7160	6340	6340
7161	2717	2717
7162	1647	1647
7163	2440	2440
7164	1116	1116
7165	2422	2422
7166	5600	5600
7167	7777	EXITA
7170	0054	SEND
7171	0053	RXED
7172	0000	EXIT

/TST68 CHAN 3 WON'T INTR,

7173	0024	TST69M, 0024
7174	2324	2324
7175	6671	6671
7176	4003	4003
7177	1001	1001
7200	1640	1640
7201	6340	6340
7202	1116	1116
7203	2422	2422
7204	4011	4011
7205	1640	1640
7206	0522	0522
7207	2217	2217
7210	2200	2200

/TST69 CHAN 3 INTR IN ERROR

7211	0000	EXIT
7212	0024	TST70M, 0024
7213	2324	2324
7214	6760	6760
7215	4003	4003
7216	1001	1001
7217	1640	1640
7220	6340	6340
7221	1116	1116
7222	2025	2025
7223	2440	2440
7224	1411	1411
7225	1605	1605
7226	4006	4006
7227	2205	2205
7230	2140	2140
7231	0601	0601
7232	1114	1114
7233	0504	0504
7234	4000	4000
7235	7777	EXITA
7236	0053	RXED
7237	0000	EXIT

/TST70 CHAN 3 INPUT LINE FREQ FAILED

7240	0024	TST71M, 0024
7241	2324	2324
7242	6761	6761
7243	4003	4003
7244	1001	1001
7245	1640	1640
7246	6240	6240
7247	1116	1116
7250	2025	2025
7251	2440	2440
7252	1411	1411
7253	1605	1605
7254	4006	4006
7255	2205	2205
7256	2140	2140
7257	0601	0601
7260	1114	1114
7261	0504	0504
7262	4000	4000
7263	7777	EXITA
7264	0053	RXED
7265	0000	EXIT

/TST71 CHAN 2 INPUT LINE FREQ FAILED

7266	0024	TST72M, 0024
7267	2324	2324
7270	6762	6762
7271	4003	4003
7272	1001	1001
7273	1640	1640
7274	6140	6140

/TST72 CHAN 1 INPUT LINE FREQ FAILED

7275	1116	1116
7276	2325	2325
7277	2440	2440
7300	1411	1411
7301	1605	1605
7302	4006	4006
7303	2205	2205
7304	2140	2140
7305	0601	0601
7306	1114	1114
7307	0504	0504
7310	4000	4000
7311	7777	EXITA
7312	0053	RXED
7313	0000	EXIT

7314	0024	TST73M, 0024
7315	2324	2324
7316	6763	6763
7317	4006	4006
7320	0123	0123
7321	2440	2440
7322	2301	2301
7323	1540	1540
7324	0601	0601
7325	1114	1114
7326	2300	2300
7327	7777	EXITA
7330	0054	SEND
7331	0053	RXED
7332	0000	EXIT

/TST73 FAST SAM FAILS

7333	0024	TST74M, 0024
7334	2324	2324
7335	6764	6764
7336	4017	4017
7337	4706	4706
7340	1417	1417
7341	4027	4027
7342	1716	1716
7343	4724	4724
7344	4006	4006
7345	0123	0123
7346	2440	2440
7347	2301	2301
7350	1500	1500
7351	7777	EXITA
7352	0054	SEND
7353	0053	RXED
7354	0000	EXIT

/TST74 O'FLO WON'T FAST SAM

7355	0024	TST75M, 0024
7356	2324	2324
7357	6765	6765
7360	4006	4006

/TST75 FAST SAM WON'T SET

7361	0123	2123
7362	2440	2440
7363	2301	2301
7364	1540	1540
7365	2717	2717
7366	1647	1647
7367	2440	2440
7370	2305	2305
7371	2400	2400
7372	7777	EXITA
7373	0054	SEND
7374	0053	RXED
7375	0000	EXIT

7376	0024	TST76M, 0024
7377	2324	2324
7400	6766	6766
7401	4015	4015
7402	1704	1704
7403	0523	0523
7404	4062	4062
7405	5561	5561
7406	4011	4011
7407	1610	1610
7410	1102	1102
7411	1124	1124
7412	4006	4006
7413	0123	0123
7414	2440	2440
7415	2301	2301
7416	1500	1500
7417	7777	EXITA
7420	0054	SEND
7421	0053	RXED
7422	0000	EXIT

/TST76 MODES 2.1 INHIBIT FAST SAM

7423	0024	TST77M, 0024
7424	2324	2324
7425	6770	6770
7426	4011	4011
7427	3417	3417
7430	4020	4020
7431	2205	2205
7432	2305	2305
7433	2440	2440
7434	2717	2717
7435	1647	1647
7436	2440	2440
7437	2324	2324
7440	1720	1720
7441	4003	4003
7442	1417	1417
7443	0313	0313
7444	4000	4000
7445	5022	5022

/TST78 I/O PRESET WON'T STOP CLOCK
/(RATE BITS 1 & 2)

7446	0124	2124
7447	0540	2540
7450	0211	3211
7451	2423	2423
7452	4061	4061
7453	4046	4046
7454	4062	4062
7455	5100	5100
7456	0000	EXIT

7457	0024	TST79M, 0024
7460	2324	2324
7461	7060	7060
7462	4011	4011
7463	3417	3417
7464	4020	4020
7465	2205	2205
7466	2305	2305
7467	2440	2440
7470	2717	2717
7471	1647	1647
7472	2440	2440
7473	2324	2324
7474	1720	1720
7475	4003	4003
7476	1417	1417
7477	0313	0313
7500	4000	4000
7501	5022	5022
7502	0124	0124
7503	0540	0540
7504	0211	0211
7505	2440	2440
7506	6051	6051
7507	4000	4000
7510	0000	EXIT

/TST80 I/O PRESET WON'T STOP CLOCK
/(RATE BIT 00)

7511	0024	TST81M, 0024
7512	2324	2324
7513	7061	7061
7514	4011	4011
7515	3417	3417
7516	4020	4020
7517	2205	2205
7520	2305	2305
7521	2440	2440
7522	2717	2717
7523	1647	1647
7524	2440	2440
7525	0314	0314
7526	0501	0501
7527	2240	2240
7530	1747	1747
7531	0614	0614
7532	1700	1700

/TST81 I/O PRESET WON'T CLEAR O'FLO

```

7533 0000          EXIT
7534 0024  TST82M, 0024
7535 2324          2324
7536 7062          7062
7537 4011          4011
7540 3417          3417
7541 4020          4020
7542 2205          2205
7543 2305          2305
7544 2440          2440
7545 2717          2717
7546 1647          1647
7547 2440          2440
7550 0314          0314
7551 0501          0501
7552 2240          2240
7553 1116          1116
7554 2405          2405
7555 2222          2222
7556 2520          2520
7557 2440          2440
7560 0516          0516
7561 0102          0102
7562 1405          1405
7563 4000          4000
7564 0000          EXIT
    
```

/TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

4333 *LOCJ*1

/FOLD TEXT BACK INTO FREE CORE AREA

```

4333 0024  TST83M, 0024
4334 2324          2324
4335 7063          7063
4336 4011          4011
4337 3417          3417
4340 4020          4020
4341 2205          2205
4342 2305          2305
4343 2440          2440
4344 2717          2717
4345 1647          1647
4346 2440          2440
4347 0314          0314
4350 0501          0501
4351 2240          2240
4352 1116          1116
4353 2025          2025
4354 2423          2423
4355 4000          4000
4356 0000          EXIT
    
```

/TST83 I/O PRESET WON'T CLEAR INPUTS

```

4357 0024  TST84M, 0024
4360 2324          2324
4361 7064          7064
    
```

/TST84 I/O PRESET WON'T CLEAR MODE 2

4362	4711	4011
4363	3417	3417
4364	4720	4020
4365	2205	2205
4366	2305	2305
4367	2440	2440
4370	2717	2717
4371	1647	1647
4372	2440	2440
4373	0314	0314
4374	0501	0501
4375	2240	2240
4376	1517	1517
4377	0405	0405
4400	4060	4060
4401	4000	4000
4402	0000	EXIT

4403	0024	TST85M, 0024
4404	2324	2324
4405	7065	7065
4406	4011	4011
4407	3417	3417
4410	4720	4020
4411	2205	2205
4412	2305	2305
4413	2440	2440
4414	2717	2717
4415	1647	1647
4416	2440	2440
4417	0314	0314
4420	0501	0501
4421	2240	2240
4422	1517	1517
4423	0405	0405
4424	4060	4060
4425	4000	4000
4426	7777	EXITA
4427	0000	EXIT

/TST85 I/O PRESET WON'T CLEAR MODE 0

4430	0024	TST86M, 0024
4431	2324	2324
4432	7066	7066
4433	4006	4006
4434	0123	0123
4435	2440	2440
4436	2301	2301
4437	1540	1540
4440	1617	1617
4441	2440	2440
4442	0314	0314
4443	0501	0501
4444	2205	2205
4445	0400	0400
4446	7777	EXITA

/TST86 FAST SAM NOT CLEARED

4447 2324 EXIT
 4450 2324 TST87M, 0024
 4451 2324 2324
 4452 7067 7067
 4453 4003 4003
 4454 1001 1001
 4455 1640 1640
 4456 6140 6140
 4457 2717 2717
 4460 1647 1647
 4461 2440 2440
 4462 2422 2422
 4463 0116 0116
 4464 2340 2340
 4465 0316 0316
 4466 2440 2440
 4467 2417 2417
 4470 4002 4002
 4471 2506 2506
 4472 4000 4000
 4473 7777 EXITA
 4474 0116 K0200
 4475 0000 EXIT

/TST87 CHAN 1 WON'T TRANS CNT TO BUF

4476 2324 TST88M, 0024
 4477 2324 2324
 4500 7070 7070
 4501 4003 4003
 4502 1001 1001
 4503 1640 1640
 4504 6240 6240
 4505 2717 2717
 4506 1647 1647
 4507 2440 2440
 4510 2422 2422
 4511 0116 0116
 4512 2340 2340
 4513 0316 0316
 4514 2440 2440
 4515 2417 2417
 4516 4002 4002
 4517 2506 2506
 4520 4000 4000
 4521 7777 EXITA
 4522 0116 K0200
 4523 0000 EXIT

/TST88 CHAN 2 WON'T TRANS CNT TO BUF

4524 0024 TST89M, 0024
 4525 2324 2324
 4526 7071 7071
 4527 4003 4003
 4530 1001 1001
 4531 1640 1640
 4532 6340 6340

/TST89 CHAN 3 WON'T TRANS CNT TO BUF

4533	2717	2717
4534	1647	1647
4535	2442	2442
4536	2422	2422
4537	0116	0116
4540	2340	2340
4541	0316	0316
4542	2440	2440
4543	2417	2417
4544	4002	4002
4545	2506	2506
4546	4000	4000
4547	7777	EXITA
4550	0116	K0200
4551	0000	EXIT

4552	0024	TST90M, 0024
4553	2324	2324
4554	7160	7160
4555	4003	4003
4556	1001	1001
4557	1640	1640
4560	6140	6140
4561	2717	2717
4562	1647	1647
4563	2440	2440
4564	2422	2422
4565	0116	0116
4566	2340	2340
4567	0316	0316
4570	2440	2440
4571	2417	2417
4572	4002	4002
4573	2506	2506
4574	4000	4000
4575	7777	EXITA
4576	0120	K0300
4577	0000	EXIT

/TST90 CHAN 1 WON'T TRANS CNT TO BUF

4600	0024	TST91M, 0024
4601	2324	2324
4602	7161	7161
4603	4003	4003
4604	1001	1001
4605	1640	1640
4606	6240	6240
4607	2717	2717
4610	1647	1647
4611	2440	2440
4612	2422	2422
4613	0116	0116
4614	2340	2340
4615	0316	0316
4616	2440	2440
4617	2417	2417

/TST91 CHAN 2 WON'T TRANS CNT TO BUF

4620	4002	4002
4621	2506	2506
4622	4000	4000
4623	7777	EXITA
4624	2120	K0300
4625	0000	EXIT

4626	0024	TST92M, 0024
4627	2324	2324
4630	7162	7162
4631	4003	4003
4632	1001	1001
4633	1640	1640
4634	6340	6340
4635	2717	2717
4636	1647	1647
4637	2440	2440
4640	2422	2422
4641	0116	0116
4642	2340	2340
4643	0316	0316
4644	2440	2440
4645	2417	2417
4646	4002	4002
4647	2506	2506
4650	4000	4000
4651	7777	EXITA
4652	0120	K0300
4653	0000	EXIT

/TST92 CHAN 3 MONIT TRANS CNT TO BUF

4654	0024	TST93M, 0024
4655	2324	2324
4656	7163	7163
4657	4003	4003
4660	1001	1001
4661	1640	1640
4662	6340	6340
4663	1116	1116
4664	2025	2025
4665	2440	2440
4666	0601	0601
4667	1114	1114
4670	0504	0504
4671	4024	4024
4672	1740	1740
4673	0314	0314
4674	2240	2240
4675	0316	0316
4676	2400	2400
4677	7777	EXITA
4700	0053	RXEC
4771	0000	EXIT

/TST93 CHAN 3 INPUT FAILED TO CLR CNT

4702	0024	TST94M, 0024
4703	2324	2324

/TST94 ECO EM=00034 IS EITHER NOT WORKING OR NOT INSTALLED

4724	7164	7164
4725	4005	4005
4726	3317	3317
4727	4005	4005
4728	1555	1555
4729	6060	6060
4730	6063	6063
4731	6440	6440
4732	1123	1123
4733	4005	4005
4734	1124	1124
4735	1705	1705
4736	2240	2240
4737	1617	1617
4738	2440	2440
4739	2717	2717
4740	2213	2213
4741	1116	1116
4742	0740	0740
4743	1722	1722
4744	4016	4016
4745	1724	1724
4746	4011	4011
4747	1623	1623
4748	2401	2401
4749	1414	1414
4750	0504	0504
4751	0700	EXIT

4740	0713	TST95M, 0013
4741	2761	2761
4742	6240	6240
4743	2001	2001
4744	2323	2323
4745	5555	5555
4746	7777	EXITA
4747	0032	PASS
4750	4444	EXITB
		S

/KW12 PASS=(PASS)

/EXIT B CAUSES A RETURN TO 0176

ASCII	5251	K0215	5174	M4444	0162	TST17	0403
ASCRT	5026	K0300	0120	M5400	0163	TST17M	5434
BELL	0021	K0377	0121	NERROR	0030	TST18	0466
BELLS	5200	K0400	0122	NERRCS	5000	TST18M	5455
BK43	1572	K0500	0123	OCTYP	5133	TST19	0550
BK47	1775	K0600	0124	OUTRAS	0031	TST19M	5476
BK55	2373	K0700	0125	PASS	0032	TST20	0566
CLAB	6133	K0777	0126	PDP	0002	TST20M	5516
CLBA	6136	K1000	0127	PINT	0010	TST21	0616
CLCA	6137	K1026	0130	PNTA	0033	TST21M	5540
CLEN	6134	K1777	0131	PNTB	0034	TST22	0643
CLLR	6132	K2000	0132	PNTC	0035	TST22M	5556
CLR	0011	K240	0117	PNTD	0036	TST23	0672
CLSA	6135	K3000	0133	PNTE	0037	TST23M	5576
CLSK	6131	K3777	0134	PNTF	0040	TST24	0721
CNTR	0025	K4000	0135	PNTG	0041	TST24M	5614
CRLF	5154	K4100	0136	PNTH	0042	TST25	0753
DATUM	5115	K5100	0137	PNTI	0043	TST25M	5632
DATYP	5163	K5252	0140	PNTJ	0044	TST26	1012
DN43	0022	K5555	0141	RANDOM	0045	TST26M	5653
DN47	0023	K6000	0142	RANDY	5210	TST27	1043
DN55	0024	K7774	0143	REDO	5140	TST27M	5676
ERROR	0026	KENA	0072	REGA	0046	TST28	1077
ERRORS	5020	KPRE	0071	REGB	0047	TST28M	5722
ESF	0004	KRTE	0073	REGC	0050	TST29	1131
EXIT	0000	LDAI	1020	REGT	0051	TST29M	5747
EXITA	7777	LINC	6141	RESET	3754	TST30	1156
EXITB	4444	LOCA	1440	RETURN	0052	TST30M	5774
FD43	1603	LOCB	1472	RNA	5240	TST31	1205
FD55	2403	LOCC	1542	RNB	5241	TST31M	6021
FD61	2630	LOCD	2731	RNC	5242	TST32	1245
HERE	5137	LOCE	2753	RXED	0053	TST32M	6056
K0000	0074	LOCF	2774	SAM0	0100	TST33	1276
K0001	0075	LOGG	3016	SAM1	0101	TST33M	6102
K0002	0076	LOCH	3040	SEND	0054	TST34	1312
K0003	0077	LOCI	3062	SET	0055	TST34M	6126
K0004	0100	LOCJ	4332	SETN	5252	TST35	1345
K0007	0101	LSTERR	0027	SPACE	0056	TST35M	6152
K0010	0102	M0001	0144	TST10	0201	TST35N	0057
K0012	0103	M0002	0145	TST10M	5261	TST36	1401
K0014	0104	M0004	0146	TST11	0217	TST36M	6177
K0015	0105	M0010	0147	TST11M	5301	TST37	1432
K0017	0106	M0020	0150	TST12	0235	TST37M	6217
K0020	0107	M0040	0151	TST12M	5317	TST38	1447
K0037	0110	M0042	0152	TST13	0254	TST38M	6240
K0040	0111	M0100	0153	TST13M	5335	TST39	1464
K0060	0112	M0200	0154	TST14	0274	TST39M	6257
K0077	0113	M0400	0155	TST14M	5353	TST40	1502
K0100	0114	M1000	0156	TST15	0315	TST40M	6277
K0177	0115	M1400	0157	TST15M	5371	TST41	1515
K0200	0116	M2000	0160	TST16	0340	TST41M	6320
K0212	5175	M4000	0161	TST16M	5413	TST42	1534

TST42M	6340	TST67M	7133	TST93M	4654
TST43	1953	TST68	3027	TST94	4270
TST43M	6362	TST68M	7152	TST94M	4702
TST44	1613	TST69	3050	TST95	4321
TST44M	6377	TST69M	7173	TST95M	4740
TST45	1653	TST70	3075	TYPE	0065
TST45M	6416	TST70M	7212	TYPECH	5100
TST46	1714	TST71	3127	TYPOUT	5243
TST46M	6435	TST71M	7240	UP43	0066
TST47	1755	TST72	3161	UP55	0067
TST47M	6454	TST72M	7266	UP61	0070
TST48	2016	TST73	3213		
TST48M	6473	TST73M	7314		
TST49	2057	TST74	3263		
TST49M	6512	TST74M	7333		
TST50	2120	TST75	3324		
TST50M	6531	TST75M	7355		
TST51	2161	TST75N	0061		
TST51M	6550	TST76	3362		
TST52	2222	TST76M	7376		
TST52M	6567	TST77	3406		
TST53	2263	TST77M	7423		
TST53M	6606	TST77N	0062		
TST54	2324	TST79	3453		
TST54M	6625	TST79M	7457		
TST55	2365	TST79N	0063		
TST55M	6644	TST81	3515		
TST56	2412	TST81M	7511		
TST56M	6661	TST82	3552		
TST57	2437	TST82M	7534		
TST57M	6676	TST83	3607		
TST58	2471	TST83M	4333		
TST58M	6713	TST84	3636		
TST59	2520	TST84M	4357		
TST59M	6727	TST85	3667		
TST60	2557	TST85M	4403		
TST60M	6745	TST86	3734		
TST60N	2565	TST86M	4430		
TST61	2604	TST87	3763		
TST61M	6766	TST87M	4450		
TST62	2635	TST88	4032		
TST62M	7010	TST88M	4476		
TST63	2666	TST89	4064		
TST63M	7032	TST89M	4524		
TST64	2721	TST90	4120		
TST64M	7054	TST90M	4552		
TST65	2741	TST90N	0064		
TST65M	7072	TST91	4162		
TST66	2764	TST91M	4600		
TST66M	7112	TST92	4215		
TST66N	3060	TST92M	4626		
TST67	3004	TST93	4250		

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 20 SECONDS

3K CORE USED

