

# RH11/RS04

MAINT MODE DIAGNOSTIC  
MD-11-DZRS-D-C

EP-DZRS-D-C-DL-A

COPYRIGHT © 1976

FICHE 1 OF 1

NOV 1976

**digital**

MADE IN USA

This microfiche card contains a grid of frames, each displaying diagnostic data for the MD-11 aircraft. The data is organized into columns and rows, with each frame containing a specific set of information. The frames are arranged in a grid that is approximately 15 columns wide and 20 rows high. The data in the frames includes various alphanumeric strings, likely representing test results, error codes, or system status indicators. The text is small and dense, typical of microfiche storage. The overall layout is a structured grid of diagnostic information.



CONTENTS  
-----

- 1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
- 2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
- 3. LOADING PROCEDURE
- 4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
- 5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
- 6. ERRORS
- 7. RESTRICTIONS
- 8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
- 9. TEST DESCRIPTION

55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99

MAINDEC-11-DZRSO-C RH11-RSO4 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160

1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE RSO4 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

1.1 DESIGN PHILOSOPHY

BY SETTING BIT 00 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

--CAUTION--

A THOROUGH UNDERSTANDING OF THE RSO4 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "RSO4 DECDISK SERVICE MANUAL" (DEC-00-HRS4A-A-D) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

2. REQUIREMENTS

2.1 EQUIPMENT

E01

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 5

156  
157

PDP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RH11 CONTROLLER WITH A  
RSO4 DISK.

MAINDEC-11-DZRSO-C RH11-RSO4 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

PAGE 4



158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS

SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESSES

4.3 PROGRAM AND/OP OPERATOR ACTION

LOAD PROGRAM INTO MEMORY USING ABS LOADER.

STARTING ADDRESSES

1. STARTING ADDRESS 200

A. SET SWITCHES (SEE SECTION 5)

B. PRESS START

C. THE PROGRAM WILL TYPE:

TEST ALL DRIVES? (Y OR N)

D. IF THE OPERATOR TYPES "Y" THE PROGRAM WILL TEST ALL  
RSO4 DRIVES ON THE SYSTEM

E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE

TYPE UNIT #

THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM  
WILL THEN TYPE:

GO1

MAINDEC-11-DZRS-D  
DZRSDC.P11

RS11-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 7

214  
215

"ALL ERROR LIGHTS ON SELECTED UNIT SHOULD  
BE ON - CHECK - THEN HIT CONT"

MAINDEC-11-DZRSO-C RH11-R504 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271

THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM WILL THEN START TESTING THE UNIT THAT WAS SELECTED.

2. STARTING ADDRESS 220

- A. SET SWITCHES (SEE SECTION 5)
- B. PRESS START
- C. THE PROGRAM WILL THEN TEST ALL R504 DRIVES ON THE SYSTEM.

5. OPERATIONAL SWITCH SETTINGS

THIS PROGRAM HAS BEEN MODIFIED TO RUN ON A PROCESSOR WITH OR WITHOUT A HARDWARE SWITCH REGISTER. WHEN FIRST EXECUTED THE PROGRAM TESTS THE EXISTENCE OF A HARDWARE SWITCH REGISTER. IF NOT FOUND A SOFTWARE SWITCH REGISTER LOCATION (SWREG=LOC.176) IS DEFAULTED TO. IF THIS IS THE CASE, UPON EXECUTION THE CONTENTS OF THE SWREG ARE DUMPED IN OCTAL ON THE CONSOLE TTY AND ANY CHANGES ARE REQUESTED

(I.E.) SWR=XXXXXX NEW=

POSSIBLE RESPONSES ARE:

- 1. <CR> IF NO CHANGES ARE TO BE MADE.
- 2. 6 DIGITS 0-7 TO REPRESENT IN OCTAL THE NEW SWITCH REGISTER VALUE; LAST DIGIT FOLLOWED BY <CR>
- 3. ↑U TO ALLOW REENTERING VALUE IF ERROR IS COMMITTED KEYING IN SWREG VALUE.

BUILT INTO THE PROGRAM IS THE ABILITY TO DYNAMICALLY CHANGE THE CONTENTS OF SWREG DURING PROGRAM EXECUTION. BY STRIKING ↑G (CNTRL G) ON CONSOLE TTY THE OPERATOR SETS A REQUEST FLAG TO CHANGE THE CONTENTS OF SWREG, WHICH IS PROCESSED IN KEY AREAS OF THE PROGRAM CODE (IE) ERROR ROUTINES, AFTER HALTS END OF PASS, AND OTHER APPLICABLE AREAS.

SWITCH SETTINGS ARE:

- SW<15> = 1 ..... HALT ON ERROR
- SW<14> = 1 ..... LOOP ON TEST
- SW<13> = 1 ..... INHIBIT TYPEOUTS
- SW<12> = 1 ..... TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
- SW<11> = 1 ..... RUN MAINTENANCE MODE VERIFY TEST
- SW<10> = 1 ..... BELL ON ERROR
- 0 ..... BELL ON PASS COMPLETE



I01

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 9

272  
273

SW<09> = 1 ..... LOOP ON ERROR  
SW<08> = 1 ..... LOOP ON TEST IN SW<7:0>

MAINDEC-11-DZRSO-C RH11-RSO4 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329

5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BREIF DESCRIPTION OF WHAT EACH ONE DOES.

5.1.1 CLADK

TRAPS TO A TAG CALLED ".CLADK". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40,2RHCS2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE CLADK INSTRUCTION.

5.1.2 MRDMD

TRAPS TO A TAG CALLED ".MRDMD". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRDMD INSTRUCTION.

5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT". CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND". CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

5.1.5 MRCLK

TRAPS TO A TAG CALLED ".MRCLK". CLOCKS THE MAINTENANCE REGISTER WITH AN 11 AND A 1, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

5.1.6 MRCK

TRAPS TO A TAG CALLED ".MRCK". THIS ROUTINE CHECKS THE MAINTENANCE

K01

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 11

330  
331

REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE  
MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE

27

MAINDEC-11-DZRSO-C RH11-RS04 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

PAGE 7

332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387

"HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.

#### 5.1.7 DSCK

TRAPS TO A TAG CALLED ".DSCK". THIS ROUTINE CHECKS THE DRIVE STATUS REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.

#### 5.1.8 XBIT

TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS THE TWO DATA BITS THAT ARE CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES ONE BIT IN A LOCATION CALLED NOWOD AND THE OTHER BIT IN LOCATION NOWEV. THE PREVIOUS CONTENTS OF NOWOD AND NOWEV ARE STORED IN LASTOD AND LASTEV, RESPECTIVELY. THIS INFORMATION IS USED BY THE CLKD1 AND CLKD2 ROUTINES TO DETERMINE THE CORRECT STATES OF THE MWDB (BIT 12) AND MWDI (BIT 14) IN BITS IN RSMR WHEN WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RSO4 WRITES 18 BIT WORDS) EQUAL ZERO. THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.

#### 5.1.9 CLKD1 AND CLKD2

TRAPS TO LOCATIONS ".CLKD1" AND ".CLKD2". THESE TWO ROUTINES USE THE DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT STATES OF MWDB (BIT 12) AND MWDI (BIT 14) IN RSMR WHEN WRITING. THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW, SB, AND LSR BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE "HLT."

#### 5.1.10 RBIT

TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE TWO DATA BITS THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA TABLE IN CORE AND STORES ONE BIT IN A LOCATION CALLED NOWOD AND THE OTHER BIT IN LOCATION NOWEV. THE PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT INSTRUCTION.

MO1

MAINDEC-11-DZRS-D  
DZRSDC.P11

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 13

388  
389

5.1.11 CLKR1 AND CLKR2

390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445

TRAPS TO LOCATIONS ".CLKR1" AND ".CLKR2". THESE TWO ROUTINES USING THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MRDB (BIT 2) AND MRDT (BIT 5) BITS IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

5.1.12 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOOPED UPON. THE CONTENTS OF LAD MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.1.13 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1.

5.1.14 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT THE VECTOR + 2.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR CS1 = ----- CS2 = ----- ER = -----  
GOOD = ----- BAD = -----

WHERE:

CS1,CS2,ER ETC. = RH11/R504 REGISTERS.

B02

MAINDEC-11-DZRSO-C  
DZRSOC.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 25-SEP-76 09:14 PAGE 15

446  
447

GOOD  
BAD

= EXPECTED DATA.  
= DATA RECEIVED.





D02

MAINDEC-11-DZRSO-C  
DZRSOC.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 25-SEP-76 09:14 PAGE 17

504

THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

⋮

505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540

4. TEST "CLEAR BIT" IN RSCS2

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W BITS FOR 0 IN ALL THE ABOVE REGISTERS.

5. TEST DLT AND TRE BITS

DO A READ FROM THE SILO. THIS SHOULD CAUSE A DLT AND A TRE ERROR BECAUSE THE SILO IS EMPTY.

6. CLEAR DLT AND TRE

CLEAR BY SETTING TRE IN RSCS1 AND TEST.

7. LOAD RSDB WITH ALL ONES AND ALL ZEROS

LOAD RSDB WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

8. TEST FOR 66 LOCATIONS IN SILO

THIS IS DONE BY PUTTING A BINARY COUNT IN EVERY LOCATION AND CHECKING THE OUTPUT FOR 66 WORDS.

9. TEST DLT ERROR

THIS IS DONE BY LOADING THE SILO WITH 67 WORDS WITHOUT READING ANY OUT. THIS SHOULD CAUSE DLT TO SET.

10. FLOAT A "1" AND A "0" THROUGH THE SILO

LOAD THE SILO WITH A WORD OF ZEROS AND FLOAT A "1" THROUGH THE WORD. THEN LOAD THE SILO WITH A WORD OF ALL ONES AND FLOAT A "0" THROUGH THE WORD. CHECK THE OUTPUT OF THE SILO FOR THE CORRECT ANSWER.

11. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSCS1.

12. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RS04 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RS04 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER, I.E., THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

F02

MAINDEC-11-DZRSO-C  
DZRSO.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 19

561  
562

-PUT DRIVE INTO MAINTENANCE MODE.  
-ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.

563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618

- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

## 13. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCE CLOCKS.

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK -- HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

## 14. DISK ILLEGAL FUNCTION TEST

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

## 15. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO PROVE THAT IT DOESN'T CHANGE ANYTHING.

## 16. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41 IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

MAINDEC-11-DZRS-D  
DZRSDC.P11

RS11-RSD4 MAINTENANCE MODE DIAGNOSTIC

H02

MACY11 27(732) 25-SEP-76 09:14 PAGE 21

619  
620

17. DRIVE SEARCH TEST 2

621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676

MAINDEC-11-DZRS-D-C RH11-RS04 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

PAGE 12

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR, THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

18. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCS1
2. RSDA
3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

19. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS. THIS SHOULD CAUSE "NED" TO SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.

20. MAINTENANCE WRITE TEST

THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

21. MAINTENANCE READ TEST

THIS IS AN RS04 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED IN MAINTENANCE MODE.)

22. MAINTENANCE MODE DATA WRITE CHECK TEST

A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION. WITHIN THE RS04, A WRITE CHECK FUNCTION IS IDENTICAL TO A READ FUNCTION.

23. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

J02

MAINDEC-11-DZRSO-C  
DZRSO.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 23

677  
678

THE RSO4 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE  
SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY

679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734

- ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC WORD. THE CORRESPONDING CRC WORD IS THEN "READ", RESULTING IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
24. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
- THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ". THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.
25. IGNORE FUNCTION TEST
- PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MXF) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.
26. INVALID ADDRESS TEST
- FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE CONTROL REGISTER (RSCS1).
27. DISK OPERATION INCOMPLETE (OPI) ERROR TEST
- PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS).
28. PARITY ERROR TEST
- SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSDS AND 'SC' TO SET IN RSCS1.
29. MAINTENANCE MODE INTERRUPT TEST
- IN THIS TEST THE INTERRUPT ENABLE (I.E.,) BIT IS SET. A TWO



L02

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 25

735  
736

SECTOR WRITE COMMAND IS GIVEN. AN "RMR" ERROR IS THEN CAUSED  
WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION

MAINDEC-11-DZRSO-C RH11-RS04 BASIC FUNCTION DIAGNOSTIC  
DESCRIPTION

PAGE 14

737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758

IS COMPLETED, THE DRIVE SHOULD INTERRUPT.

## 30. DISK ADDRESS OVERFLOW (AOE) TEST

SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSDS REGISTER.

## 31. MAINTENANCE VERIFY TEST

THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK SHOULD CONTAIN ALL ONES.

759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796

%  
;TITLE MAINDEC-11-DZRSO-C RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
;COPYRIGHT 1974,1975,1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.  
;PROGRAM BY STANLEY HARACKIEWICZ

		SWITCH	USE
		-----	-----
		SW15= 100000	;HALT ON ERROR
		SW14= 40000	;LOOP ON TEST
		SW13= 20000	;INHIBIT ERROR TYPEOUTS
		SW12= 10000	;TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
		SW11= 4000	;RUN MAINTENANCE MODE VERIFY TEST
		SW10= 2000	;0 - BELL ON PASS COMPLETE
			;1 - BELL ON ERROR
		SW9= 1000	;LOOP ON ERROR
		SW8= 400	;LOOP ON TEST IN SW<7:0>
		. = 0	;TRAP CATCHER FROM 0 - 776
		. = 46	;HOOKS FOR ACT 11
	\$ENDAD	. = 52	
	BIT14		
	. = 174		;SOFTWARE SWITCK REGISTER LOCATION
	DISPREG: 0		
	SWREG: 0		
	. = 200		
	JMP	2#BEGIN1	
	. = 220		
	BIS	#BIT6, FLAG2	;TEST ALL DRIVES
	BEGIN2: JMP	2#BEGIN	
	BEGIN1: BIC	#BIT6, FLAG2	;CLEAR MULTI DRIVE FLAG
	BR	BEGIN2	

797  
798 000001  
799 104000  
800 177776  
801 177776  
802 000007  
803 000000  
804 000001  
805 000002  
806 000003  
807 000004  
808 000005  
809 000006  
810 000007  
811 000001  
812 000002  
813 000004  
814 000010  
815 000020  
816 000040  
817 000100  
818 000200  
819 000400  
820 001000  
821 002000  
822 004000  
823 010000  
824 020000  
825 040000  
826 100000  
827 000001  
828 000000  
829

N= 1  
HLT= EMT  
PS= 177776  
PSW= PS  
BELL= 7  
R0= %0  
R1= %1  
R2= %2  
R3= %3  
R4= %4  
R5= %5  
SP= %6  
PC= %7  
BIT0= 1  
BIT1= 2  
BIT2= 4  
BIT3= 10  
BIT4= 20  
BIT5= 40  
BIT6= 100  
BIT7= 200  
BIT8= 400  
BIT9= 1000  
BIT10= 2000  
BIT11= 4000  
BIT12= 10000  
BIT13= 20000  
BIT14= 40000  
BIT15= 100000  
GOOD= %1  
BAD= %0

:INITALIZE FOR NEWTST  
:SET HLT TO EMT FOR ERROR TYPEOUTS  
:PROCESSOR STATUS  
:PROCESSOR STATUS WORD  
:BELL  
:R0 - DEFINE REGISTERS  
:R1  
:R2  
:R3  
:R4  
:R5  
:R6 - STACK POINTER  
:R7 - PROGRAM COUNTER  
:BIT EQUATES

:FOR GOOD DATA  
:FOR BAD DATA

```

001000
001001
001002
001003
001004
001005
001006
001007
001008
001009
001010
001011
001012
001013
001014
001015
001016
001017
001018
001019
001020
001021
001022
001023
001024
001025
001026
001027
001028
001029
001030
001031
001032
001033
001034
001035
001036
001037
001038
001039
001040
001041
001042
001043
001044
001045

```

000000

. = 1000

```

ICNT: 0
ERRORS: 0
PCNT: 0,0
LAD: 0
HLTADR: 0
FILCHR: 1000
TPS: 177564
TKS: 177560
TKB: 177562
TPB: 177566
SWR: 177570
DISPLAY: 177570

```

```

;LH = ITERATION COUNT ;RH = TEST NO.
;ERROR COUNT
;2 WORD PASS COUNT
;LOOP ADDRESS FOR SCOPE
;ADDRESS OF LAST HLT INSTRUCTION EXECUTED
;FILCHR=0 (CHAR) ;FILCHR+1=2 (COUNT)
;OUTPUT STATUS REGISTER

```

```

;OUTPUT BUFFER
;SWITCH REGISTER
;DISPLAY REGISTER

```

001100

. = 1100

;DISK I/O REGISTERS

```

RSCS1: 172040
RSCS2: 172050
RSMC: 172042
RSBA: 172044
RSDA: 172046
RSDS: 172052
RSER: 172054
RSAS: 172056
RSLA: 172060
RSD8: 172062
RSMR: 172064
RSDT: 172066
RSVEC: 204
RSVCPS: 206
RSCS1B: 172041
RSCS2B: 172051
RSMCB: 172043
RSBAB: 172045

```

```

;DISK CONTROL + STATUS REGISTER
;DISK CONTROL + STATUS REGISTER
;WORD COUNT REGISTER
;BUS ADDRESS
;DISK ADDRESS (DESIRED ADDRESS)
;DRIVE STATUS
;ERROR REG.
;ATTENTION SUMMARY
;LOOK AHEAD
;DATA BUFFER REGISTER
;MAINTENANCE REGISTER
;DRIVE TYPE REGISTER
;INTERRUPT VECTOR
;INTERRUPT PRIO. VECTOR
;ODD BYTE ADD FOR CS1
;ODD BYTE ADD FOR CS2
;ODD BYTE ADD FOR CW
;ODD BYTE ADD FOR BA

```

868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909

000001  
000002  
000004  
000010  
000020  
000040  
000100  
000200  
000204  
000210  
000220  
000240  
  
  
  
040000  
100000  
000100  
000200  
002000  
010000  
040000  
100000  
000200  
020000  
002000  
040000  
100000  
001000  
100000  
000010  
000100

:BIT ASSIGNMENTS FOR ERROR TYPEOUTS  
:THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS.  
:CS1,CS2 AND ER ARE IN THE FIRST GROUP.THIS GROUP IS ALWAYS  
:TYPED WITH EITHER OF THE OTHER GROUPS. AS,BA,DA, WC AND DS  
:ARE IN THE SECOND GROUP. DT,DB,MR, AND LA ARE IN THE 3RD  
:GROUP.YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE  
:TO BE TYPED SEPERATELY.  
:EXAMPLE: HLT !CS1!AS!BA  
: HLT !CS1!DT!DB

CS1=1 :CONTROL AND STATUS 1  
ER=2 :CONTROL AND STATUS 2  
DA=4 :DESIRED ADD  
WC=10 :WORD COUNT  
BA=20 :BUS ADDRESS  
DS=40 :DRIVE STATUS  
AS=100 :ATTENTION SUMMARY  
CS2=200 :CONTROL AND STATUS REG  
LA=204 :LOOK AHEAD  
DB=210 :DATA BUFFER  
MR=220 :MAINTENANCE  
DT=240 :DRIVE TYPE

:BIT ASSIGNMENTS FOR THE REGISTER BITS

TRE=40000 :TRANSFER ERROR CS1  
SC=100000 :SPECIAL CONDITIONS CS1  
IR=100 :INPUT READY CS2  
OR=200 :OUTPUT READY CS2  
PGE=2000 :PROGRAM ERROR-CS2  
NED=10000 :NON-EXISTENT DRIVE CS2  
WCE=40000 :WRITE CHECK ERROR-CS2  
DLT=100000 :DATA LATE ERROR CS2  
DRY=200 :DRIVE READY DS  
PIP=20000 :POSITIONING IN PROGRESS DS  
LBT=2000 :LAST BLOCK TRANSFER-DS  
ERR=40000 :ERROR DS  
ATA=100000 :ATTENTION ACTIVE-DS  
DAO=1000 :DISK OVERFLOW ERROR-ER  
DCK=100000 :DATA CHECK ERROR-ER  
BAI=10 :BUS ADDR INCREMENT INHIBIT  
IE=100 :INTERRUPT INABLE CS1

```

910
911
912 001144 000000
913 001146 000000
914 001150 000000
915 001152 000000
916 001154 000000
917 001156 000000
918 001160 000000
919 001162 000000
920 001164 000000
921 001166 000000
922 001170 000000
923      172100
924 001172 000000
925 001174 000000 000000
926 001200 000000
927 001202 000000
928 001204 000000
929 001206 000000
930 001210 000000
931 001212 000000
932 001214 000000
933 001216 000000
934 001220 000000
935 001222 000000
936 001224 000000
937 001226 000000
938 001230 000000
939 001232 000000

```

;WORKING LOCATIONS

```

FLAG2: 0
LSTEV: 0
LSTOD: 0
NOWEV: 0
NOWOD: 0
RSO: 0
UNNUM: 0
UNITSV: 0
UNCMP: 0
ONCEE: 0
TIMSV: 0
MPRO=172100
SAVEE: 0
MCCNT: 0,0
WCRC: 0
REPT: 0
REPT1: 0
CLKCNT: 0
INBIT: 0
WK15: 0
WORK: 0
WORK0: 0
WORK1: 0
WORK2: 0
WORK3: 0
WORK4: 0
WORK5: 0
WORK6: 0

```

```

;SECOND FLAG WORD
;LAST EVEN BIT TRANSFERED
;LAST ODD BIT TRANSFERED
;PRESENT EVEN BIT BEING XFERED
;PRESENT ODD BIT BEING XFERED
;SAME
;UNIT CURRENTLY BEING TESTED
;SET BIT=UNIT ON BUS
;FOR COMPARING FOR # OF DEVICE
;DID WE TEST ANY DRIVES
;SAVE LOC FOR TIME
;PARITY REG
;WORK LOC
;MAINT CLOCK COUNT
;WORK LOC FOR CREATING CRC WORD
;REPEAT COUNTER
;REPEAT COUNTER
;CLOCK COUNTER FOR EACH WORD
;USED IN CRC CAL ROUTINE
;USED IN CRC CAL ROUTINE

```





```

968 001234 012706 000500          BEGIN:  MOV    #500,SP          ;SET STACK TO *** 500 ***
969 001240 012737 025442 000024    MOV    #POWER,2#24      ;SET UP PF VECTOR
970 001246 012737 000340 000026    MOV    #340,2#26       ;LOCK OUT THE WORLD
971 001254 012737 025070 000030    MOV    #.HLT,2#30      ;SET EMT VECTOR
972 001262 012737 000340 000032    MOV    #340,2#32       ;LOCK UP
973 001270 012737 026076 000034    MOV    #.TRAP,2#34     ;SET TRAP VECTOR
974 001276 012737 000340 000036    MOV    #340,2#36       ;LOCK UP
975 001304 005037 001000          CLR    ICNT            ;INIT ICNT
976 001310 005037 001010          CLR    LAD             ;INIT LAD
977 001314 104454          SUSWR                  ;SIZE FOR HDWR SWR
978 001316 042737 177677 001144    BIC    #177677,FLAG2   ;
979 001324 042737 153777 001166    BIC    #153777,ONCEE   ;
980 001332 032737 000100 001144    BIT    #BIT6,FLAG2     ;TEST ALL DRIVES?
981 001340 001402          BEQ    5$              ;ASK
982 001342 000137 001674          JMP    2#MULTII
983 001346          5$:
984 001346 104402 001352          TYPE    ,.+2          ;.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N) "
985 001410 104412          RDLIN
986 001412 122737 000131 026056    CMPB   #'Y,INPUT       ;TEST FOR YES
987 001420 001525          BEQ    MULTII          ;YES
988 001422 052737 000020 001166    BIS    #BIT4,ONCEE     ;SET TEST ONLY ONE DRIVE FLAG
989 001430          1$:
990 001430 104402 001434          TYPE    ,.+2          ;.ASCIZ "TYPE UNIT #"
991 001450 104410          RDOCT
992 001452 012604          MOV    (6)+,R4         ;GET NUMBER
993 001454 022704 000010          CMP    #10,R4         ;CORRECT #
994 001460 101763          BLOS   1$              ;NO
995 001462 010437 001160          MOV    R4,UNNUM       ;SET UNIT #
996 001466 005002          CLR    R2              ;CLEAR WORK AREA
997 001470 000261          SEC    R2              ;SET CARRY
998 001472 006102          2$:  ROL    R2          ;SET WORK BIT
999 001474 005704          TST   R4              ;IS THIS BIT CORRESPOND WITH CORRECT DRIVE #
1000 001476 001402          BEQ    3$              ;YES
1001 001500 005304          DEC    R4              ;NO TRY AGAIN
1002 001502 000773          BR    2$              ;TEST AGAIN
1003 001504 010237 001162          3$:  MOV    R2,UNITSV      ;SET DRIVE BIT IN UNITSV
1004 001510 010237 001164          MOV    R2,UNCMP       ;SET UNIT COMPARE
1005 001514 013777 001160 177360    MOV    UNUM,2#RSCS2   ;LOAD DRIVE
1006 001522 012777 177777 177364    MOV    #-1,2#RSER     ;LOAD ERRORS
1007 001530 104402 001534          TYPE    ,.+2          ;.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON
1008 001644 000000          HALT
1009 001646 023777 001162 177242    CMP    UNITSV,2#RSAS  ;WAIT FOR LIGHTS TO BE CHECKED
1010 001654 001405          BEQ    4$              ;DID CORRECT ATA SET
1011 001656 017700 177234          MOV    2#RSAS,BAD     ;GET RSAS
1012 001662 013701 001162          MOV    UNITSV,GOOD    ;GET CORRECT AND
1013 001666 104000          HLT                    ;RSAS=BAD GOOD=CORRECTIONS
1014          ;ATA BIT SHOULD SET FOR ERRORS
1015          ;WERE SET IN RSER
1016 001670 000137 002324          4$:  JMP    NOWGO          ;START TESTING

```

```

1017 ;NOW TEST FOR DRIVES
1018
1019 001674 012701 000010 MULTII: MOV #8, R1 ;PUT 8 INTO R1 FOR COUNT
1020 001700 005077 177176 CLR @RSCS2 ;SET DEVICE TO ZERO
1021 001704 012777 177777 177202 TRY: MOV #-1, @RSER ;CAUSE AN ERROR +SETS BIT IN RSAS REG
1022 001712 005301 DEC R1 ;DO A MAXIMUM OF 8 TIMES
1023 001714 001403 BEQ DVNUM ;TESTED FOR ALL DRIVES GET OUT
1024 001716 005277 177160 INC @RSCS2 ;INCREMENT DRIVE UNIT
1025 001722 000770 BR TRY ;REPEAT FOR NEXT DRIVE
1026 001724 017737 177166 001162 DVNUM: MOV @RSAS, UNITSV ;SAVE
1027 001732 012737 000401 001164 MOV #401, UNCMP ;SETUP TO CMP WITH UNITSV
1028 001740 012737 000000 001160 MOV #0, UNNUM ;PUT 0 INTO UNIT NO.
1029 001746 032777 020000 177052 BIT #BIT13, @SWR ;INHIBIT TYPE OUT?
1030 001754 001015 BNE STTEST ;YES
1031 001756 104402 001762 TYPE ,.+2 ;.ASCIZ <15><12>"TESTING UNIT "
1032 002002 042737 100000 001166 BIC #BIT15, ONCEE ;CLEAR ERROR FLAG
1033 002010 033737 001164 001162 STTEST: BIT UNCMP, UNITSV ;IS THIS DRIVE ON THE SYSTEM
1034 002016 001440 BEQ TRYNX ;NO
1035 002020 013777 001160 177054 MOV UNNUM, @RSCS2 ;YES PUT UNIT # INTO CS2
1036 002026 022777 000002 177072 3$: CMP #2, @RSDT ;IS THIS A RS04?
1037 002034 001404 BEQ 1$ ;YES
1038 002036 022777 000003 177062 CMP #3, @RSDT ;IS IT A RS04?
1039 002044 001025 BNE TRYNX ;GET A NEW NUMBER
1040 002046 032777 020000 176752 1$: BIT #BIT13, @SWR ;INHIBIT TYPE OUT?
1041 002054 001020 BNE 4$ ;YES
1042 002056 032737 100000 001166 BIT #BIT15, ONCEE ;ANY ERRORS?
1043 002064 001404 BEQ 5$ ;NO
1044 002066 104402 002072 TYPE ,.+2 ;.ASCIZ <15><12><12>
1045 002076 5$: MOV UNNUM, -(6) ;PUT UNNUM ON STACK
1046 002076 013746 001160 TYPES ;TYPE STACK IN OCTAL - SUPRESS
1047 002102 104406 TYPE ,40 ;TYPE SPACE
1048 002104 104402 000040 BIC #BIT15, ONCEE ;CLEAR ERROR FLAG
1049 002110 042737 100000 001166 4$: BR NOWGO ;NOW TEST
1050 002116 000500 TRYNX: BIT #BIT4, ONCEE ;MULTI DRIVE
1051 002120 032737 000020 001166 BNE DONEE ;NO
1052 002126 001074 15$: ASL UNCMP ;CHECK NEXT BIT FOR DRIVE
1053 002130 006337 001164 BCS CHCKDV ;DID WE TEST ANY REG?
1054 002134 103403 INC UNNUM ;INC UNIT #
1055 002136 005237 001160 BR STTEST ;CHECK FOR NEXT DRIVE
1056 002142 000722

```

```

1057 002144 032737 000001 001166 CHCKDV: BIT      #BIT0,ONCEE    ;DID WE TEST ANY DRIVES?
1058 002152 001062          BNE      DONEE      ;YES WE DID TEST A DRIVE
1059 002154 012737 100000 001164          MOV      #100000,UNCMP ;NO DRIVES TESTED, COULD NOT SET
1060 002162 005037 001160          CLR      UNNUM        ;ANY AS BITS, THUS DEFAULTS TO
1061 002166 032777 020000 176632          BIT      #BIT13,ASWR   ;INHIBIT TYPE OUT?
1062 002174 001050          BNE      4$           ;YES
1063 002176 013746 001160          MOV      UNNUM,-(6)    ;PUT UNNUM ON STACK
1064 002202 104406          TYPES           ;TYPE STACK IN OCTAL - SUPRESS
1065 002204 104402 000040          TYPE      ,40         ;TYPE SPACE
1066 002210 104402 002214          TYPE      ,+2         ;.ASCIZ <15><12>"COULD NOT FIND DRIVE WILL TEST DRIVE 0
1067 002306 012737 000001 001164          MOV      #1,UNCMP
1068 002314 000000          HALT
1069 002316 000402          BR       NOWGO        ;WAIT
1070 002320 000137 021570          DONEE: JMP      DONE     ;TEST DRIVE 0
                                ;GET OUT
1071
1072          ;THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
1073          ;TO CLEAR ALL THE RH AND RS REGISTERS
1074
1075 002324 052737 000001 001166 NOWGO: BIS      #BIT0,ONCEE ;SET FOUND DRIVE FLAG
1076 002332 013737 025066 001170          MOV      TIMES,TIMSV  ;SAVE TIME
1077 002340 012737 000001 025066          MOV      #1,TIMES     ;ONLY TEST ONCE
1078          ;*****
1079          ;TEST 1          RESET TEST FOR REGISTERS
1080          ;*****
1081 002346 104400          TST1: SCOPE
1082 002350 012737 000340 177776          MOV      #340,ASPS    ;LOCK OUT INTERUPTS
1083 002356 013777 001160 176516          MOV      UNNUM,ARSCS2 ;LOAD UNIT #
1084 002364 012777 177776 176506          MOV      #177776,ARSCS1 ;SET ALL
1085 002372 012777 177777 176506          MOV      #177777,ARSA  ;POSSIBLE R/W
1086 002400 012777 177777 176502          MOV      #177777,ARSDA ;BITS IN THESE REGISTERS
1087 002406 012777 177777 176500          MOV      #177777,ARSER
1088 002414 012777 177777 176502          MOV      #177777,ARSMR
1089 002422 012777 177777 176454          MOV      #177777,ARSMC
1090 002430 012777 177737 176444          MOV      #177737,ARSCS2
1091 002436 000005          RESET              ;CLEAR ALL BITS IN ALL REG.
1092
1093          ;TEST RSCS2 FOR CLEARED BITS
1094
1095 002440 022777 000100 176434          CMP      #100,ARSCS2  ;DID THESE BITS GET CLEARED?
1096 002446 001401          BEQ      ,+4         ;YES
1097 002450 104200          HLT      !CS2        ;(417) SHOULD BE CLEARED IN CS2
1098 002452 013777 001160 176422          MOV      UNNUM,ARSCS2 ;PUT # OF UNIT IN TEST IN CS2
1099 002460 022777 010600 176424          CMP      #10600,ARSDS ;IS DPR AND MOL SET?
1100 002466 001401          BEQ      ,+4         ;YES
1101 002470 104040          HLT      !DS         ;NO WHY NOT?
1102
1103          ;TEST CONTROL AND STATUS REG 1
1104 002472 022777 004200 176400          CMP      #4200,ARSCS1 ;DID THE READY BIT SET?
1105 002500 001401          BEQ      ,+4         ;YES
1106 002502 104001          HLT      !CS1        ;READY SHOULD BE SET

```

```

1107          ;TEST BUS ADDRESS REGISTER
1108
1109 002504 005777 176376          TST   @RSBA          ;IS BA REG. CLEARED
1110 002510 001401          BEQ   .+4           ;YES
1111 002512 104020          HLT   !BA           ;SHOULD BE 0
1112
1113          ;TEST DISK ADDRESS REGISTER
1114
1115 002514 005777 176370          TST   @RSDA          ;IS DA CLEARED
1116 002520 001401          BEQ   .+4           ;YES
1117 002522 104004          HLT   !DA           ;SHOULD BE 0
1118
1119          ;TEST ERROR REG RSER
1120
1121 002524 005777 176364          TST   @RSER          ;DID RSER CLEAR?
1122 002530 001401          BEQ   .+4           ;YES
1123 002532 104002          HLT   !ER           ;BITS(157015) SHOULD BE CLEARED
1124
1125          ;TEST RS MAINTENANCE REGISTER
1126
1127 002534 032777 000077 176362  BIT   #77,@RSMR      ;DID THESE BITS GET CLEARED
1128 002542 001401          BEQ   .+4           ;YES
1129 002544 104220          HLT   !MR           ;BITS(77) SHOULD BE 0
1130
1131          ;TEST WC REG IT SHOULD NOT CHANGE
1132
1133 002546 022777 177777 176330  CMP   #177777,@RSWC ;DID IT CHANGE?
1134 002554 001401          BEQ   .+4           ;NO
1135 002556 104010          HLT   !WC           ;RESET SHOULD NOT MODIFY RSWC
1136
1137          ;TEST RSAS
1138
1139 002560 005777 176332          TST   @RSAS          ;IS REG CLEAR
1140 002564 001401          BEQ   .+4           ;YES
1141 002566 104100          HLT   !AS           ;NO

```

# K03

MAINDEC-11-DZRSO-C  
DZRSO.C.P11 TST2

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 37  
TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS

```
1142 ;*****
1143 ;TEST 2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS
1144 ;*****
1145 002570 104400 TST2: SCOPE
1146
1147 002572 012737 000340 177776 TTAGG: MOV #340, @#PS ;LOCK OUT INTERRUPTS
1148 002600 013777 001160 176274 MOV UNNUM, @RSCS2
1149 002606 012777 043576 176264 MOV #43576, @RSCS1 ;SET ALL
1150 002614 012777 177777 176264 MOV #177777, @RSBA ;POSSIBLE
1151 002622 012777 177777 176260 MOV #177777, @RSDA ;REGISTERS
1152 002630 012777 177017 176256 MOV #177017, @RSER
1153 002636 012777 177777 176256 MOV #177777, @RSDB
1154 002644 012777 177777 176232 MOV #177777, @RSWC
1155 002652 012777 020417 176222 MOV #20417, @RSCS2
1156 002660 012777 000071 176236 MOV #71, @RSMR
1157 002666 012777 000040 176206 MOV #40, @RSCS2 ;CLEAR ALL BITS
1158 002674 022777 000100 176200 CMP #100, @RSCS2 ;DID THE RIGHT BITS CLEAR?
1159 002702 001401 BEQ +4 ;YES
1160 002704 104200 HLT !CS2 ;(417) SHOULD BE CLEARED IN CS2
1161 002706 013777 001160 176166 MOV UNNUM, @RSCS2 ;GET DRIVE NUMBER
1162 002714 032777 173577 176156 BIT #173577, @RSCS1 ;DID ALL BITS GET CLEARED
1163 002722 001401 BEQ +4 ;YES
1164 002724 104001 HLT !CS1 ;NO, ALL BITS SHOULD BE 0
1165 ;TEST BUS ADDRESS REGISTER
1166
1167 002726 005777 176154 TST @RSBA ;IS BA REG. CLEARED
1168 002732 001401 BEQ +4 ;YES
1169 002734 104020 HLT !BA ;SHOULD BE 0
1170
1171 ;TEST DISK ADDRESS REGISTER
1172
1173 002736 005777 176146 TST @RSDA ;IS DA CLEARED
1174 002742 001401 BEQ +4 ;YES
1175 002744 104020 HLT !BA ;SHOULD BE 0
1176
1177 ;TEST ERROR REG RSER
1178
1179 002746 032777 177777 176140 BIT #177777, @RSER ;DID THESE BITS GET CLEARED
1180 002754 001401 BEQ +4 ;YES
1181 002756 104002 HLT !ER ;BITS(157015) SHOULD BE CLEARED
1182
1183 ;TEST RS MAINTENANCE REGISTER
1184 002760 032777 000077 176136 BIT #77, @RSMR ;DID THESE BITS GET CLEARED
1185 002766 001401 BEQ +4 ;YES
1186 002770 104220 HLT !MR ;BITS(77) SHOULD BE 0
1187
1188 ;TEST WC REG. IT SHOULD NOT CHANGE
1189 002772 022777 177777 176104 CMP #177777, @RSWC ;DID WC CHANGE
1190 003000 001401 BEQ +4 ;NO
1191 003002 104010 HLT !WC ;WHY DID IT CHANGE?
```

```

1192 ;*****
1193 ;TEST 3 SET AND CLEAR ALL REGISTERS
1194 ;*****
1195 003004 104400 TST3: SCOPE
1196 ;CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.
1197 ;BITS 7,6,5,4,3,2&1
1198
1199 003006 104414 CLRDK ;CLEAR ALL RS REG
1200 003010 013737 001170 025066 MOV TIMSV,TIMES ;GET TIME
1201 003016 012777 003576 176054 MOV #3576,@RSCS1 ;SET DISK FUNCTION BITS
1202 003024 022777 007776 176046 CMP #7776,@RSCS1 ;ARE THESE BITS SET?
1203 003032 001401 BEQ +4 ;NO
1204 003034 104001 HLT ;CS1 ;SHOULD = 3776
1205 003036 012777 002524 176034 MOV #2524,@RSCS1 ;SET THESE BITS
1206 003044 022777 006724 176026 CMP #6724,@RSCS1 ;DID THEY SET
1207 003052 001401 BEQ +4 ;YES
1208 003054 104001 HLT ;CS1 ;SHOULD BE 2725
1209 003056 012777 001052 176014 MOV #1052,@RSCS1 ;SET THESE BITS
1210 003064 022777 005252 176006 CMP #5252,@RSCS1 ;ARE THEY =?
1211 003072 001401 BEQ +4 ;YES
1212 003074 104001 HLT ;CS1 ;SHOULD = 1252
1213 003076 104400
1214 TST4: SCOPE
1215 ;CLEAR THE FUNCTION BITS
1216 003100 012777 043576 175772 MOV #43576,@RSCS1 ;SET DISK FUNCTION BITS
1217 003106 005077 175766 CLR @RSCS1
1218 003112 022777 004200 175760 CMP #4200,@RSCS1 ;IS THE READY BIT SET
1219 003120 001401 BEQ +4 ;YES
1220 003122 104001 HLT ;CS1 ;RSCS1 SHOULD = 4200
1221
1222 ;*****
1223 ;TEST 5 TEST RSCS2
1224 ;*****
1225 003124 104400 TST5: SCOPE
1226
1227 003126 000005 RESET ;CLEAR WORLD
1228 003130 022777 000100 175744 CMP #100,@RSCS2 ;DID THEY CLEAR?
1229 003136 001401 BEQ +4 ;YES
1230 003140 104200 HLT ;CS2 ;NO
1231 003142 012777 021037 175732 MOV #21037,@RSCS2 ;SET BITS 21017
1232 003150 022777 021137 175724 CMP #21137,@RSCS2 ;DID THESE BITS GET SET
1233 003156 001405 BEQ 1$ ;YES
1234 003160 017700 175716 MOV @RSCS2,BAD ;WHAT CS2 SHOULD =
1235 003164 012701 021137 MOV #21137,GOOD ;CS2 = BAD GOOD = CORRECT ANS
1236 003170 104000 HLT

```

# M03

MAINDEC-11-DZRSO-C  
DZRSOC.P11 TSTS

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
TEST RSCS2

MACY11 27(732) 25-SEP-76 09:14 PAGE 39

1237	003172	012777	020025	175702	1\$:	MOV	#20025, @RSCS2	;SET THESE BITS
1238	003200	022777	020125	175674		CMP	#20125, @RSCS2	;DID THESE BITS GET SET
1239	003206	001401				BEQ	.+4	;YES
1240	003210	104200				HLT	!CS2	;NO CS2 SHOULD = 20125
1241	003212	012777	000012	175662		MOV	#12, @RSCS2	;LOAD THESE BITS
1242	003220	022777	000112	175654		CMP	#112, @RSCS2	;DID THESE BITS GET SET IN CS2
1243	003226	001401				BEQ	.+4	;YES
1244	003230	104200				HLT	!CS2	;BAD = CS2 GOOD = CORRECT ANS
1245	003232	012777	177777	175642		MOV	#-1, @RSCS2	;SET BITS
1246	003240	005077	175636			CLR	@RSCS2	;CLEAR THEM
1247	003244	022777	000100	175630		CMP	#100, @RSCS2	;DID CLEAR WORK
1248	003252	001401				BEQ	.+4	;YES
1249	003254	104200				HLT	!CS2	;R/W BITS DID NOT CLEAR
1250	003256	013777	001160	175616		MOV	UNNUM, @RSCS2	;GET UNIT #
1251	003264	104400			TST6:	SCOPE		
1252						;CAN WE SET ALL	THE RSBA BITS	
1253								
1254	003266	012777	177777	175612		MOV	#177777, @RSBA	;SET THE BITS
1255	003274	022777	177776	175604		CMP	#177776, @RSBA	;DID THEY SET
1256	003302	001401				BEQ	.+4	;YES
1257	003304	104020				HLT	!BA	;BITS 17776 SHOULD BE SET
1258	003306	012777	125252	175572		MOV	#125252, @RSBA	;SET THESE BITS
1259	003314	022777	125252	175564		CMP	#125252, @RSBA	;ARE THEY =
1260	003322	001401				BEQ	.+4	;YES
1261	003324	104020				HLT	!BA	;SHOULD BE 125252
1262	003326	012777	052524	175552		MOV	#52524, @RSBA	;SET THESE BITS
1263	003334	022777	052524	175544		CMP	#52524, @RSBA	;ARE THEY =
1264	003342	001401				BEQ	.+4	;YES
1265	003344	104020				HLT	!BA	;SHOULD BE 52524
1266								
1267	003346	104400			TST7:	SCOPE		
1268						;FLOAT A 1 THROUGH	RSBA	
1269								
1270	003350	012701	000002		FLOTBA:	MOV	#2, GOOD	;GET A 2
1271	003354	000241				CLC		;CLEAR CARRY
1272	003356	010177	175524		1\$:	MOV	GOOD, @RSBA	;FLOAT NUMBER
1273	003362	017700	175520			MOV	@RSBA, BAD	;GET BA
1274	003366	020100				CMP	GOOD, BAD	;COMPARE BA
1275	003370	001401				BEQ	.+4	;BA CORRECT
1276	003372	104000				HLT		;BAD=BA GOOD=CORRECT ANS
1277	003374	006101				ROL	GOOD	;ROTATE NUMBER
1278	003376	103367				BCC	1\$	;LOOP TILL DONE

```

1279 003400 104400          TST10: SCOPE
1280
1281          ;CLEAR THE RSBA REGISTER
1282
1283 003402 012777 177777 175476      MOV    #177777, @RSBA    ;SET RSBA EQUAL TO ALL ONES
1284 003410 005077 175472              CLR    @RSBA
1285 003414 005777 175466              TST    @RSBA            ;TEST FOR BIT0 SET IN RSBA (READ ONLY BIT)
1286 003420 001401                      BEQ    .+4              ;YES
1287 003422 104020                      HLT    !BA              ;NO
1288 003424 104400          TST11: SCOPE
1289
1290          ;CAN WE SET ALL BITS IN RSWC REGISTER
1291
1292 003426 012777 177777 175450      MOV    #177777, @RSWC    ;SET WC BITS
1293 003434 022777 177777 175442      CMP    #177777, @RSWC    ;ARE ALL BITS SET
1294 003442 001401                      BEQ    .+4              ;YES
1295 003444 104010                      HLT    !WC              ;NO
1296 003446 012777 125252 175430      MOV    #125252, @RSWC    ;SET THESE BITS
1297 003454 022777 125252 175422      CMP    #125252, @RSWC    ;ARE THEY =
1298 003462 001401                      BEQ    .+4              ;YES
1299 003464 104010                      HLT    !WC              ;SHOULD BE 125252
1300 003466 012777 052525 175410      MOV    #52525, @RSWC     ;SET THESE BITS
1301 003474 022777 052525 175402      CMP    #52525, @RSWC     ;ARE THEY =
1302 003502 001401                      BEQ    .+4              ;YES
1303 003504 104010                      HLT    !WC              ;SHOULD BE 152525
1304 003506 104400          TST12: SCOPE
1305
1306          ;FLOAT A 1 THROUGH RSWC
1307
1308 003510 012701 000001          FLOTWC: MOV    #1, GOOD    ;GET A 1
1309 003514 000241                      CLC                      ;CLEAR CARRY
1310 003516 010177 175362          1$:    MOV    GOOD, @RSWC ;FLOAT NUMBER
1311 003522 017700 175356          MOV    @RSWC, BAD       ;GET WC
1312 003526 020100                      CMP    GOOD, BAD        ;COMPARE WC
1313 003530 001401                      BEQ    .+4              ;WC CORRECT
1314 003532 104000                      HLT                      ;BAD=WC GOOD=CORRECT ANS
1315 003534 006101                      ROL    GOOD              ;ROTATE NUMBER
1316 003536 103367                      BCC    1$               ;LOOP TILL DONE

```



```

1317                                     ;CLEAR THE WORD COUNT REGISTER
1318 003540 104400 TST13: SCOPE
1319
1320 003542 012777 177777 175334 MOV #177777,RSWC ;SET RSWC REGISTER EQUAL TO ALL ONES
1321 003550 005077 175330 CLR RSWC
1322 003554 005777 175324 TST RSWC ;DID ALL BITS GET CLEARED
1323 003560 001401 BEQ +4 ;YES
1324 003562 104010 HLT !WC ;NO
1325 003564 104400 TST14: SCOPE
1326
1327                                     ;CAN WE SET ALL THE BITS IN THE RSDA REGISTER.
1328
1329 003566 012777 177777 175314 MOV #177777,RSDA ;SET ALL BITS
1330 003574 022777 177777 175306 CMP #177777,RSDA ;ARE THE BITS SET
1331 003602 001401 BEQ +4 ;YES
1332 003604 104004 HLT !DA ;NO
1333 003606 012777 125252 175274 MOV #125252,RSDA ;SET THESE BITS
1334 003614 022777 125252 175266 CMP #125252,RSDA ;ARE THEY =
1335 003622 001401 BEQ +4 ;YES
1336 003624 104004 HLT !DA ;SHOULD BE 125252
1337 003626 012777 052525 175254 MOV #52525,RSDA ;SET THESE BITS
1338 003634 022777 052525 175246 CMP #52525,RSDA ;ARE THEY =
1339 003642 001401 BEQ +4 ;YES
1340 003644 104004 HLT !DA ;SHOULD BE 52525
1341 003646 104400 TST15: SCOPE
1342
1343                                     ;FLOAT A 1 THROUGH RSDA
1344
1345 003650 012701 000001 FLOTDA: MOV #1,GOOD ;GET A 1
1346 003654 000241 CLC ;CLEAR CARRY
1347 003656 010177 175226 IS: MOV GOOD,RSDA ;FLOAT NUMBER
1348 003662 017700 175222 MOV RSDA,BAD ;GET DA
1349 003666 020100 CMP GOOD,BAD ;COMPARE DA
1350 003670 001401 BEQ +4 ;DA CORRECT
1351 003672 104000 HLT ;BAD=DA GOOD=CORRECT ANS
1352 003674 006101 ROL GOOD ;ROTATE NUMBER
1353 003676 103367 BCC IS ;LOOP TILL DONE

```

```

1354                                     ;CAN WE CLEAR THE RSDA REG.
1355 003700 104400 TST16: SCOPE
1356
1357 003702 012777 177777 175200      MOV      @177777,@RSDA      ;SET RSDA TO ALL ONES
1358 003710 005077 175174              CLR      @RSDA
1359 003714 005777 175170              TST      @RSDA          ;TEST FOR ZERO RSDA
1360 003720 001401                      BEQ      +4             ;YES
1361 003722 104004                      HLT      !DA           ;ANS SHOULD BE 0
1362 003724 104400 TST17: SCOPE
1363
1364                                     ;SET AND CLEAR THE RSER REG.
1365
1366 003726 012777 177017 175160      MOV      @177017,@RSER  ;SET THESE BITS
1367 003734 022777 177017 175152      CMP      @177017,@RSER ;DID THEY SET
1368 003742 001401                      BEQ      +4             ;YES
1369 003744 104002                      HLT      !ER           ;RSER SHOULD = 157017
1370 003746 112777 000001 175140      MOVB    @1,@RSER       ;A MOVB INST
1371 003754 022777 000001 175132      CMP      @1,@RSER      ;SHOULD MODIFY COMPLETE WD
1372 003762 001401                      BEQ      +4             ;OK
1373 003764 104002                      HLT      !ER
1374
1375 003766 104400 TST20: SCOPE
1376
1377 003770 012777 052005 175116      MOV      @52005,@RSER  ;SET THESE BITS
1378 003776 022777 052005 175110      CMP      @52005,@RSER ;DID THEY SET
1379 004004 001401                      BEQ      +4             ;YES
1380 004006 104002                      HLT      !ER           ;ER SHOULD = 52005
1381 004010 104400 TST21: SCOPE
1382
1383 004012 012777 125012 175074      MOV      @125012,@RSER ;SET THESE BITS
1384 004020 022777 125012 175066      CMP      @125012,@RSER ;DID THEY SET
1385 004026 001401                      BEQ      +4             ;YES
1386 004030 104002                      HLT      !ER           ;ER SHOULD = 105012

```

1387	004032	104400			TST22: SCOPE		
1388							
1389	004034	012777	177017	175052	MOV	#177017,RSER	;SET THESE BITS
1390	004042	005077	175046		CLR	RSER	;CLEAR THEM
1391	004046	005777	175042		TST	RSER	;DID THEY CLEAR
1392	004052	001401			BEQ	+4	;YES
1393	004054	104002			HLT	!ER	;SHOULD = 0
1394	004056	104400			TST23: SCOPE		
1395							
1396							
1397							
1398	004060	012777	000070	175036	MOV	#70,RSMR	;SET THESE BITS
1399	004066	017737	175032	001214	MOV	RSMR,WORK	;PUT INTO WORKABLE REG
1400	004074	042737	177700	001214	BIC	#177700,WORK	;CLEAR JUNK
1401	004102	022737	000070	001214	CMP	#70,WORK	;DID THEY SET
1402	004110	001401			BEQ	+4	;YES
1403	004112	104220			HLT	!NR	;SHOULD = 70
1404	004114	104400			TST24: SCOPE		
1405							
1406	004116	012777	000070	175000	MOV	#70,RSMR	;SET BITS
1407	004124	005077	174774		CLR	RSMR	;CLEAR THEM
1408	004130	032777	000077	174766	BIT	#77,RSMR	;DID THEY CLEAR
1409	004136	001401			BEQ	+4	;YES
1410	004140	104220			HLT	!NR	;BITS (77) SHOULD = 0
1411	004142	104400			TST25: SCOPE		
1412							
1413	004144	012777	000050	174752	MOV	#50,RSMR	;SET BITS
1414	004152	017737	174746	001214	MOV	RSMR,WORK	;PUT IN WORKABLE REG
1415	004160	042737	177700	001214	BIC	#177700,WORK	;CLEAR JUNK
1416	004166	022737	000050	001214	CMP	#50,WORK	;DID THESE BITS SET
1417	004174	001401			BEQ	+4	;YES
1418	004176	104220			HLT	!NR	;BITS (50) SHOULD BE SET
1419	004200	104400			TST26: SCOPE		
1420							
1421	004202	012777	000020	174714	MOV	#20,RSMR	;SET BITS
1422	004210	017737	174710	001214	MOV	RSMR,WORK	;PUT INTO WORKABLE REG
1423	004216	042737	177700	001214	BIC	#177700,WORK	;CLEAR JUNK
1424	004224	022737	000020	001214	CMP	#20,WORK	;DID THEY SET
1425	004232	001401			BEQ	+4	;YES
1426	004234	104220			HLT	!NR	;NR SHOULD AT LEAST HAVE A (21)

E04

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

TST27

RS11-R504 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 44  
TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA

```

1427                                     ;*****
1428                                     ;TEST 27                               TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA
1429                                     ;*****
1430 004236 104400                       TST27: SCOPE
1431
1432 004240 104414                       BITST: CLDK                               ;CLEAR ALL RS REG
1433 004242 012777 003566 174630        MOV                               ;LOAD CS1
1434 004250 112777 000005 174656        MOVB #5,RS1B                       ;LOAD BIT
1435 004256 022777 006766 174614        CMP #6766,RS1                       ;DID IT LOAD?
1436 004264 001401                       BEQ +4                               ;YES
1437 004266 104001                       HLT !CS1
1438 004270 112777 000032 174602        MOVB #32,RS1                       ;
1439 004276 022777 006632 174574        CMP #6632,RS1
1440 004304 001401                       BEQ +4
1441 004306 104001                       HLT !CS1                               ;CS1 SHOULD = 6632
1442
1443 004310 104400                       TST30: SCOPE
1444
1445 004312 013777 001160 174562        BITCS2: MOV UNUM,RS2                ;LOAD UNIT NUMBER
1446 004320 052777 177400 174554        BIS #177400,RS2                     ;LOAD ALL BITS
1447 004326 105077 174604                CLRB RS2                             ;CLR UPPER BYTE
1448 004332 013701 001160                MOV UNUM,GOOD                       ;GET UNIT NO.
1449 004336 052701 000100                BIS #100,GOOD                       ;SET OR BIT
1450 004342 017700 174534                MOV RS2,BAD                         ;GET CS2
1451 004346 020001                CMP BAD,GOOD                        ;IS CS2 CORRECT?
1452 004350 001401                BEQ +4                               ;YES
1453 004352 104000                HLT                               ;LOAD BYTE DID NOT WORK
1454
1455 004354 104400                       TST31: SCOPE
1456
1457 004356 012777 025252 174520        BITWC: MOV #25252,RSWC              ;LOAD WC
1458 004364 112777 000377 174546        MOVB #377,RSWCB                     ;LOAD BIT
1459 004372 022777 177652 174504        CMP #177652,RSWC                    ;DID IT LOAD?
1460 004400 001401                BEQ +4                               ;YES
1461 004402 104010                HLT !WC                             ;NO WC SHOULD =177652
1462 004404 112777 000123 174472        MOVB #123,RSWC
1463 004412 022777 177523 174464        CMP #177523,RSWC
1464 004420 001401                BEQ +4
1465 004422 104010                HLT !WC                               ;WC SHOULD = 177523
1466
1467 004424 104400                       TST32: SCOPE
1468
1469 004426 012777 025252 174452        BITBA: MOV #25252,RSBA              ;LOAD DA
1470 004434 112777 000377 174500        MOVB #377,RSBAB                     ;LOAD BIT
1471 004442 022777 177652 174436        CMP #177652,RSBA                    ;DID IT LOAD?
1472 004450 001401                BEQ +4                               ;YES
1473 004452 104020                HLT !BA                             ;DA SHOULD =177652
1474 004454 112777 000125 174424        MOVB #125,RSBA
1475 004462 022777 177524 174416        CMP #177524,RSBA
1476 004470 001401                BEQ +4
1477 004472 104020                HLT !BA                               ;BA SHOULD = 177525
1478 004474 104414                       CLDK                               ;CLEAR ALL RS REG

```

# F04

MAINDEC-11-DZRSO-C  
DZRSOC.P11 TST33

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
TEST DATA LATE IN CS2

MACY11 27(732) 25-SEP-76 09:14 PAGE 45

1479  
1480  
1481  
1482 004476 104400  
1483  
1484  
1485  
1486 004500 104414  
1487 004502 017700 174414  
1488 004506 017700 174370  
1489 004512 012701 100100  
1490 004516 053701 001160  
1491 004522 020001  
1492 004524 001401  
1493 004526 104200  
1494 004530 022777 144200 174342  
1495 004536 001401  
1496 004540 104001  
1497 004542 012777 040000 174330  
1498 004550 032777 140000 174322  
1499 004556 001401  
1500 004560 104001  
1501 004562 017700 174314  
1502 004566 042701 100000  
1503 004572 020100  
1504 004574 001401  
1505 004576 104200  
1506  
1507  
1508  
1509 004600 104400  
1510  
1511 004602 104414  
1512 004604 005077 174312  
1513 004610 012777 177777 174304  
1514 004616 012737 002000 001214  
1515 004624 012701 000300  
1516 004630 053701 001160  
1517 004634 017700 174242  
1518 004640 020100  
1519 004642 001404  
1520 004644 005337 001214  
1521 004650 001371  
1522 004652 104200  
1523 004654 005001  
1524 004656 017700 174240  
1525 004662 020100  
1526 004664 001401  
1527 004666 104000  
1528 004670 012701 177777  
1529 004674 017700 174222  
1530 004700 020100  
1531 004702 001401  
1532 004704 104000

```
*****  
:TEST 33 TEST DATA LATE IN CS2  
*****  
†TST33: SCOPE  
  
;DO A READ FROM SILO: SHOULD GET DLT + TRE ERROR BECAUSE SILO IS EMPTY  
  
SILOB: CLRDK ;CLEAR ALL RS REG  
MOV @RSDB,BAD ;READ FROM EMPTY SILO  
MOV @RSCS2,BAD ;GET CS2  
MOV @100100,GOOD ;GET CORRECT ANS  
BIS UNNUM,GOOD ;FOR CS2  
CMP BAD,GOOD ;IS CS2 CORRECT?  
BEQ +4 ;YES  
HLT ;CS2 ;SHOULD HAVE DLT ERROR  
CMP @144200,@RSCS1 ;DID SC AND TRE SET?  
BEQ +4 ;YES  
HLT ;CS1 ;SC AND TRE SHOULD BE SET  
MOV @TRE,@RSCS1 ;CLEAR ERROR BIT  
BIT @140000,@RSCS1 ;DID SC + TRE CLEAR  
BEQ +4 ;YES  
HLT ;CS1 ;TRE AND SC SHOULD BE 0  
MOV @RSCS2,BAD ;GET CS2  
BIC @BIT15,GOOD ;GET CORRECT ANS  
CMP GOOD,BAD ;IS CS2 CORRECT?  
BEQ +4 ;YES  
HLT ;CS2 ;DLT SHOULD BE 0  
  
*****  
:TEST 34 LOAD RSDB WITH ALL ONES AND ALL ZEROS  
*****  
†TST34: SCOPE  
  
ZERONE: CLRDK ;CLEAR ALL RS REG  
CLR @RSDB ;LOAD DB WITH ALL 0  
MOV @177777,@RSDB ;LOAD DB WITH ALL ONES  
MOV @2000,WORK ;TIME OUT ROUTINE  
MOV @300,GOOD ;GET CORRECT FOR CS2  
BIS UNNUM,GOOD  
2$: MOV @RSCS2,BAD ;GET CS2  
CMP GOOD,BAD ;IS IT CORRECT?  
BEQ 3$ ;YES  
DEC WORK ;TO WAIT FOR OR  
BNE 2$ ;TO SET  
HLT ;OR SHOULD BE SET  
3$: CLR GOOD ;LOAD BAD WITH DB  
MOV @RSDB,BAD ;IS BAD CORRECT  
CMP GOOD,BAD ;YES  
BEQ +4 ;COULD NOT FLOAT 0 THROUGH DB  
HLT ;LOAD GOOD WITH ANS  
MOV @-1,GOOD ;GET DATA FROM DB  
MOV @RSDB,BAD ;IS DB CORRECT  
CMP GOOD,BAD ;YES  
BEQ +4 ;BAD SHOULD = 177777  
HLT
```

1533 004706 104400  
 1534  
 1535  
 1536 004710 104414  
 1537 004712 005001  
 1538 004714 005201  
 1539 004716 010177 174200  
 1540 004722 022701 000102  
 1541 004726 001372  
 1542 004730 012701 000200  
 1543 004734 053701 001160  
 1544 004740 017700 174136  
 1545 004744 020100  
 1546 004746 001401  
 1547 004750 104200  
 1548 004752 005001  
 1549 004754 005201  
 1550 004756 022701 000103  
 1551 004762 001405  
 1552 004764 017700 174132  
 1553 004770 020100  
 1554 004772 001770  
 1555 004774 104000  
 1556 004776 032777 000200 174076  
 1557 005004 001401  
 1558 005006 104200  
 1559  
 1560  
 1561  
 1562 005010 005001  
 1563 005012 005201  
 1564 005014 010177 174102  
 1565 005020 022701 000103  
 1566 005024 001401  
 1567 005026 000771  
 1568 005030 032777 100000 174044  
 1569 005036 001001  
 1570 005040 104200  
 1571  
 1572  
 1573  
 1574 005042 017700 174054  
 1575 005046 012701 000001  
 1576 005052 020100  
 1577 005054 001401  
 1578 005056 104000  
 1579 005060 104400

TST35: SCOPE  
 ;TEST FOR 66 LOCATIONS IN SILO PUT COUNT IN EVERY LOCATION  
 SILO: CLRDK ;CLEAR ALL RS REG  
 1\$: CLR R1 ;CLEAR COUNTER  
 INC R1 ;INCREMENT COUNTER  
 MOV R1,RSDB ;LOAD SILO  
 CMP #66.,R1 ;LAST LOC. YET?  
 BNE 1\$ ;NO LOOP AGAIN  
 MOV #200,GOOD ;GET CORRECT ANS FOR CS2  
 BIS UNNUM,GOOD  
 MOV RS2,RSDB ;GET CS2  
 CMP GOOD,BAD ;IS CS2 CORRECT?  
 BEQ .+4 ;YES  
 HLT ;CS2 ;OR SHOULD BE 1  
 CLR R1 ;CLEAR LOCATION COUNTER  
 2\$: INC R1 ;ADD 1 TO IT  
 MOV R1,RSDB,GOOD ;LAST LOC YET?  
 CMP GOOD,BAD ;YES  
 BEQ .+4 ;GET LOC FROM DB  
 HLT ;DO LOCATIONS MATCH?  
 3\$: BIT #OR,RS2 ;YES  
 BEQ .+4 ;CAN NOT MATCH 66 LOCATIONS  
 HLT ;CS2 ;IS OR 0  
 ;OR SHOULD BE 0  
 ;NOW PUT 67 WORDS INTO SILO AND CHECK FOR DLT ERROR  
 4\$: CLR R1 ;CLEAR COUNTER  
 INC R1 ;ADD 1 TO COUNT  
 MOV R1,RSDB ;PUT INTO COUNTER  
 CMP #67.,R1 ;DONE YET?  
 BEQ .+4 ;YES  
 BR 4\$ ;NO DO AGAIN  
 BIT #DLT,RS2 ;DID DATA LATE SET?  
 BNE .+4 ;YES  
 HLT ;CS2 ;DLT DID NOT SET  
 ;DOES SILO CHANGE WITH 67TH WORD: IT SHOULD NOT  
 MOV RSDB,BAD ;GET 1ST WD FORM SILO  
 MOV #1,GOOD ;CORRECT ANS OF SILO  
 CMP GOOD,BAD ;IS SILO GOOD  
 BEQ .+4 ;YES  
 HLT ;SILO SHOULD NOT HAVE MOVED  
 TST36: SCOPE

```

1580 ;FLOAT A 1 AND A 0 THROUGH THE SILO
1581
1582 005062 104414 SILOFL: CLRDK ;CLEAR ALL RS REG
1583 005064 000241 CLC ;CLEAR CARRY TO FLOAT A 0
1584 005066 012701 000001 MOV #1,GOOD ;GET UP DATA FOR INPUT TO SILO
1585 005072 010177 174024 1$: MOV GOOD,RSDB ;LOAD DB
1586 005076 006101 ROL GOOD ;SHIFT BIT
1587 005100 103401 BCS .+4 ;DONE YET SHIFTING?
1588 005102 000773 BR 1$ ;NO
1589 005104 012701 177776 MOV #2,GOOD ;SET ALL ONES
1590 005110 000261 SEC ;SET CARRY TO ROL
1591 005112 010177 174004 3$: MOV GOOD,RSDB ;LOAD SILO
1592 005116 006101 ROL GOOD ;SHIFT 0
1593 005120 103774 BCS 3$ ;LOOP TILL DONE
1594
1595 ;NOW TEST OUTPUT
1596 005122 000241 CLC ;CLEAR CARRY
1597 005124 012701 000001 MOV #1,GOOD ;CORRECT ANS
1598 005130 017700 173766 2$: MOV RSDB,BAD ;GET DATA FROM DB
1599 005134 020100 CMP GOOD,BAD ;IS DB DATA GOOD?
1600 005136 001401 BEQ .+4 ;YES
1601 005140 104000 HLT ;DB COULD NOT BUBBLE CORRECTLY
1602 005142 006101 ROL GOOD ;SETUP FOR NEXT ANS
1603 005144 103401 BCS .+4 ;DONE YET?
1604 005146 000770 BR 2$ ;NO
1605 005150 012701 177776 4$: MOV #2,GOOD ;SETUP FOR ANS
1606 005154 017700 173742 MOV RSDB,BAD ;GET DATA FROM DB
1607 005160 020100 CMP GOOD,BAD ;IS IT CORRECT?
1608 005162 001401 BEQ .+4 ;YES
1609 005164 104000 HLT ;DB WRONG
1610 005166 000261 SEC ;SET CARRY TO ROL
1611 005170 006101 ROL GOOD ;SETUP FOR NEXT ANS
1612 005172 103770 BCS 4$ ;LOOP TILL DONE
1613
1614 ;TEST INTERRUPT IN THE RH11
1615 ;BY MOVING 300 INTO RHCS1
1616 ;*****
1617 ;TEST 37 TEST INTERRUPT IN RH11
1618 ;*****
1618 005174 104400 TST37: SCOPE
1619 005176 104414 INT: CLRDK ;CLEAR ALL ERRORS
1620 005200 012777 005252 173722 MOV #PGTRAP,RSVEC ;SET UP VECTOR
1621 005206 012777 000340 173716 MOV #340,RSVCPS ;SET TRAP PS
1622 005214 012737 000200 177776 MOV #200,RSPS ;SET PS AT PRIORITY 4
1623 005222 012777 000300 173650 MOV #300,RSRCS1 ;THIS SHOULD CAUSE A TRAP
1624 005230 012737 000500 001214 MOV #500,WORK ;SETUP LOOP
1625 005236 005337 001214 1$: DEC WORK ;DEC LOOP SHOULD
1626 005242 001375 BNE 1$ ;INTERRUPT BEFORE LOOP IS DONE
1627 005244 104001 HLT !CS1 ;SHOULD NEVER GET HERE
1628 005246 000137 005266 JMP INTDON ;GET OUT
1629 005252 022626 PGTRAP: CMP (6)+,(6)+ ;TRAP OK
1630 005254 022777 004200 173616 CMP #4200,RSRCS1 ;DID IE CLEAR?
1631 005262 001401 BEQ .+4 ;YES
1632 005264 104001 HLT !CS1 ;IE SHOULD BE CLEARED
1633 005266 INTDON:

```

```

1634 ;*****
1635 ;TEST 40 MAINTENANCE TIMING TEST
1636 ;*****
1637 005266 104400 †TST40: SCOPE
1638
1639 ;MODULE TESTED G092
1640 ;THE FOLLOWING TEST ON THE RSO4 DISK IS A SINGLE-STEPPED
1641 ;MAINTENANCE MODE TEST ON THE RSO4 TIMING LOGIC. THE ACTUAL
1642 ;DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE RESISTER--I.E.
1643 ;THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE
1644 ;TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC, INCLUDING, INDEX
1645 ;PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.
1646
1647 ;PUT DRIVE IN MAINTENANCE MODE
1648 005270 104414 MRTIME: CLRDK ;CLEAR DRIVE REGISTERS
1649 005272 052737 001040 001166 BIS #1040,ONCEE ;SET CLK CNT
1650 005300 104430 MRIND ;SEND INDEX PULSE TO MR REG
1651 005302 104420 MRCK ;CHECK MAINTENANCE REG FOR
1652 005304 022701 22701 ;22701
1653 005306 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
1654 ;BY SENDING 2 CLOCK PULSES
1655 005310 104430 MRIND ;SEND MAINT INDEX PULSE
1656
1657 005312 104420 MRCK ;CHECK MAINT REG TO
1658 005314 022701 22701 ;EQUAL 22701
1659 005316 104000 HLT ;MR=BAD GOOD=CORRECTIONS
1660 ;COULD NOT INITIALIZE MR REG
1661 ;INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG
1662
1663 005320 005777 173574 TST @RSLA ;IS RSLA CLEARED
1664 005324 001401 BEQ +4 ;YES
1665 005326 104224 HLT !MR!LA ;RSLA SHOULD BE CLEARED
1666 ;WITH THE INDEX PULSE
1667
1668 ;PERFORM MAINTENANCE CLOCK OPERATION 1024 TIMES TO
1669 ;PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD.
1670 ;IF SECTOR PULSE IS ASSERTED DURING THIS LOOP
1671 ;CHECK SECTOR BOUNDARY COUNTER AND E12
1672
1673 005330 012737 001000 001202 MOV #512.,REPT
1674 005336 104422 MRTIM1: MRCLK ;CLOCK MAINT REG WITH AN 11 AND A 1
1675 005340 104420 MRCK ;CHECK MR REG TO
1676 005342 072701 72701 ;EQUAL 72701
1677 005344 104000 HLT ;MR = BAD, GOOD = CORRECT ANS
1678 005346 104422 MRCLK ;CLOCK MR
1679 005350 104420 MRCK ;CHECK MR TO
1680 005352 022701 22701 ;EQUAL 22701
1681 005354 104000 HLT ;BAD=MR REG GOOD=CORRECTIONS
1682 005356 005337 001202 DEC REPT ;IS THE LOOP DONE YET?
1683 005362 001365 BNE MRTIM1 ;NO-LOOP

```



```

1684                                     ;AFTER ONE MORE CLOCK SECTOR PULSE SHOULD BE ASSERTED
1685                                     ;IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E21) AND E12
1686
1687 005364 104422                       MRCLK                               ;CLOCK MAINT REG WITH A 11 AND A 1
1688 005366 104420                       MRCK                                ;CHECK MR REG TO
1689 005370 072301                       72301                              ;EQUAL 72301
1690 005372 104000                       HLT                                 ;MR=BAD GOOD=CORRECTIONS
1691 005374 104422                       MRCLK                              ;CLOCK MR WITH 11 AND A 1
1692 005376 104420                       MRCK                                ;CHECK MAINT REG
1693 005400 022301                       22301                              ;TO EQUAL 22301
1694 005402 104000                       HLT                                 ;MR=BAD GOOD-CORRECT ANS
1695 005404 005777 173510               TST                                ;DOES LOOK AHEAD REG=0
1696 005410 001401                       BEQ                                ;YES-CONT
1697 005412 104224                       HLT                                ;LOOK AHEAD REG SHOULD=0
1698
1699                                     ;PERFORM MAINTENANCE CLOCK OPERATION 80 TIMES TO PROVIDE
1700                                     ;CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA
1701 005414 005002 000050 001202          MRT2: CLR R2                        ;CLEAR R2 FOR SECTOR COMPARE WITH LA REG
1702 005416 012737 000050 001202          MOV #40.,REPT                      ;80 CLOCKS TO STEP THRU PRE-AMBLE
1703 005424 104422                       MRT2A: MRCLK                       ;CLOCK MR WITH A 11 AND A 1
1704 005426 104420                       MRCK                                ;CHECK MAINT REG
1705 005430 073701                       73701                              ;EQUAL 73701
1706 005432 104000                       HLT                                 ;MR = BAD GOOD = CORRECT ANS
1707 005434 104422                       MRCLK                              ;CLOCK MR REG
1708 005436 104420                       MRCK                                ;CHECK MR REG
1709 005440 023701                       23701                              ;TO EQUAL 23701
1710 005442 104000                       HLT                                 ;MR = BAD GOOD = CORRECTANS
1711 005444 005337 001202          DEC REPT                          ;REPEAT
1712 005450 001365                       BNE MRT2A                          ;LOOP 40 TIMES
1713
1714                                     ;SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR
1715 005452 012737 002200 001202          MRT2B: MOV #9.*128.,REPT          ;18 CLOCKS PER DATA WORD
1716 005460 104422                       MRCLK                              ;CLOCK MR WITH A 11 AND A 1
1717 005462 104420                       MRCK                                ;CHECK MAINT REG
1718 005464 073701                       73701                              ;TO EQUAL 73701
1719 005466 104000                       HLT                                 ;MR = BAD GOOD = CORRECT ANS
1720 005470 104422                       MRCLK                              ;CLOCK MR REG
1721 005472 104420                       MRCK                                ;CHECK MR REG
1722 005474 023701                       23701                              ;TO EQUAL 23701
1723 005476 104000                       HLT                                 ;MR=BAD GOOD=CORRECTANS
1724 005500 005337 001202          DEC REPT                          ;REPEAT
1725 005504 001365                       BNE MRT2B                          ;LOOP

```

# K04

MAINDEC-11-DZRSO-C  
DZRSO.C.P11 TST40

RS11-R504 MAINTENANCE MODE DIAGNOSTIC  
MAINTENANCE TIMING TEST

MACY11 27(732) 25-SEP-76 09:14 PAGE 50

```

1726 ; SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA
1727 ; AND THE DEAD BAND ON THE SECTOR
1728
1729 005506 012737 000214 001202 MRT2C: MOV #140.,REPT ; AMOUNT OF CLOCKS TO END OF SECTOR
1730 005514 104422 MRCLK ; CLOCK MR WITH A 11 AND A 1
1731 005516 104420 MRCK ; CHECK MAINT REG
1732 005520 073701 73701 ; TO EQUAL 73701
1733 005522 104000 HLT ; MR = BAD GOOD = CORRECT ANS
1734 005524 104422 MRCLK ; CLOCK MR REG
1735 005526 104420 MRCK ; CHECK MAINT REG
1736 005530 023701 23701 ; TO EQUAL 23701
1737 005532 104000 HLT ; MR=BAD GOOD=CORRECT ANS
1738 005534 005337 001202 DEC REPT ; REPEAT
1739 005540 001365 BNE MRT2C ; LOOP
1740 005542 104422 MRCLK ; CLOCK MR REG
1741 005544 104420 MRCK ; CHECK MR REG
1742 005546 073701 73701 ; TO EQUAL 73701
1743 005550 104000 HLT ; MR = BAD GOOD = CORRECT ANS
1744 ; ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE
1745 ; IF NOT, CHECK E16-6
1746
1747 005552 104422 MRCLK ; CLOCK MR WITH A 11 AND A 1
1748 005554 104420 MRCK ; MAINT REG SHOULD
1749 005556 023701 23701 ; EQUAL 22301
1750 005560 104000 HLT ; MR=BAD GOOD=CORRECT ANS
1751 005562 104422 MRCLK ; CLOCK MR WITH A 11 AND A 1
1752 005564 104420 MRCK ; MAINT REG
1753 005566 072301 72301 ; SHOULD EQUAL 72301
1754 005570 104000 HLT ; MR=BAD GOOD=CORRECT ANS
1755
1756 ; LOOK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)
1757
1758 005572 022777 000002 173326 CMP #2,ARSOT ; INTERLEAVED?
1759 005600 001403 BEQ 3$ ; NO
1760 005602 062702 004000 ADD #4000,R2 ; YES
1761 005606 000402 BR 2$ ; CONT
1762 005610 062702 000100 3$: ADD #100,R2 ; INCREMENT SECTOR COMPARE
1763 005614 020277 173300 2$: CMP R2,ARSLA ; LA REG SHOULD=100
1764 005620 001401 BEQ 1$ ; LA IS CORRECT
1765 005622 104224 HLT !MR!LA ; LA SHOULD=100

```

```

1766                                     ;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT
1767                                     ;TO SHOW NEXT SECTOR. CHECKS FOR ALL SECTORS. IF DRIVE IS NOT
1768                                     ;INTERLEAVED, LA = 200,300, ETC. IF DRIVE IS INTERLEAVED,
1769                                     ;LA = 100, 4100, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS.
1770
1771 005624 012737 000076 001204 1$: MOV #62, REPT1
1772 005632 012737 005152 001202 MRT3: MOV #2666., REPT
1773 005640 104422 3$: MRCLK
1774 005642 005337 001202 DEC REPT
1775 005646 001374 BNE 3$
1776 005650 104422 MRCLK
1777 005652 104420 MRCK
1778 005654 022701 22701
1779 005656 104000 HLT
1780 005660 104422 MRCLK
1781 005662 104420 MRCK
1782 005664 072301 72301
1783 005666 104000 HLT
1784 005670 022777 000002 173230 CMP #2, JRSO
1785 005676 001420 BEQ 6$
1786 005700 032737 001000 001166 BIT #BIT9, ONCEE
1787 005706 001406 BEQ 4$
1788 005710 042737 001000 001166 BIC #BIT9, ONCEE
1789 005716 162702 004000 SUB #4000, R2
1790 005722 000406 BR 6$
1791 005724 052737 001000 001166 4$: BIS #BIT9, ONCEE
1792 005732 062702 004000 ADD #4000, R2
1793 005736 000402 BR 5$
1794 005740 062702 000100 6$: ADD #100, R2
1795 005744 017700 173150 5$: MOV JRSO, BAD
1796 005750 010201 MOV R2, GOOD
1797 005752 020100 CMP GOOD, BAD
1798 005754 001401 BEQ 1$
1799 005756 104000 HLT
1800
1801 005760 005337 001204 1$: DEC REPT1
1802 005764 001322 BNE MRT3
1803 005766 012737 005152 001202 MOV #2666., REPT
1804 005774 104422 2$: MRCLK
1805 005776 005337 001202 DEC REPT
1806 006002 001374 BNE 2$
1807 006004 017700 173110 MOV JRSO, BAD
1808 006010 012701 007777 MOV #7777, GOOD
1809 006014 020100 CMP GOOD, BAD
1810 006016 001401 BEQ .+4
1811 006020 104000 HLT

```

```

;CLOCK MR WITH A 11 AND A 1
;STEP THROUGH
;SECTOR
;CLOCK MR WITH A 11 AND A 1
;MAINT REG
;SHOULD EQUAL 22701
;MR=BAD GOOD=CORRECT ANS
;1 MORE CLK, SAME SECTOR PULSE
;MAINT REG SHOULD
;EQUAL 72301
;MR=BAD GOOD=CORRECT ANS
;DRIVE INTERLEAVED?
;NO
;DO I ADD 4000
;OR SUBTRACT IT FROM WHAT I EXPECT TO
;FIND IN RSLA

```

```

;INCREMENT SECTOR COMPARE
;LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR
;GET CORRECT ANS FOR RSLA
;COMPARE FOR CORRECT ANS
;RSLA IS GOOD
;RSLA=BAD GOOD=CORRECT ANS
;REPEAT 62
;TIMES
;COUNT FOR LAST SECTOR
;CLOCK
;THRU
;LAST SECTOR
;GET CONTENTS OF RSLA
;GET CORRECT ANS
;DOES RSLA EQUAL 7777
;YES
;BAD=RSLA GOOD=CORRECT ANS

```

1812  
1813  
1814  
1815 006022 104400  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825 006024 104414  
1826 006026 052737 000040 001166  
1827 006034 042737 003000 001166  
1828 006042 005037 001174  
1829 006046 005002  
1830 006050 104430  
1831 006052 104420  
1832 006054 022701  
1833 006056 104424  
1834 006060 104430  
1835  
1836 006062 104420  
1837 006064 022701  
1838 006066 104000  
1839  
1840  
1841  
1842 006070 012737 001000 001202  
1843 006076 104422  
1844 006100 104420  
1845 006102 072701  
1846 006104 104000  
1847 006106 005777 173006  
1848 006112 001401  
1849 006114 104204  
1850 006116 104422  
1851 006120 104420  
1852 006122 022701  
1853 006124 104000  
1854 006126 005777 172766  
1855 006132 001401  
1856 006134 104204  
1857 006136 005337 001202  
1858 006142 001355  
1859  
1860  
1861  
1862 006144 104422  
1863 006146 104420  
1864 006150 072301  
1865 006152 104000

\*\*\*\*\*  
;TEST 41 SECTOR FRACTION TEST  
\*\*\*\*\*

TST41: SCOPE  
;MODULE TESTED G092  
;CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE  
;CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND  
;THE SECTOR FRACTION COUNTER. WHEN THE LAST WORD IS BEING TRANSFERRED,  
;SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --  
;HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE  
;FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA SHOULD INDICATE 7700 ON  
;ANOTHER MAINTENANCE CLOCK.

MRT4: CLDK ;CLEAR DRIVE REGISTERS  
BIS #40, ONCEE ;SET FLAG BITS  
BIC #3000, ONCEE  
CLR MCCNT ;CLEAR MAINT CLOCK COUNTER  
CLR R2 ;CLEAR R2 FOR SECTOR COUNTER  
MRIND ;SEND INDEX PULSE TO MR REG  
MRCK ;CHECK MR REG  
22701 ;TO EQUAL 22701  
MRINT ;INIT MAINT MODE  
MRIND ;ISSUE A MAINT INDEX PULSE  
;TO CLEAR THE DRIVE  
MRCK ;CHECK MAINT REG  
22701 ;TO EQUAL 22701  
HLT ;MR=BAD GOOD=CORRECT ANS

;ISSUE 1024 MAINT CLOCKS TO STEP THROUGH THE RESYNC AREA

MRT4A: MOV #512., REPT ;COUNT TO STEP THRU RESYNC AREA  
MRCLK ;CLOCK THROUGH RESYNC  
MRCK ;CHECK MAINT REG  
72701 ;TO EQUAL 72701  
HLT ;MR = BAD GOOD = CORRECT ANS  
TST @RSLA ;IS RSLA=TO 0  
BEQ .+4 ;YES  
HLT !LA ;RSLA SHOULD=0 DURING RESPONSE  
MRCLK ;CLOCK MR REG  
MRCK ;CHECK MR REG  
22701 ;TO EQUAL 22701  
HLT ;BAD=MR GOOD=CORRECT ANS  
TST @RSLA ;IS RSLA=TO 0  
BEQ .+4 ;YES  
HLT !LA ;RSLA SHOULD=0 DURING RESPONSE  
DEC REPT ;LOOP THROUGH  
BNE MRT4A ;RESYNC AREA

;ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE

MRCLK ;CLOCK MR WITH A 11 AND A 1  
MRCK ;CHECK MAINT REG FOR SECTOR PULSE  
72301 ;MR SHOULD=72301  
HLT ;MR=BAD GOOD=CORRECT ANS

```

1866 006154 104422          MRT4B: MRCLK          ;CLOCK MR REG WITH A 11 AND A 1
1867 006156 104420          MRCK           ;CHECK MAINT REG
1868 006160 022301          22301         ;TO EQUAL 22301
1869 006162 104000          HLT           ;MR=BAD GOOD=CORRECT ANS
1870
1871          ;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)
1872
1873 006164 017700 172730    MOV           @RSLA,BAD ;GET RSLA
1874 006170 010201          MOV           R2,GOOD  ;GET CORRECT ANS
1875 006172 020100          CMP           GOOD,BAD ;IS THE RSLA REG CORRECT
1876 006174 001401          BEQ          1$        ;YES
1877 006176 104000          HLT           ;RSLA=BAD GOOD=CORRECTANS
1878
1879          ;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA
1880          ;AREA WHILE CHECKING THE SECTOR FRACTION
1881
1882 006200 012737 000244 001202 1$: MOV           #164.,REPT ;FOR FIRST FRACTION CHANGE
1883 006206 104422          MRT4C: MRCLK          ;CLOCK MR REG WITH A 11 AND A 1
1884 006210 017700 172704    MOV           @RSLA,BAD ;GET RSLA
1885 006214 010201          MOV           R2,GOOD  ;GET CORRECT ANS
1886 006216 020001          CMP           BAD,GOOD ;IS RSLA CORRECT
1887 006220 001401          BEQ          1$        ;YES
1888 006222 104000          HLT           ;BAD=RSLA GOOD=CORRECT ANS
1889 006224 005337 001202 1$: DEC           REPT   ;LOOP ON
1890 006230 001366          BNE          MRT4C    ;PREAMBLE AREA
1891
1892          ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
1893
1894 006232 104422          MRCLK          ;CLOCK MR WITH A 11 AND A 1
1895 006234 005202          INC           R2       ;COUNT THE FRACTION
1896 006236 017700 172656    MOV           @RSLA,BAD ;GET RSLA
1897 006242 010201          MOV           R2,GOOD  ;GET CORRECT ANS
1898 006244 020001          CMP           BAD,GOOD ;IS RSLA CORRECT?
1899 006246 001401          BEQ          2$        ;YES
1900 006250 104000          HLT           ;RSLA=BAD GOOD=CORRECT ANS
1901
1902          ;FIRST FRACTION CHANGES AFTER 164 MAINT. CLKS, THE REST
1903          ;CHANGE AFTER 40 MAINTENANCE CLOCKS
1904
1905 006252 012737 000076 001202 2$: MOV           #62.,REPT ;COUNT FOR WORDS IN A SECTOR
1906 006260 012737 000047 001204 MRT4D: MOV           #39.,REPT1 ;COUNT FOR SECT FRACT TO CHANGE
1907 006266 104422          MRT4E: MRCLK          ;CLOCK MR WITH A 11 AND A 1
1908 006270 017700 172624    MOV           @RSLA,BAD ;GET RSLA
1909 006274 010201          MOV           R2,GOOD  ;GET CORRECT ANS
1910 006276 020100          CMP           GOOD,BAD ;IS RSLA CORRECT?
1911 006300 001401          BEQ          1$        ;YES
1912 006302 104000          HLT           ;RSLA=BAD GOOD=CORRECT ANS
1913 006304 005337 001204 1$: DEC           REPT1  ;LOOP
1914 006310 001366          BNE          MRT4E
    
```

```

1915                                     ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
1916
1917 006312 104422 MRCLK                                     ;CLOCK MR WITH A 11 AND A 1
1918 006314 022702 007777 CMP #7777,R2                       ;AT THE LAST SECTOR-LAST FRACTION?
1919 006320 001472 BEQ MRT4F                                     ;YES, FINISH THE SECTOR
1920 006322 005202 INC R2                                     ;NO, ADD 1 TO FRACTION
1921 006324 017700 172570 4S: MOV @RSLA,BAD                       ;GET RSLA
1922 006330 022777 000002 172570 CMP #2,@RSDT                       ;IS THIS DIRVE INTERLEAVED?
1923 006336 001431 BEQ 12S                                     ;NO
1924 006340 032737 002000 001166 BIT @BIT10,ONCEE                       ;HAS REPT GONE TO ZERO YET FOR THIS SECTOR?
1925 006346 001425 BEQ 12S                                     ;NO
1926                                     ;RSLA NOW POINTS TO NEXT INTERLEAVED SECTOR BIT 9 IN ONCEE
1927                                     ;INDICATES WHETHER RSLA SHOULD NOW BE BETWEEN
1928                                     ;0000-3700(1) OR 4000-7700(0).
1929 006350 032737 001000 001166 BIT @BIT9,ONCEE                       ;SHOULD RSLA BE BETWEEN 0-3700?
1930 006356 001004 BNE 9S                                     ;YES
1931 006360 052737 001000 001166 BIS @BIT9,ONCEE                       ;SET FOR NEXT PASS
1932 006366 000406 BR 10S                                     ;
1933 006370 042737 001000 001166 9S: BIC @BIT9,ONCEE                       ;CLEAR FOR NEXT PASS
1934 006376 042702 004000 BIC #4000,R2                       ;MAKE EXPECTED RSLA LESS THAN 4000
1935 006402 000404 BR 5S                                     ;
1936 006404 062702 004000 10S: ADD #4000,R2                       ;COMPENSATE FOR INTERLEAVING
1937 006410 162702 000100 SUB #100,R2
1938 006414 042737 002000 001166 5S: BIC @BIT10,ONCEE                       ;CLEAR FLAG FOR NEXT SECTOR
1939 006422 010201 12S: MOV R2,GOOD                               ;GET CORRECT ANSWER FOR RSLA
1940 006424 020100 CMP GOOD,BAD                               ;IS RSLA CORRECT?
1941 006426 001401 BEQ 2S                                     ;YES
1942 006430 104000 HLT
1943 006432 005337 001202 2S: DEC REPT                               ;RSLA=BAD GOOD=CORRECT ANS
1944 006436 001310 BNE MRT4D                               ;HAS SECTOR FRACTION REACHED 77?
1945                                     ;NO
1946
1947                                     ;CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT
1948
1949 006440 010203 11S: MOV R2,R3
1950 006442 042703 177700 BIC #177700,R3                       ;CHECK SECTOR FRACTION
1951 006446 022703 000077 CMP #77,R3                               ;END OF SECTOR?
1952 006452 001402 BEQ 3S                                     ;YES
1953 006454 000137 006154 JMP MRT4B                               ;NO, BEGINNING OF NEXT
1954 006460 012737 000025 001204 3S: MOV #21,REPT1                       ;SETUP LOOP TO FINISH
1955 006466 012737 000001 001202 MOV #1,REPT                               ;THIS SECTOR
1956 006474 052737 002000 001166 BIS @BIT10,ONCEE                       ;REPT HAS GONE TO ZERO FOR THIS SECTOR
1957 006502 000137 006266 JMP MRT4E                               ;LOOP
1958
1959 006506 012737 000021 001202 MRT4F: MOV #17,REPT
1960 006514 104422 1S: MRCLK
1961 006516 017700 172376 MOV @RSLA,BAD
1962 006522 010201 MOV R2,GOOD
1963 006524 020100 CMP GOOD,BAD
1964 006526 001401 BEQ 2S                                     ;YES
1965 006530 104000 HLT                               ;RSLA=BAD GOOD=CORRECT ANS (7777)
1966 006532 005337 001202 2S: DEC REPT                               ;FINISH
1967 006536 001366 BNE 1S                                     ;LOOP

```

1967			
1968			
1969			
1970	006540	104422	
1971	006542	017700	172352
1972	006546	012701	007700
1973	006552	020100	
1974	006554	001401	
1975	006556	104000	
1976	006560	104430	
1977			
1978	006562	017700	172332
1979	006566	005001	
1980	006570	020100	
1981	006572	001401	
1982	006574	104000	
1983	006576	104420	
1984	006600	022701	
1985	006602	104000	

:SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK  
:RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.

```

MRT4G: MRCLK           ;CLOCK MR WITH A 11 AND A 1
        MOV            2RSLA,BAD ;GET RSLA
        MOV            87700,GOOD ;GET CORRECT ANS
        CMP            GOOD,BAD  ;IS RSLA CORRECT?
        BEQ            1S       ;YES
        HLT
1S:     MRIND          ;RSLA=BAD GOOD=CORRECT ANS
        ;ISSUE AN INDEX PULSE TO
        ;CLEAR THE DRIVE
        MOV            2RSLA,BAD ;GET RSLA
        CLR            GOOD      ;GET CORRECT ANS
        CMP            GOOD,BAD  ;IS RSLA CORRECT?
        BEQ            2S       ;YES
        HLT
2S:     MRCK           ;RSLA=BAD GOOD=CORRECT ANS
        22701         ;CHECK MR REG
        HLT           ;TO EQUAL 22701
                ;MR=BAD GOOD=CORRECT ANS

```

```

1986 :*****
1987 :TEST 42 ILLEGAL FUNCTION TEST
1988 :*****
1989 006604 104400 TST42: SCOPE
1990
1991 :MODULE TESTED M7759, M7770
1992 :TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL
1993 :FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING
1994 :THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT
1995 :IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE
1996 :SET IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE
1997 :DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE
1998 :CHECKED.
1999 :ILLEGAL FUNCTIONS ARE DETECTED ON M7759 BY E20-8
2000
2001 006606 104414 MRILF: CLDK ;CLEAR ALL THE DRIVE REGISTERS
2002 006610 042737 000040 001166 BIC #BITS,ONCEE ;CLEAR CLOCK CNT FLAG
2003 006616 032737 000002 001166 BIT #BIT1,ONCEE ;WAS THERE AN ERROR
2004 006624 001002 BNE MRLF1 ;YES DO NOT CHANGE "ILF" CODE
2005 006626 012702 000003 MOV #3,R2 ;SETUP FIRST "ILF" CODE
2006 ;PUT DRIVE IN MAINTENANCE MODE
2007
2008 006632 104416 MRLF1: MRDM ;PUT DRIVE INTO MAINT MODE
2009 006634 104420 MRCK ;CHECK MR REG TO
2010 006636 022701 22701 ;EQUAL 22701
2011 006640 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2012
2013 ;ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE
2014
2015 006642 104430 MRLF2: MRIND
2016 006644 010277 172230 MOV R2,RSRCS1 ;SEND "ILF" WITH THE "GO" BIT
2017 006650 017700 172236 MOV RSDS,BAD ;GET DRIVE STATUS REG
2018 006654 012701 150600 MOV #150600,GOOD ;GET CORRECT ANS
2019 006660 020100 CMP GOOD,BAD ;IS RSDS CORRECT?
2020 006662 001440 BEQ IS ;YES
2021 006664 104402 006670 TYPE +2 ;ASCIZ (15)(12)"ILLEGAL FUNCTION CODE SENT TO DRIVE="
2022 006740 010237 001214 MOV R2,WORK ;GET FUNCTION CODE
2023 006744 013746 001214 MOV WORK,-(6) ;PUT WORK ON STACK
2024 006750 104406 TYPES ;TYPE STACK IN OCTAL - SUPPRESS
2025 006752 052737 000002 001166 BIS #BIT1,ONCEE ;SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
2026 006760 104000 HLT ;RSDS=BAD GOOD=CORRECT ANS
2027 006762 104040 HLT !DS
2028
2029 006764 042737 000002 001166 15: BIC #BIT1,ONCEE ;CLEAR ERROR FLAG
2030 006772 017700 172116 MOV RRSER,BAD ;GET RSER
2031 006776 012701 000001 MOV #1,GOOD ;GET CORRECT ANS
2032 007002 020100 CMP GOOD,BAD ;DID "ILF" SET IN RSER
2033 007004 001404 BEQ 25 ;YES
2034 007006 052737 000002 001166 BIS #BIT1,ONCEE ;SET ERROR BIT
2035 007014 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
2036 007016 042737 000002 001166 25: BIC #BIT1,ONCEE ;CLEAR ERROR FLAG

```



```

2037                                     ;CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
2038 007024 104414 MRCILF: CLDK                                     ;CLEAR ERRORS
2039 007026 017700 172060 MOV #RSDS,BAD                       ;GET RSDS REG
2040 007032 012701 010600 MOV #10600,GOOD                ;GET CORRECT ANS
2041 007036 020100 CMP GOOD,BAD                               ;DID "ATA" AND "ERR" CLEAR IN RSDS?
2042 007040 001435 BEQ 1$                                     ;YES
2043 007042 104402 007046 TYPE ,.+2                          ;.ASCIZ <15><12>"ATA AND ERR IN RSDS SHOULD CLEAR WITH I
2044 007124 052737 000002 001166 BIS #BIT1,ONCEE
2045 007132 104000 HLT                                     ;RSDS=BAD GOOD=CORRECT ANS
2046 007134 042737 000002 001166 1$: BIC #BIT1,ONCEE        ;CLEAR ERROR FLAG
2047 007142 017700 171746 MOV #RSER,BAD                       ;GET RSER
2048 007146 005001 CLR GOOD                                       ;GET CORRECT ANS
2049 007150 020100 CMP GOOD,BAD                               ;DID ILF CLEAR IN RSER
2050 007152 001431 BEQ 2$                                     ;YES
2051 007154 052737 000002 001166 BIS #BIT1,ONCEE            ;SET ERROR BIT
2052 007162 104402 007166 TYPE ,.+2                          ;.ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
2053 007234 104000 HLT                                     ;RSER=BAD GOOD=CORRECT ANS
2054 007236 042737 000002 001166 2$: BIC #BIT1,ONCEE        ;CLEAR ERROR BIT
2055                                     ;GET NEXT ILLEGAL FUNCTION COE
2056
2057 007244 062702 000002 MRLF3: ADD #2,R2                       ;UPDATE ILF
2058 007250 022702 000011 CMP #11,R2                       ;IS THIS A ILF CODE
2059 007254 001773 BEQ MRLF3                                     ;NO-UPDATE IT
2060 007256 022702 000021 CMP #21,R2
2061 007262 001770 BEQ MRLF3
2062 007264 022702 000031 CMP #31,R2
2063 007270 001765 BEQ MRLF3
2064 007272 022702 000051 CMP #51,R2
2065 007276 001762 BEQ MRLF3
2066 007300 022702 000061 CMP #61,R2
2067 007304 001757 BEQ MRLF3
2068 007306 022702 000071 CMP #71,R2
2069 007312 001754 BEQ MRLF3
2070 007314 022702 000101 CMP #101,R2
2071 007320 001402 BEQ ILFDON
2072 007322 000137 006632 JMP MRLF1
2073 007326 ILFDON:

```

;FINISHED ALL ILF CODES GET OUT  
;START NEXT ILF FUNCTION

F05

MAINDEC-11-DZRS-D  
DZRSDC.P11 TST43

RS11-R504 MAINTENANCE MODE DIAGNOSTIC  
TEST NO-OP CODES 1 AND 21

MACY11 27(732) 25-SEP-76 09:14 PAGE 58

```

2074 :*****
2075 :TEST 43 TEST NO-OP CODES 1 AND 21
2076 :*****
2077 007326 104400 TST43: SCOPE
2078
2079 ;MODULE TESTED M7759
2080 007330 104414 MR0P: CLRDK ;CLEAR ALL DRIVE REGISTERS
2081 007332 042737 000004 001166 BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
2082 007340 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
2083 007342 104420 MRCK ;CHECK MR REG TO
2084 007344 022701 22701 ;EQUAL 22701
2085 007346 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2086 ;SEND INDEX PULSE
2087 007350 032737 000010 001166 BIT #BIT3,ONCEE ;TESTING CODE 1
2088 007356 001031 BNE 3$ ;NO CODE 21
2089 007360 012777 000001 171512 MOV #1,ARSCS1 ;LOAD NO-OP FUNCTION
2090 007366 012737 000001 001214 MOV #1,WORK ;LOAD NO-OP FUNCTION
2091 007374 005777 171514 TST ARSER ;ANY ERRORS
2092 007400 001403 BEQ 1$ ;NO
2093 007402 004737 021724 JSR PC,NOPERR ;TYPE IT
2094 007406 104040 HLT !DS ;TYPE ERROR
2095 007410 022777 010600 171474 1$: CMP #10600,ARSDS ;IS RSDS CORRECT
2096 007416 001403 BEQ 2$ ;YES
2097 007420 004737 021724 JSR PC,NOPERR ;RSDS SHOULD
2098 007424 104040 HLT !DS ;EQUAL 10600
2099 007426 042737 000004 001166 2$: BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
2100
2101 ;TEST NO-OP FUNCTION CODE 21
2102
2103 007434 052737 000010 001166 BIS #BIT3,ONCEE ;TEST TESTING CODE 21 FLAG
2104 007442 012737 000021 001214 3$: MOV #21,WORK ;LOAD CODE 21
2105 007450 012777 000021 171422 MOV #21,ARSCS1 ;LOAD FUNCTION
2106 007456 005777 171432 TST ARSER ;ANY ERRORS?
2107 007462 001403 BEQ 4$ ;NO
2108 007464 004737 021724 JSR PC,NOPERR ;YES, TYPE ERROR
2109 007470 104040 HLT !DS ;ERROR DURING NO-OP FUNCTION
2110 007472 022777 010600 171412 4$: CMP #10600,ARSDS ;IS RSDS CORRECT
2111 007500 001403 BEQ 5$ ;YES
2112 007502 004737 021724 JSR PC,NOPERR ;TYPE ERROR
2113 007506 104040 HLT !DS ;RSDS SHOULD=10600
2114 007510 042737 000014 001166 5$: BIC #14,ONCEE ;CLEAR TEST BITS

```

```

2115 :*****
2116 :TEST 44 TEST NO-OP FUNCTION WITH ERROR BITS SET
2117 :*****
2118 007516 104400 †TST44: SCOPE
2119
2120 :MODULE TESTED M7759
2121 007520 104414 MROPER: CLRDK ;CLEAR ALL REGISTERS
2122 007522 104416 MROMD ;PUT DRIVE INTO MAINT MODE
2123 007524 104420 MRCK ;CHECK MR REG
2124 007526 022701 22701 ;TO EQUAL 22701
2125 007530 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2126 007532 104430 MRIND ;SEND INDEX PULSE
2127
2128 007534 012777 177777 171352 MOV #1,RSER ;LOAD RSER WITH ERRORS
2129 007542 013701 001164 MOV UNCMP,GOOD ;GET DRIVE UNDER TEST
2130 007546 042701 177400 BIC #177400,GOOD
2131 007552 017700 171340 MOV #RSAS,BAD ;GET RSAS REG
2132 007556 020100 CMP GOOD,BAD ;DID ATA BIT SET CAUSED BY ERROR
2133 007560 001427 BEQ 1$ ;YES
2134 007562 104402 007566 TYPE ,.+2 ;.ASCIZ <15><12>"SET ERRORS IN RSER-RSAS IS INCORRECT"
2135 007636 104000 HLT ;RSAS=BAD GOOD=CORRECT ANS
2136 007640 012737 000001 001214 1$: MOV #1,WORK ;SETUP FOR NO-OP CODE 1
2137 007646 032737 000010 001166 BIT #BIT3,ONCEE ;TESTING CODE 21?
2138 007654 001004 BNE 2$ ;YES
2139 007656 012777 000001 171214 MOV #1,RSRCS1 ;SEND NO-OP CODE 1
2140 007664 000406 BR 3$ ;CHECK FOR ERRORS
2141 007666 012737 000021 001214 2$: MOV #21,WORK ;SETUP FOR CODE 21
2142 007674 012777 000021 171176 MOV #21,RSRCS1 ;SENT NO-OP CODE 21
2143 007702 017700 171206 3$: MOV #RSER,BAD ;GET RSER REG
2144 007706 012701 177017 MOV #177017,GOOD ;GET CORRECT ANS
2145 007712 020100 CMP GOOD,BAD ;DID RSER CHANGE WITH NO-OP
2146 007714 001411 BEQ 4$ ;NO
2147 007716 104402 007722 TYPE ,.+2 ;.ASCIZ <15><12>"RSER "
2148 007732 004737 022020 JSR PC,CHG
2149 007736 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
2150 007740 017700 171152 4$: MOV #RSAS,BAD ;GET RSAS
2151 007744 013701 001164 MOV UNCMP,GOOD ;GET CORRECT ANS
2152 007750 042701 177400 BIC #177400,GOOD
2153 007754 020100 CMP GOOD,BAD ;IS RSAS CORRECT
2154 007756 001411 BEQ 5$ ;YES
2155 007760 104402 007764 TYPE ,.+2 ;.ASCIZ <15><12>"RSAS "
2156 007774 004737 022020 JSR PC,CHG ;TYPE ERROR
2157 010000 104000 HLT ;RSAS=BAD GOOD=CORRECT ANS
2158 010002 017700 171104 5$: MOV #RSDS,BAD ;GET RSDS
2159 010006 012701 150600 MOV #150600,GOOD ;GET CORRECT ANS
2160 010012 020100 CMP GOOD,BAD ;DID RSDS CHANGE
2161 010014 001411 BEQ 6$ ;NO
2162 010016 104402 010022 TYPE ,.+2 ;.ASCIZ <15><12>"RSDS "
2163 010032 004737 022020 JSR PC,CHG ;TYPE ERROR
2164 010036 104000 HLT ;RSDS=BAD GOOD=CORRECT ANS
2165 010040 032737 000010 001166 6$: BIT #BIT3,ONCEE ;TESTING CODE 21
2166 010046 001005 BNE 7$ ;YES, GET OUT
2167 010050 052737 000010 001166 BIS #BIT3,ONCEE ;SET CODE 21 FLAG
2168 010056 000137 007520 JMP MROPER ;TEST CODE 21
2169 010062 042737 000010 001166 7$: BIC #BIT3,ONCEE ;DONE CLEAR FLAG AND CONT.

```

# H05

MAINDEC-11-DZRSO-C  
DZRSOC.P11 TST45

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
BLOCK SEARCH TEST 1

MACY11 27(732) 25-SEP-76 09:14 PAGE 60

```
2170 :*****
2171 :TEST 45          BLOCK SEARCH TEST 1
2172 :*****
2173 010070 104400 TST45: SCOPE
2174
2175 ;MODULE TESTED: M7759, M7754, M7771, M7770
2176 ;A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3.
2177 ;(SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE
2178 ;POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT
2179 ;(DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE
2180 ;ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.
2181
2182 010072 104414 MRSRCH: CLDK          ;CLEAR ALL REGISTERS
2183 010074 052737 000040 001166 BIS          #BITS,ONCEE ;SET CLOCK FLAG
2184 010102 104416 MROMD          ;PUT DRIVE INTO MAINTENANCE MOE
2185 010104 104420 MRCK          ;CHECK MR REG
2186 010106 022701 22701          ;TO EQUAL 22701
2187 010110 104424 MRINT          ;INIT MR REG (CLEAR MRSP)
2188 010112 104430 MRIND          ;CLOCK INDEX PULSE IN RSMR
2189 010114 012777 000003 170766 MOV          #3,RSDA ;DO A SEARCH FOR SECTOR 3 OR 41
2190 010122 022777 000002 170776 CMP          #2,RSDT ;INTERLEAVED?
2191 010130 001403 BEQ          4$ ;NO SECTOR 3
2192 010132 012777 000041 170750 MOV          #41,RSDA ;YES SECTOR 41
2193 010140 012777 000031 170732 4$: MOV          #31,RSCSI ;LOAD SEARCH COMMAND (M7759)
2194 010146 104426 DSCK          ;CHECK RSDS
2195 010150 030400 30400          ;TO EQUAL 30400
2196 010152 104000 HLT          ;PIP SHOULD BE SET AND DRY SHOULD
2197 ;BE 0 FOR A DRIVE SEARCH CMD
2198 010154 012737 021506 001202 1$: MOV          #21506,REPT ;STEP THROUGH 3 SECTORS
2199 010162 104422 MRCLK          ;CLOCK MR
2200 010164 104426 DSCK          ;RSDS SHOULD NOT
2201 010166 030400 30400          ;CHANGE TILL CLOCKING IS COMPLETED
2202 010170 104000 HLT          ;TO REACH SECTOR 3
2203 010172 005337 001202 DEC          REPT ;KEEP CLOCKING TILL
2204 010176 001371 BNE          1$ ;SECTOR 3 HAS BEEN REACHED
2205 ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
2206 010200 104422 MRCLK          ;CLOCK MR REG
2207 010202 104426 DSCK          ;CHECK FOR "ATA" AND "DRY"
2208 010204 110600 110600          ;TO BE SET IN RSDS FOR
2209 010206 104000 HLT          ;SEARCH FUNCTION SHOULD BE COMPLETED
2210 010210 022777 104230 170662 CMP          #104230,RSCSI ;SET RCSI
2211 010216 001401 BEQ          2$ ;SC IN RCSI SHOULD SET BECAUSE OF
2212 010220 104140 HLT          !DS!AS ;COMPLETED SEARCH FUNCTION
2213 010222 013777 001162 170666 2$: MOV          UNITSV,RSAS ;CLEAR ATA
2214 010230 005777 170662 TST          RSAS ;DID ATA CLEAR BY WRITING INTO IT?
2215 010234 001401 BEQ          3$ ;YES
2216 010236 104140 HLT          !DS!AS ;RSDS SHOULD=0
2217 010240 022777 004230 170632 3$: CMP          #4230,RSCSI ;DID SC CLEAR BY CLEARING
2218 010246 001401 BEQ          +4 ;"ATA" YES
2219 010250 104140 HLT          !DS!AS ;NO
```

```

2220 ;*****
2221 ;TEST 46          BLOCK SEARCH TEST 2
2222 ;*****
2223 010252 104400 TST46: SCOPE
2224
2225 ;MODULE TESTED: M7759, M7754, M7771, M7770
2226 ;THIS TEST INITIALIZES A BLOCK SEARCH FUNCTION FOR SECTOR 0. WHEN THE DRIVE
2227 ;IS CURRENTLY AT THE DESIRED SECTOR, THE BLOCK SEARCH FUNCTION
2228 ;SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION
2229 ;AND REACHES THE BEGINNING OF THE DESIRED SECTOR.
2230
2231 010254 104414 MRSRC: CLRDK ;CLEAR ALL REGISTERS
2232 010256 052737 000040 001166 BIS #BITS,ONCEE ;SET CLOCK FLAG
2233 010264 104416 MRDMD ;PUT DRIVE INTO MAINTENANCE MOE
2234 010266 104420 MRCK ;CHECK MR REG
2235 010270 022701 22701 ;TO EQUAL 22701
2236 010272 104424 MRINT ;INIT MR REG (CLEAR MRSP)
2237 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2238 010274 104430 MRIND
2239 010276 104420 MRCK ;CHECK MR REG TO EQUAL
2240 010300 022701 22701 ;22701
2241 010302 104000 HLT ;
2242
2243 010304 012737 001000 001202 ;STEP THRU RESYNC PERIOD
2244 010312 052737 000040 001166 MOV #512,REPT
2245 010320 104422 MRRT1: MRCLK ;TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
2246 010322 104420 MRCK ;CLOCK MR REG
2247 010324 072701 72701 ;CHECK FOR
2248 010326 104000 HLT ;CORRECT DATA
2249 010330 104422 MRCLK ;MR = BAD GOOD = CORRECT DATA
2250 010332 104420 MRCK ;CLOCK MR REG
2251 010334 022701 22701 ;CHECK FOR
2252 010336 104000 HLT ;CORRECT DATA
2253 010340 005337 001202 DEC REPT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
2254 010344 001365 BNE MRRT1 ;FINISH LOOPING
2255 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE SP = 0
2256 010346 104422 MRCLK ;CLOCK MR REG
2257 010350 104420 MRCK ;MR SHOULD
2258 010352 072301 72301 ;EQUALS 72301
2259 010354 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2260 010356 104422 MRCLK ;CLOCK MR REG
2261 010360 104420 MRCK ;CHECK MR
2262 010362 022301 22301 ;TO EQUAL 22301
2263 010364 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2264 010366 012737 000100 001202 MOV #100,REPT ;STEP INTO SECTOR 0
2265 010374 104422 25: MRCLK ;CLOCK MR REG
2266 010376 005337 001202 DEC REPT ;DO 100 TIMES
2267 010402 001374 25: BNE 25 ;DONE YET? NO BR
2268 010404 012777 000031 170466 45: MOV #31,DRSCS1 ;LOAD SEARCH COMMAND (M7759) FOR SECTOR 0
2269 010412 104426 DSCK ;CHECK RSDS
2270 010414 030400 30400 ;TO EQUAL 30400
2271 010416 104000 HLT ;PIP SHOULD BE SET AND DRY SHOULD
2272 ;BE 0 FOR A DRIVE SEARCH CMD
2273 010420 012737 021506 001202 MOV #21506,REPT ;STEP 3 SECTORS BEYOND SECTOR 0

```

```

2274 010426 104422          1$: MRCLK          ;CLOCK MR
2275 010430 104426          DSCK          ;RSDS SHOULD NOT
2276 010432 030400          30400        ;CHANGE TILL CLOCKING IS COMPLETED
2277 010434 104000          HLT          ;TO REACH SECTOR 3
2278 010436 005337 001202  DEC REPT        ;KEEP CLOCKING TILL
2279 010442 001371          BNE 1$       ;SECTOR 3 HAS BEEN REACHED
                ;ASSERT INDEX PULSE TO SIMULATE THE BEGINNING OF THE NEXT REVOLUTION
2280
2281 010444 104430          MRIND
2282 010446 104420          MRCK          ;CHECK MR REG TO EQUAL
2283 010450 022701          22701        ;22701
2284 010452 104000          HLT
2285
2286          ;STEP THRU RESYNC PERIOD
2287
2288 010454 012737 001000 001202  MOV #512,REPT
2289 010462 052737 000040 001166  MRWR1: BIS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
2290 010470 104422          MRCLK        ;CLOCK MR REG
2291 010472 104420          MRCK        ;CHECK FOR
2292 010474 072701          72701        ;CORRECT DATA
2293 010476 104000          HLT          ;MR = BAD GOOD = CORRECT DATA
2294 010500 104422          MRCLK        ;CLOCK MR REG
2295 010502 104420          MRCK        ;CHECK FOR
2296 010504 022701          22701        ;CORRECT DATA
2297 010506 104000          HLT          ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
2298 010510 005337 001202  DEC REPT        ;FINISH LOOPING
2299 010514 001365          BNE MRWR1    ;THROUGH RESYNC PERIOD
2300
2301          ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2302          ;SP=0 EQUALS SECTOR PULSE
2303 010516 104422          MRCLK        ;CLOCK MR REG
2304 010520 104420          MRCK        ;MR SHOULD
2305 010522 072301          72301        ;EQUAL 72301
2306 010524 104000          HLT          ;MR=BAD GOOD=CORRECT ANS
2307 010526 104422          MRCLK        ;CLOCK MR REG
2308 010530 104420          MRCK        ;CHECK MR
2309 010532 022301          22301        ;TO EQUAL 22301
2310 010534 104000          HLT          ;MR=BAD GOOD=CORRECT ANS
2311
2312          ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
2313 010536 104422          MRCLK        ;CLOCK MR REG
2314 010540 104426          DSCK        ;CHECK FOR "ATA" AND "DRY"
2315 010542 110600          110600      ;TO BE SET IN RSDS FOR
2316 010544 104000          HLT          ;SEARCH FUNCTION SHOULD BE COMPLETED
2317 010546 022777 104230 170324  CMP #104230,RS1 ;SET RS1
2318 010554 001401          BEQ 2$      ;SC IN RS1 SHOULD SET BECAUSE OF
2319 010556 104140          HLT !DS!AS ;COMPLETED SEARCH FUNCTION
2320 010560 013777 001162 170330 2$: MOV UNITSV,RSAS ;CLEAR ATA
2321 010566 005777 170324          TST RSAS    ;DID ATA CLEAR BY WRITING INTO IT?
2322 010572 001401          BEQ 3$      ;YES
2323 010574 104140          HLT !DS!AS ;RSAS SHOULD=0
2324 010576 022777 004230 170274 3$: CMP #4230,RS1 ;DID SC CLEAR BY CLEARING
2325 010604 001401          BEQ +4      ;"ATA" YES
2326 010606 104140          HLT !DS!AS ;NO

```

K05

MAINDEC-11-DZRSO-C  
DZRSO.C.P11 TST47

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 63  
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)

```

2327 ;*****
2328 ;TEST 47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)
2329 ;*****
2330 010610 104400 †ST47: SCOPE
2331
2332 ;MODULE TESTED M7759, M7755, M7770
2333 ;RMR ERROR IS CAUSED BY WRITTING INTO RSCS1 WHILE DOING A BLOCK SEARCH FUNCTION
2334 ;CHECK RMR DECODER, E12, M7755, IF THIS TEST FAILS
2335
2336 010612 104414 RMRC1: CLDK ;CLEAR ALL DRIVE REGISTERS
2337 010614 042737 000040 001166 BIC #BITS,ONCEE ;CLEAR CLK CNT FLAG
2338 010622 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
2339 010624 104420 MRCK ;CHECK MR REG TO
2340 010626 022701 22701 ;EQUAL 22701
2341 010630 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2342 010632 012777 000001 170250 MOV #1,RSDA ;LOAD RSDA
2343 010640 012777 000031 170232 MOV #31,RSRCS1 ;LOAD BLOCK SEARCH FUNCTION
2344 010646 104426 DSCK ;CHECK RSDS
2345 010650 030400 30400 ;TO EQUAL 30400
2346 010652 104000 HLT ;DRY IN RSDS SHOULD BE
2347 ;CLEARED FOR DRIVE WAS
2348 ;ISSURED A BLOCK SEARCH FUNCTION
2349 ;RSDS=BAD GOOD=CORRECT ANS
2350 010654 012777 000011 170216 MOV #11,RSRCS1 ;LOAD A CLEAR FUNCTION
2351 ;THIS SHOULD CAUSE AN RMR
2352 ;ERROR FOR DRIVE WAS BUSY
2353 ;WHEN CLEAR COMMAND WAS GIVEN
2354 010662 017700 170226 MOV #RSER,BAD ;GET RSER REG
2355 010666 012701 000004 MOV #4,GOOD ;GET CORRECT ANS
2356 010672 020100 CMP GOOD,BAD ;DID RMR SET IN RSER?
2357 010674 001410 BEQ 1$ ;YES
2358 010676 104402 022071 TYPE ,TRMR ;.ASCIZ "RSCS1"
2359 010702 104402 010706 TYPE ,.+2 ;RSER=BAD GOOD=CORRECT ANS
2360 010714 104000 HLT ;CHECK RSDS TO
2361 010716 104426 1$: DSCK ;EQUAL 150600
2362 010720 150600 150600 HLT ;RSDS=BAD GOOD=CORRECT ANS
2363 010722 104000 HLT ;DID CORRECT BITS SET IN RSCS1
2364 010724 022777 104230 170146 CMP #104230,RSRCS1 ;YES
2365 010732 001401 BEQ 2$ ;RSCS1 SHOULD=104230
2366 010734 104040 HLT !DS ;RSDS SHOULD=150600
2367 ;RSER SHOULD=4
2368 ;DID CLR CLEAR RSDA
2369 010736 022777 000001 170144 2$: CMP #1,RSDA ;NO
2370 010744 001401 BEQ 4$ ;RSDA SHOULD=1
2371 010746 104004 HLT !DA ;CLEAR ALL REGISTERS
2372 010750 104414 4$: CLDK ;RSER SHOULD CLEAR
2373 010752 005777 170136 TST #RSER ;RSER OK
2374 010756 001401 BEQ 3$ ;RSER SHOULD=0 FOR THE
2375 010760 104040 HLT !DS ;CLEAR BIT WAS LOADED IN RSCS2
2376 ;RSCS1 SHOULD=4200 FOR THE
2377 010762 022777 004200 170110 3$: CMP #4200,RSRCS1 ;CLEAR BIT WAS LOADED IN RSCS2
2378 010770 001401 BEQ .+4 ;RSCS1 SHOULD=4200
2379 010772 104040 HLT !DS

```

```

2380 ;*****
2381 ;TEST 50 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)
2382 ;*****
2383 010774 104400 †TST50: SCOPE
2384
2385 ;MODULE TESTED M7755 M7759 M7770
2386 ;RMR ERROR IS CAUSED BY WRITTING INTO RSDA WHILE DOING A BLOCK SEARCH FUNCTION
2387
2388 010776 104414 RMRC2: CLRDK ;CLEAR ALL DRIVE REGISTERS
2389 011000 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
2390 011002 104420 MRCK ;CHECK MR REG TO
2391 011004 022701 22701 ;EQUAL 22701
2392 011006 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2393 011010 012777 000001 170072 MOV #1,RSDA ;LOAD RSDA
2394 011016 012777 000031 170054 MOV #31,RSCS1 ;LOAD BLOCK SEARCH FUNCTION
2395 011024 104426 DSK ;CHECK RSDS
2396 011026 030400 30400 ;TO EQUAL 30400
2397 011030 104000 HLT ;DRY IN RSDS SHOULD BE
2398 ;CLEARED FOR DRIVE WAS
2399 ;ISSURED A BLOCK SEARCH FUNCTION
2400 ;RSDS=BAD GOOD=CORRECT ANS
2401 011032 005077 170052 CLR RSDA ;MODIFY RSDA
2402 ;THIS SHOULD CAUSE AN RMR
2403 ;ERROR FOR DRIVE WAS BUSY
2404 ;WHEN COMMAND WAS GIVEN
2405 011036 017700 170052 MOV RRSER,BAD ;GET RSER REG
2406 011042 012701 000004 MOV #4,GOOD ;GET CORRECT ANS
2407 011046 020100 CMP GOOD,BAD ;DID RMR SET IN RSER?
2408 011050 001410 BEQ 1$ ;YES
2409 011052 104402 022071 TYPE ,TRMR ;ASCIZ "RSDA"
2410 011056 104402 011062 TYPE ,.+2 ;RSER=BAD GOOD=CORRECT ANS
2411 011070 104000 HLT ;CHECK RSDS TO
2412 011072 104426 1$ DSK ;EUAL 150600
2413 011074 150600 150600 ;RSDS=BAD GOOD=CORRECT ANS
2414 011076 104000 HLT ;DID CORRECT BITS SET IN RSCS1
2415 011100 022777 104230 167772 CMP #104230,RSCS1 ;YES
2416 011106 001401 BEQ 2$ ;RSCS1 SHOULD=104230
2417 011110 104040 HLT !DS ;RSDS SHOULD=50400
2418 ;RSER SHOULD=4
2419 ;DID CLR CLEAR RSDA
2420 011112 022777 000001 167770 2$: CMP #1,RSDA ;NO
2421 011120 001401 BEQ 4$ ;RSDA SHOULD=1
2422 011122 104004 HLT !DA ;CLEAR ALL REGISTERS
2423 011124 104414 4$: CLDK ;RSER SHOULD CLEAR
2424 011126 005777 167762 TST RRSER ;RSER OK
2425 011132 001401 BEQ 3$ ;RSER SHOULD=0 FOR THE
2426 011134 104040 HLT !DS ;CLEAR BIT WAS LOADED IN RSCS2
2427 ;RSCS1 SHOULD=4200 FOR THE
2428 011136 022777 004200 167734 3$: CMP #4200,RSCS1 ;CLEAR BIT WAS LOADED IN RSCS2
2429 011144 001401 BEQ +4 ;RSCS1 SHOULD=4200
2430 011146 104040 HLT !DS
2431

```



M05

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

TST51

RS11-R504 MAINTENANCE MODE DIAGNOSTIC  
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)

MACY11 27(732) 25-SEP-76 09:14 PAGE 65

```

2432 ;*****
2433 ;TEST 51          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)
2434 ;*****
2435 011150 104400  TST51: SCOPE
2436
2437 ;MODULE TESTED M7759, M7755, M7770
2438 ;RMR ERROR IS CAUSED BY WRITTING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION
2439 ;CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.
2440
2441 011152 104414  RMRC3: CLRDK          ;CLEAR ALL DRIVE REGISTERS
2442 011154 042737 000040 001166 BIC          #BITS,ONCEE ;CLEAR CLOCK COUNT FLAG
2443 011162 104416 MRDMD        ;PUT DRIVE INTO MAINT MODE
2444 011164 104420 MRCK         ;CHECK MR REG TO
2445 011166 022701 22701        ;EQUAL 22701
2446 011170 104424 MRINT        ;INIT MAINT MODE (CLEAR MRSP)
2447 011172 012777 000001 167710 MOV          #1, @RSDA ;LOAD RSDA
2448 011200 012777 000031 167672 MOV          #31, @RSCS1 ;LOAD BLOCK SEARCH FUNCTION
2449 011206 104426 DSK          ;CHECK RSDS
2450 011210 030400 30400        ;TO EQUAL 30400
2451 011212 104000 HLT          ;DRY IN RSDS SHOULD BE
2452 ;Cleared FOR DRIVE WAS
2453 ;ISSURED A BLOCK SEARCH FUNCTION
2454 ;RSDS=BAD GOOD=CORRECT ANS
2455 011214 012777 177777 167672 MOV          #-1, @RSER ;MODIFY RSER
2456 ;THIS SHOULD CAUSE AN RMR
2457 ;ERROR FOR DRIVE WAS BUSY
2458 ;WHEN COMMAND WAS GIVEN
2459 011222 017700 167666 MOV          @RSER, BAD ;GET RSER REG
2460 011226 012701 000004 MOV          #4, GOOD ;GET CORRECT ANS
2461 011232 020100 CMP          GOOD, BAD ;DID RMR SET IN RSER?
2462 011234 001410 BEQ          1$ ;YES
2463 011236 104402 022071 TYPE          , TRMR ;ASCIZ "RSER"
2464 011242 104402 011246 TYPE          ,.+2 ;RSER=BAD GOOD=CORRECT ANS
2465 011254 104000 HLT          ;CHECK RSDS TO
2466 011256 104426 1$: DSK          ;EQUAL 150600
2467 011260 150600 150600 HLT          ;RSDS=BAD GOOD=CORRECT ANS
2468 011262 104000 HLT          ;DID CORRECT BITS SET IN RSCS1
2469 011264 022777 104230 167606 CMP          #104230, @RSCS1 ;YES
2470 011272 001401 BEQ          4$ ;RSCS1 SHOULD=104230
2471 011274 104040 HLT          !DS ;RSDS SHOULD=150600
2472 ;RSER SHOULD=4
2473 ;CLEAR ALL REGISTERS
2474 011276 104414 4$: CLRDK        ;RMR SHOULD CLEAR
2475 011300 005777 167610 TST          @RSER ;RMR OK
2476 011304 001401 BEQ          3$ ;RSER SHOULD=0 FOR THE
2477 011306 104040 HLT          !DS ;CLEAR BIT WAS LOADED IN RSCS2
2478 ;RSCS1 SHOULD=4200 FOR THE
2479 011310 022777 004200 167562 3$: CMP          #4200, @RSCS1 ;CLEAR BIT WAS LOADED IN RSCS2
2480 011316 001401 BEQ          +4 ;RSCS1 SHOULD=4200
2481 011320 104040 HLT          !DS

```

N05

MAINDEC-11-DZRSO-C  
DZRSOC.P11

TST52

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC  
DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)

MACY11 27(732) 25-SEP-76 09:14 PAGE 66

```

2482 ;*****
2483 ;TEST 52 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)
2484 ;*****
2485 011322 104400 TST52: SCOPE
2486
2487 ;MODULE TESTED: M7759, M7755, M7770
2488 ;RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION
2489 ;IF TEST FAILS, CHECK RMR DECODER E12-M7755.
2490
2491 011324 104414 RMRC4: CLRDK ;CLEAR ALL DRIVE REGISTERS
2492 011326 104416 MRDMD ;PUT DRIVE INTO MAINT MODE
2493 011330 104420 MRCK ;CHECK MR REG TO
2494 011332 022701 22701 ;EQUAL 22701
2495 011334 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2496 011336 012777 000001 167544 MOV #1,RSDA ;LOAD RSDA
2497 011344 012777 000031 167526 MOV #31,RSRCS1 ;LOAD BLOCK SEARCH FUNCTION
2498 011352 104426 DSK ;CHECK RSDS
2499 011354 030400 30400 ;TO EQUAL 30400
2500 011356 104000 HLT ;DRY IN RSDS SHOULD BE
2501 ;CLEARED FOR DRIVE WAS
2502 ;ISSURED A BLOCK SEARCH FUNCTION
2503
2504 011360 005077 167532 CLR RSAS ;RSDS=BAD GOOD=CORRECT ANS
2505 ;WRITE INTO ATTENTION SUMMARY REGISTER.
2506 ;SHOULD BE NO RMR ERROR BECAUSE
2507 ;WRITING RSAS IS ALLOWED ANYTIME.
2507 011364 017700 167524 MOV RSER,BAD ;GET RSER REG
2508 011370 012701 000000 MOV #0,GOOD ;GET CORRECT ANS
2509 011374 020100 CMP GOOD,BAD ;DID RMR SET IN RSER?
2510 011376 001435 BEQ 1$ ;NO
2511 011400 104402 011404 TYPE ,.+2 ;.ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
2512 011470 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
2513 011472 104426 1$: DSK ;CHECK RSDS TO
2514 011474 030400 30400 ;EQUAL 30400
2515 011476 104000 HLT ;RSDS=BAD GOOD=CORRECT ANS
2516 011500 022777 004231 167372 CMP #4231,RSRCS1 ;DID CORRECT BITS SET IN RSCS1
2517 011506 001401 BEQ 4$ ;YES
2518 011510 104040 HLT !DS ;RSCS1 SHOULD=4231
2519 ;RSDS SHOULD=30400
2520 ;RSER SHOULD=0
2521 011512 104414 4$: CLRDK ;CLEAR ALL REGISTERS
2522 011514 005777 167374 TST RSER ;RSER SHOULD CLEAR
2523 011520 001401 BEQ 3$ ;RSER OK
2524 011522 104040 HLT !DS ;RSER SHOULD=0 FOR THE
2525 ;CLEAR BIT WAS LOADED IN RSCS2
2526 011524 022777 004200 167346 3$: CMP #4200,RSRCS1 ;RSCS1 SHOULD=4200 FOR THE
2527 011532 001401 BEQ .+4 ;CLEAR BIT WAS LOADED IN RSCS2
2528 011534 104040 HLT !DS ;RSCS1 SHOULD=4200

```

011536 104400  
011540 104414  
011542 104416  
011544 104420  
011546 022701  
011550 104424  
011552 012777 177777 167330  
011560 012737 000401 001214  
011566 005001  
011570 010177 167306  
011574 005777 167314  
011600 032777 010000 167274  
011606 001005  
011610 005201  
011612 006137 001214  
011616 103460  
011620 000763  
011622 012777 004000 167250  
011630 010137 001220  
011634 010177 167242  
011640 005077 167244  
011644 017700 167232  
011650 052701 010100  
011654 020100  
011656 001401  
011660 104000  
011662 022777 160200 167210  
011670 001401  
011672 104004

\*\*\*\*\*  
:TEST 53 DRIVE SELECT TEST  
\*\*\*\*\*  
TST53: SCOPE

:MODULE TESTED: M7755  
:THE PROGRAM LOADS A DRIVE REGISTER, OF THE DRIVE UNDER TEST, TO ALL ONES.  
:THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS  
:REGISTER WITH ALL ZEROS. THIS SHOULD CAUSE "NED" TO  
:SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS  
:ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.  
:CHECK UNIT NO. COMPARATOR, E19-M7755 IF TEST FAILS

MRDSEL: CLDK ;CLEAR ALL REGISTERS  
MRDMD ;PUT DRIVE INTO MAINT MODE  
MRCK ;CHECK MAINT REG  
22701 ;TO EQUAL 22701  
MRINT ;INITIALIZE MAINT MODE (CLEAR MRSP)  
;BY SENDING 2 CLOCK PULSES  
;LOAD DISK ADDR REG OF DRIVE UNDER TEST

;SEARCH FOR NON EXISTENT DRIVES  
MOV #1,ARSDA  
MOV #401,WORK  
CLR GOOD

15: MOV GOOD,ARSCS2 ;LOAD UNIT NO  
TST ARSER ;IS THIS A NED?  
BIT #BIT12,ARSCS2 ;CHECK  
BNE 25 ;YES  
INC GOOD ;UPDATE UNIT NUMBER  
ROL WORK ;KEEP LOOKING FOR NED  
BCS NEDDON ;COULD NOT FIND ANY NON EXISTENT DRIVES  
BR 15 ;LOOK FOR NED  
25: MOV #4000,ARSCS1 ;CLEAR NED  
MOV GOOD,WORK1 ;SAVE NED NUMBER  
MOV GOOD,ARSCS2 ;LOAD UNIT # OF NED INTO RSCS2  
CLR ARSDA ;WRITE INTO A NON EXISTENT DRIVE REG  
;THIS SHOULD CAUSE NED TO  
;SET IN RSCS2

MOV ARSCS2,BAD ;GET RSCS2  
BIS #10100,GOOD ;PUT CORRECT ANS IN GOOD  
;BY SETTING NED AND IR  
CMP GOOD,BAD ;IS RSCS2 CORRECT?  
BEQ .+4 ;YES  
HLT ;RSCS2=BAD GOOD=CORRECT ANS

CMP #160200,ARSCS1 ;IS CS1 CORRECT  
BEQ .+4 ;YES  
HLT ;DA ;THE SHOULD BE SET IN CS1 BECAUSE  
;OF NED ERROR IN RSCS2  
;RSCS1 SHOULD=160200

2578	011674	005777	167216		TST	DRSAS		:DID ANY ATTENTION BITS SET?
2579	011700	001401			BEQ	+4		:NO
2580	011702	104100			HLT	AS		:NO ATTENTION BITS SHOULD BE SET
2581	011704	112777	000100	167222	MOV8	#100,DRSCS1B		:CLEAR TRE
2582	011712	032777	010000	167162	BIT	#NED,DRSCS2		:DID NED CLEAR
2583	011720	001401			BEQ	+4		:YES
2584	011722	104040			HLT	DS		:NED DID NOT CLEAR IN RSCS2
2585								:BY CLEARING TRE BIT IN RSCS1
2586	011724	013777	001160	167150	MOV	UNNUM,DRSCS2		:LOAD CORRECT UNIT NUMBER
2587	011732	022777	177777	167150	CHP	#-1,DRSDA		:DID RSDA GET MODIFIED
2588								:WHILE WRITING INTO A NON
2589								:EXISTENT DRIVE?
2590	011740	001443			BEQ	NNDD		:NO
2591	011742	104004			HLT	DA		:RSDA SHOULD= -1
2592	011744	013700	001220		MOV	WORK1,BAD		:IT GOT MODIFIED WHILE WRITING
2593	011750	013701	001160		MOV	UNNUM,GOOD		:INTO A NED
2594	011754	104000			HLT			:GOOD=DRIVE UNDER TEST
2595	011756	000434			BR	NNDD		:BAD=NON EXISTENT DRIVE THAT WAS
2596								:IN RSCS2 WHEN RSDA GOT MODIFIED
2597	011760	032737	010000	001166	NEDDON: BIT	#BIT12,ONCEE		:WAS THIS TYPED BEFORE?
2598	011766	001030			BNE	NNDD		:YES
2599	011770	104402	011774		TYPE	+2		:ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
2600	012042	052737	010000	001166	BIS	#BIT12,ONCEE		:SET TYPED MESSAGE FLAG
2601	012050				NNDD:			

2602  
2603  
2604  
2605 012050 104400  
2606  
2607  
2608  
2609  
2610  
2611  
2612  
2613  
2614  
2615 012052 012737 000002 001144  
2616 012060 104414  
2617 012062 052737 000040 001166  
2618 012070 042737 000600 001166  
2619 012076 104430  
2620 012100 104420  
2621 012102 022701  
2622 012104 104424  
2623  
2624  
2625  
2626  
2627  
2628  
2629  
2630  
2631 012106 012702 027566  
2632 012112 005022  
2633 012114 012722 177777  
2634 012120 005003  
2635 012122 000261  
2636 012124 006103  
2637 012126 103402  
2638 012130 010322  
2639 012132 000774  
2640 012134 012703 000156  
2641  
2642 012140 012704 146314  
2643 012144 010422  
2644 012146 005303  
2645 012150 001375  
2646  
2647  
2648 012152 012777 027566 166726  
2649 012160 012777 177600 166716  
2650 012166 012777 000061 166704  
2651 012174 104446  
2652  
2653  
2654 012176 104220  
2655 012200 104450

\*\*\*\*\*  
:TEST 54 MAINTENANCE MODE WRITE TEST  
\*\*\*\*\*  
TST54: SCOPE

:MODULE TESTED: M7771, M7753, M7751  
:THIS IS AN RSO4 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR  
:WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA  
:TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES  
:IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT  
:THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING  
:PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

```

MRWRT:  MOV    #2,FLAG2      ;SET TEST FLAG
        CLDK   #2,FLAG2      ;CLEAR DRIVE REGISTERS
        BIS    #BITS,ONCEE    ;SET TYPE CLOCK COUNT FLAG
        BIC    #600,ONCEE     ;CLEAR FLAG BITS
        MRIND  #600,ONCEE     ;SEND INDEX PULSE TO MR REG
        MRCK   #600,ONCEE     ;CHECK MR REG
        22701  #600,ONCEE     ;TO EQUAL 22701
        MRINT  #600,ONCEE     ;INIT MAINT MODE (CLEAR MRSP)
        ;BY SENDING 2 CLOCK PULSES

```

:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)  
:DATA BUFFER WORDS ARE :A WORD OF ALL 0'S  
: :A WORD OF ALL 1'S  
: :FLOATING 1'S PATTERN (16 WORDS)  
: :A PATTERN OF 146314 (110 WORDS)  
:

```

1S:  MOV    #INBUF,R2      ;GET LOCATION OF OUTBUF
        CLR   (R2)+        ;CLEAR 1ST LOCATION
        MOV   #-1,(R2)+    ;2ND WORD OF ALL ONES
        CLR   R3           ;CLEAR WORK LOC TO GENERATE
        SEC   #1           ;A PATTERN OF FLOATING ONES
        ROL   R3           ;GET PATTERN
        BCS   2S          ;DONE GET OUT
        MOV   R3,(R2)+     ;FILL BUFFER
        BR    1S          ;CONT
2S:  MOV    #110.,R3      ;FILL REMAINING PORTION OF
        ;
3S:  MOV    #146314,R4    ;BUFFER WITH A PATTERN OF 146314
        MOV   R4,(R2)+    ;LOAD BUFFER
        DEC   R3          ;DONE YET?
        BNE   3S         ;NO

```

;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) TO SECTOR 0

```

        MOV   #INBUF,AR5BA ;LOAD BUS ADDR REG
        MOV   #177600,AR5MC ;LOAD WORD COUNT REG
        MOV   #61,AR5CS1  ;LOAD WRITE COMMAND
        GETSP
        ;CLOCK ROUTINE TO GET SECTOR PULSE
        ;TO CLEAR OUT COUNTERS AND REGISTERS
        ;THAT OTHERWISE COULD NOT BE CLEARED.
        HLT   !MR        ;CLOCK MR 2 TIMES SP = 1
        SPASS

```

```

2656                                     ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2657 012202 104430                       MRINC
2658 012204 104420                       MRCK                                     ;CHECK MR REG TO EQUAL
2659 012206 020501                       20501                                    ;20501 FOR A
2660 012210 104000                       HLT                                       ;WRITE COMD HAS BEEN ISSUED
2661
2662                                     ;STEP THRU RESYNC PERIOD
2663
2664 012212 012737 001000 001202          MOV      #512.,REPT
2665 012220 052737 000040 001166          BIS      #BITS,ONCEE
2666 012226 104422                       MRWRT1: MRCLK
2667 012230 104420                       MRCK
2668 012232 070501                       70501
2669 012234 104000                       HLT
2670 012236 104422                       MRCLK
2671 012240 104420                       MRCK
2672 012242 020501                       20501
2673 012244 104000                       HLT
2674 012246 005337 001202          DEC      REPT
2675 012252 001365                       BNE      MRWRT1
2676
2677                                     ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2678                                     ;SP=0 EQUALS SECTOR PULSE
2679 012254 104422                       MRCLK
2680 012256 104420                       MRCK
2681 012260 070101                       70101
2682 012262 104000                       HLT
2683 012264 104422                       MRCLK
2684 012266 104420                       MRCK
2685 012270 020101                       20101
2686 012272 104000                       HLT
2687
2688                                     ;PERFORM 63 DOUBLE MAINT CLOCK OPERATIONS--WRITING PREAMBLE
2689
2690 012274 012737 000077 001202          MOV      #63.,REPT
2691 012302 104422                       MRWRT2: MRCLK
2692 012304 104420                       MRCK
2693 012306 071501                       71501
2694 012310 104000                       HLT
2695 012312 104422                       MRCLK
2696 012314 104420                       MRCK
2697 012316 021501                       21501
2698 012320 104000                       HLT
2699 012322 005337 001202          DEC      REPT
2700 012326 001365                       BNE      MRWRT2

```

```

;TYPE OUT CLOCK COUNT IF ERROR OCCURS
;CLOCK MR REG
;CHECK FOR
;CORRECT DATA
;MR = BAD GOOD = CORRECT DATA
;CLOCK MR REG
;CHECK FOR
;CORRECT DATA
;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
;FINISH LOOPING
;THROUGH RESYNC PERIOD
;CLOCK MR REG
;MR SHOULD
;EQUAL 70101
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR
;TO EQUAL 20101
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 71501
;MR=BAD GOOD=CORRECT ANS
;CLOCK MR REG
;CHECK MR REG
;TO EQUAL 21501
;MR=BAD GOOD=CORRECT ANS
;DONE YET
;NO LOOP

```

```

2701                ;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN
2702
2703 012330 104422    MRCLK                ;CLOCK MR REG
2704 012332 104420    MRCK                 ;CHECK MR REG
2705 012334 171501    171501              ;TO EQUAL 171501
2706 012336 104000    HLT                  ;MR REG=BAD GOOD=CORRECT ANS
2707 012340 104422    MRCLK                ;CLOCK MR REG
2708 012342 104420    MRCK                 ;MR REG SHOULD
2709 012344 025501    25501               ;EQUAL 25501
2710 012346 104000    HLT                  ;MR REG=BAD GOOD=CORRECT ANS
2711 012350 104422    MRCLK
2712 012352 104420    MRCK
2713 012354 175501    175501
2714 012356 104000    HLT
2715                ;PERFORM NEXT STEP 3 TIMES TO FINISH WRITTING PREAMBLE
2716 012360 012737 000003 001202  MOV      #3,REPT
2717 012366 104422    MRWRT3: MRCLK                ;CLOCK MR REG
2718 012370 104420    MRCK                 ;CHECK MR REG
2719 012372 025501    25501               ;TO EQUAL 25501
2720 012374 104000    HLT                  ;MR=BAD GOOD=CORRECT ANS
2721 012376 104422    MRCLK                ;CLOCK MR REG
2722 012400 104420    MRCK                 ;CHECK MR REG
2723 012402 175501    175501               ;TO EQUAL 175501
2724 012404 104000    HLT                  ;MR REG=BAD GOOD=CORRECT ANS
2725 012406 005337 001202  DEC      REPT
2726 012412 001365    BNE      MRWRT3      ;DONE YES?
2727                ;NO LOOP BACK
2728                ;MOVE DATA WORD INTO RS04 SHIFT REGISTER (M7753)
2729
2730 012414 104422    MRCLK                ;CLOCK MR REG
2731 012416 104420    MRCK                 ;CHECK MR REG
2732 012420 027501    27501               ;TO EQUAL 27501
2733 012422 104000    HLT                  ;MR=BAD GOOD=CORRECT ANS
2734 012424 104422    MRCLK                ;CLOCK MR REG
2735 012426 104420    MRCK                 ;MR REG SHOULD
2736 012430 123501    123501              ;EQUAL 123501
2737 012432 104000    HLT                  ;MR=BAD GOOD=CORRECT ANS
2738
2739                ;ENCODE SYNC 1 (M7751)
2740
2741 012434 104422    MRCLK                ;CLOCK MR REG
2742 012436 104420    MRCK                 ;MR REG SHOULD NOW
2743 012440 073501    73501               ;EQUAL 73501
2744 012442 104000    HLT                  ;MR=BAD GOOD=CORRECT ANS
2745 012444 012705 027566  MOV      #INBUF,R5
2746 012450 011504    MOV      (R5),R4    ;GET STARTING ADDR FOR DATA BUFFER
                        ;GET DATA

```

2747	012452	012737	002167	001214		MOV	#1143.,WORK	:DOING A 1 SECTOR TRANSFER 127 WORDS
2748								:18 BITS PER WORD-CLOCK LOOPS
2749								:TAKE CARE OF 2 BITS AT A TIME
2750								:127 TIMES 9 EQUALS 1143 LOOPS
2751								:TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).
2752	012460	042737	000200	001166		BIC	#BIT7,ONCEE	:CLEAR LAST WORD FLAG
2753	012466	052737	000100	001166		BIS	#BIT6,ONCEE	:SET 1ST TRANSFER WORD FLAG
2754	012474	104432			1S:	XBIT		:GET 2 BITS OF DATA
2755	012476	104434				CLKD1		:SEND FIRST CLOCK PULSE
2756								:AND CALCULATE MR REG
2757								:FOR CORRECT DATA (MMDT+MMD8)
2758	012500	104000				HLT		:MR REG NOT CORRECT
2759	012502	104436				CLKD2		:SEND 2ND CLOCK PULSE TO
2760								:COMPLETE TRANSFER OF 2 BITS
2761								:CALCULATE CORRECT ANS FOR
2762								:MR REG (MMDT+MMD8)
2763	012504	104000				HLT		:MR=BAD GOOD=CORRECT ANS
2764	012506	032737	000200	001166		BIT	#BIT7,ONCEE	:ON LAST WORD YET?
2765	012514	001015				BNE	2S	:YES
2766	012516	032737	000400	001166		BIT	#BIT8,ONCEE	:ON CRC WORD YET?
2767	012524	001040				BNE	3S	:YES
2768	012526	005337	001214			DEC	WORK	:DONE WITH 127 WORDS?
2769	012532	001360				BNE	1S	:NO
2770								
2771	012534	052737	000200	001166		BIS	#BIT7,ONCEE	:SET LAST WORD FLAG
2772	012542	012737	000012	001214		MOV	#10.,WORK	:SET UP TO TRANSFER LAST WORD
2773	012550	005337	001214		2S:	DEC	WORK	:DONE YET?
2774	012554	001347				BNE	1S	:NO
2775								
2776	012556	052737	000400	001166		BIS	#BIT8,ONCEE	:SET TRANSFERRING CRC WORD
2777	012564	042737	000200	001166		BIC	#BIT7,ONCEE	:CLEAR LAST WORD FLAG
2778	012572	004737	024112			JSR	PC,GENCRC	:GENERATE CRC WORD
2779								:AND LEAVE IN "WORK"
2780	012576	012702	027566			MOV	#INBUF,R2	:GO TO END
2781	012602	062702	000400			ADD	#400,R2	:OF DATA BUFFER
2782	012606	013712	001214			MOV	WORK,R2	:LOAD CRC WORD
2783	012612	010205				MOV	R2,R5	:RESET POINTER FOR
2784	012614	162705	000002			SUB	#2,R5	:R5 FOR CRC WD
2785	012620	012737	000012	001214		MOV	#10.,WORK	:SETUP TO XFER CRC
2786	012626	005337	001214		3S:	DEC	WORK	:DONE YET
2787	012632	001320				BNE	1S	:NO



```

2788 ;EBL SHOULD NOW ASSERT
2789
2790 012634 104422 MRCLK ;CLOCK MR REG TO STOP THROUGH
2791 ;THE RSO4 DISK SECTOR DEAD BAND AREA
2792 012636 104420 MRCK ;CHECK MR REG
2793 012640 153501 153501 ;TO EQUAL 103501
2794 012642 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
2795
2796 ;LOOP 6 TIMES
2797
2798 012644 012737 000006 001202 4S: MOV #6,REPT
2799 012652 104422 MRCLK ;CLOCK MR REG
2800 012654 104420 MRCK ;CHECK MR REG
2801 012656 003501 3501 ;TO EQUAL 53501
2802 012660 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2803 012662 104422 MRCLK ;CLOCK MR REG
2804 012664 104420 MRCK ;CHECK MR REG
2805 012666 153501 153501 ;TO EQUAL 153501
2806 012670 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2807 012672 005337 001202 DEC REPT
2808 012676 001365 BNE 4S ;DONE LOOPING YET?
2809 ;NO
2810 ;FINISH UP
2811
2812 012700 104422 MRCLK ;CLOCK MR REG
2813 012702 104420 MRCK ;CHECK MR REG
2814 012704 003501 3501 ;TO EQUAL 3501
2815 012706 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
2816 012710 104422 MRCLK ;CLOCK MR REG
2817 012712 104420 MRCK ;CHECK MR REG
2818 012714 151501 151501 ;TO EQUAL 151501
2819 012716 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2820
2821 ;TRANSFER SHOULD NOW BE COMPLETE
2822
2823 012720 104422 MRCLK ;CLOCK MR REG
2824 012722 104420 MRCK ;CHECK MR REG
2825 012724 002701 2701 ;TO EQUAL 2701
2826 012726 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2827
2828 ;NOW TEST CONTROLLER
2829
2830 012730 005777 166144 TST @RSCS1 ;ANY ERRORS?
2831 012734 100001 5S BPL 5S ;NO
2832 012736 104014 HLT !DA!WC ;YES
2833 012740 005777 166140 5S: TST @RSWC ;DID WC GO TO 0
2834 012744 001401 BEQ .+4 ;YES
2835 012746 104010 HLT !WC ;WC SHOULD BE = TO 0
2836 012750 022777 000001 166132 CMP #1,@RSDA ;DOES RSDA=1
2837 012756 001401 BEQ .+4 ;YES
2838 012760 104004 HLT !DA ;RSDA SHOULD=1
2839 012762 032737 000002 001144 BIT @BIT1,FLAG2 ;IN MAINT VERIFY TEST
2840 012770 001002 BNE .+6 ;NO
2841 012772 000137 021354 JMP @MRVR2 ;YES, GO TO VERIFY TEST

```

2842  
2843  
2844  
2845 012776 104400  
2846  
2847

\*\*\*\*\*  
:TEST 55 MAINTENANCE READ TEST  
\*\*\*\*\*  
TST55: SCOPE

2848  
2849  
2850  
2851  
2852

:MODULE TESTED: M7771, M7753, M7751  
:THIS IS AN RSO4 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR  
:READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE  
:DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS  
:NOT TESTED IN MAINTENANCE MODE.)

2853 013000 104414  
2854 013002 052737 000040 001166  
2855 013010 042737 147716 001166  
2856 013016 104430  
2857 013020 104420  
2858 013022 022701  
2859 013024 104424

MRRD: CLRDK ;CLEAR DRIVE REGISTERS  
BIS #BITS ONCEE ;SET TYPE CLOCK COUNT FLAG  
BIC #147716,ONCEE ;CLEAR ALL OTHER FLAG BITS  
MRIND ;SEND INDEX PULSE TO MR REG  
MRCK ;CHECK MR REG  
22701 ;TO EQUAL 22701  
MRINT ;INIT MAINT MODE (CLEAR MRSP)  
;BY SENDING 2 CLOCK PULSES

2860  
2861  
2862 013026 005037 001144

CLR FLAG2 ;CLEAR FLAG TEST BITS

2863  
2864  
2865  
2866  
2867  
2868  
2869

:FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)  
:DATA BUFFER WORDS ARE :A WORD OF ALL 0'S  
: :A WORD OF ALL 1'S  
: :FLOATING 1'S PATTERN (16 WORDS)  
: :A PATTERN OF 146314 (110 WORDS)

2870 013032 012702 027566  
2871 013036 005022  
2872 013040 012722 177777  
2873 013044 005003  
2874 013046 000261  
2875 013050 006103  
2876 013052 103402  
2877 013054 010322  
2878 013056 000774  
2879 013060 012703 000156  
2880 013064 012704 146314  
2881 013070 010422  
2882 013072 005303  
2883 013074 001375

MOV #INBUF,R2 ;GET LOCATION OF INBUF  
CLR (R2)+ ;CLEAR 1ST LOCATION  
MOV #-1,(R2)+ ;2ND WORD OF ALL ONES  
CLR R3 ;CLEAR WORK LOC TO GENERATE  
SEC ;A PATTERN OF FLOATING ONES  
1\$: ROL R3 ;GET PATTERN  
BCS 2\$ ;DONE GET OUT  
MOV R3,(R2)+ ;FILL BUFFER  
BR 1\$ ;CONT  
2\$: MOV #110,R3 ;FILL REMAINING PORTION OF  
MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314  
3\$: MOV R4,(R2)+ ;LOAD BUFFER  
DEC R3 ;DONE YET  
BNE 3\$ ;NO

2884  
2885  
2886  
2887  
2888

:NOTE:  
:INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ".  
:VIA THE MRDB AND MRDT BITS IN RSMR  
:OUTBUF IS WHERE THE DATA WORDS FROM THE  
:MASSBUS ARE STORED

```

2889 ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
2890
2891 013076 012777 030366 166002 MOV #OUTBUF,ARSB A :LOAD BUSS ADDR REG
2892 013104 012777 177600 165772 MOV #177600,ARSWC :LOAD WORD COUNT REG
2893 013112 012777 000071 165760 MOV #71,ARSCS1 :LOAD READ COMMAND
2894 013120 012702 000200 MOV #200,R2 :CLEAR THE OUTBUF TABLE
2895 013124 012703 030366 MOV #OUTBUF,R3 :SO THAT WHEN THE READ
2896 013130 005023 4S: CLR (R3)+ :IS FINISHED, WE CAN COMPARE
2897 013132 005302 DEC R2 :WHAT WE GOT (OUTBUF) WITH WHAT
2898 013134 001375 BNE 4S :WE EXPECTED (INBUF).
2899 013136 104446 GETSP :CLOCK ROUTINE TO GET SECTOR PULSE
2900 :TO CLEAR OUT COUNTERS AND REGISTERS
2901 :THAT OTHERWISE COULD NOT BE CLEARED.
2902 013140 104220 HLT !MR :COULD NOT SET SECTOR PULSE (0)
2903 013142 104450 SPASS :CLOCK MR REG 2 TIMES SP = 1
2904
2905 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2906 013144 104430 MRIND
2907 013146 104420 MRCK :CHECK MR REG TO EQUAL
2908 013150 022601 22601 :22601 FOR A
2909 013152 104000 HLT :READ COMD
2910
2911 ;STEP THRU RESYNC PERIOD
2912
2913 013154 012737 001000 001202 MOV #512,REPT
2914 013162 052737 000040 001166 BIS #BITS,ONCEE :TYPE OUT CLOCK COUNT IF ERRORS OCCUR
2915 013170 104422 MRRD1: MRCLK :CLOCK MR REG
2916 013172 104420 MRCK :CHECK FOR
2917 013174 072601 72601 :CORRECT DATA
2918 013176 104000 HLT :MR=BAD GOOD=CORRECT DATA
2919 013200 104422 MRCLK :CLOCK MR REG
2920 013202 104420 MRCK :CHECK FOR
2921 013204 022601 22601 :CORRECT DATA
2922 013206 104000 HLT :ERROR WHILE CLOCKING THROUGH RESYNC
2923 013210 005337 001202 DEC REPT :FINISH LOOPING
2924 013214 001365 BNE MRRD1 :THROUGH RESYNC PERIOD
2925
2926 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2927 ;SP=0 EQUALS SECTOR PULSE
2928 013216 104422 MRCLK :CLOCK MR REG
2929 013220 104420 MRCK :MR SHOULD
2930 013222 072201 72201 :EQUAL 72201
2931 013224 104000 HLT :MR=BAD GOOD=CORRECT ANS
2932 013226 104422 MRCLK :CLOCK MR REG
2933 013230 104420 MRCK :CHECK MR
2934 013232 022201 22201 :TO EQUAL 22201
2935 013234 104000 HLT :MR=BAD GOOD=CORRECT ANS

```

```

2936 ;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--
2937
2938 013236 012737 000107 001202 MRRD2: MOV #71.,REPT
2939 013244 104422 MRCLK ;CLOCK MR REG
2940 013246 104420 MRCK ;CHECK MR REG
2941 013250 073601 73601 ;TO EQUAL 73601
2942 013252 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2943 013254 104422 MRCLK ;CLOCK MR REG
2944 013256 104420 MRCK ;CHECK MR REG
2945 013260 023601 23601 ;TO EQUAL 23601
2946 013262 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2947 013264 005337 001202 DEC REPT ;DONE YET
2948 013270 001365 BNE MRRD2 ;NO LOOP
2949 013272 104422 MRCLK ;CLOCK MR REG
2950 013274 104420 MRCK ;CHECK MR REG
2951 013276 073601 73601 ;TO EQUAL 73601
2952 013300 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2953
2954 ;READ SYNC"1"
2955
2956 013302 012777 000055 165614 MOV #55,RSMR
2957 013310 012777 000045 165606 MOV #45,RSMR
2958 013316 104420 MRCK ;CHECK MR REG
2959 013320 023645 23645 ;TO EQUAL
2960 013322 104000 HLT ;CONTENTS OF GOOD
2961 013324 012777 000055 165572 MOV #55,RSMR
2962 013332 012777 000045 165564 MOV #45,RSMR
2963 013340 104420 MRCK
2964 013342 173645 173645
2965 013344 104000 HLT
2966
2967 ;READ DATA
2968 013346 005037 001224 MRD3: CLR WORK3 ;CLEAR CLOCK COUNT FOR DATA WD
2969 013352 012705 027566 MOV #INBUF,R5 ;GET STARTING ADDRESS FOR DATA BUFFER
2970 013356 162705 000002 SUB #2,R5
2971 013362 012737 000025 001204 MOV #21.,REPT1 ;SETUP COUNTER FOR 1ST SB BIT
2972 013370 012737 002200 001202 MOV #1152.,REPT ;SETUP COUNTER TO TRANSFER
2973 ;128 WORDS-9X128=1152
2974 ;2 CLOCKS PER 2 BITS OF DATA
2975 013376 104444 1S: RBIT ;GET 2 DATA BITS
2976 013400 104440 CLKR1 ;CLOCK MR
2977 013402 104000 HLT ;MR REG NOT CORRECT
2978 013404 104442 CLKR2 ;CLOCK MR REG
2979 013406 104000 HLT ;MR REG NOT CORRECT
2980 013410 005337 001202 DEC REPT ;DONE WITH DATA BUFFER YET?
2981 013414 001370 BNE 1S ;NO

```

```

2982 013416 032737 000400 001166 2$: BIT #BIT8,ONCEE ;DID WE ALREADY DO CRC?
2983 013424 001030 BNE 3$ ;YES
2984 013426 052737 000400 001166 BIS #BIT8,ONCEE ;NO SET CRC FLAG
2985 013434 013737 001204 001172 MOV REPT1,SAVEE ;SAVE REPT1
2986 013442 004737 024112 JSR PC,GENCRC ;GENERATE CRC WORD
2987 ;AND LEAVE IN LOC "WORK"
2988 013446 012702 027566 MOV #INBUF,R2
2989 013452 013737 001172 001204 MOV SAVEE,REPT1 ;RESTORE REPT1
2990 013460 062702 000400 ADD #400,R2 ;STORE CRC WORD AT END OF
2991 013464 013712 001214 MOV WORK,R2 ;INBUF TABLE
2992 013470 010205 MOV R2,R5
2993 013472 162705 000002 SUB #2,R5
2994 013476 012737 000011 001202 MOV #9.,REPT ;SETUP TO TRANSFER 1 WD
2995 013504 000734 BR 1$ ;TRANSFER CRC WD
2996 013506 104422 3$: MRCLK ;CLOCK MR REG
2997 013510 104420 MRCK ;CHECK MR REG
2998 013512 003601 3601 ;TO EQUAL
2999 013514 104000 HLT ;3601
3000 013516 104422 MRCLK ;CLOCK MR REG
3001 013520 104420 MRCK ;CHECK MR
3002 013522 153601 153601 ;TO EQUAL
3003 013524 104000 HLT ;153601
3004 013526 104422 MRCLK ;CLOCK MR REG
3005 013530 104420 MRCK ;CHECK MR
3006 013532 007601 7601 ;TO EQUAL
3007 013534 104000 HLT ;7601
3008 013536 104422 MRCLK ;CLOCK MR REG
3009 013540 104420 MRCK ;CHECK MR
3010 013542 153601 153601 ;TO EQUAL
3011 013544 104000 HLT ;153601
3012
3013 ;PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS
3014 ;STEP INTO END OF SECTOR DEAD BAND
3015 ;EBL IS NOW ASSERTED
3016
3017 013546 012737 000010 001202 MRD4: MOV #8.,REPT
3018 013554 104422 1$: MRCLK ;CLOCK MR REG
3019 013556 104420 MRCK ;CHECK MR REG
3020 013560 003601 3601 ;TO EQUAL
3021 013562 104000 HLT ;3601
3022 013564 104422 MRCLK ;CLOCK MR REG
3023 013566 104420 MRCK ;CHECK MR
3024 013570 153601 153601 ;REG TO
3025 013572 104000 HLT ;EQUAL 153601
3026 013574 005337 001202 DEC REPT ;DONE YET?
3027 013600 001365 BNE 1$ ;NO
3028
3029 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3030 ;SHOULD GET STROBE BUFFER
3031
3032 013602 104422 MRCLK ;CLOCK MR REG
3033 013604 104420 MRCK ;CHECK MR
3034 013606 007601 7601 ;REG TO
3035 013610 104000 HLT ;EQUAL 7601

```

# M06

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

TST55

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
MAINTENANCE READ TEST

MACY11 27(732) 25-SEP-76 09:14 PAGE 78

```

3036                                     ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3037                                     ;SHOULD COMPLETE TRANSFER.
3038
3039 013612 104422 MRD5: MRCLK                ;CLOCK MR REG
3040 013614 022777 004270 165256      CMP      #4270, @RSCS1 ;ANY ERRORS?
3041 013622 001401                      BEQ      1$           ;NO
3042 013624 104054                      HLT      !DA!DS!WC
3043 013626 005777 165252 1$:         TST      @RSWC        ;DID WC GO TO 0
3044 013632 001401                      BEQ      .+4         ;YES
3045 013634 104010                      HLT      !WC         ;WC REG SHOULD=0
3046 013636 022777 000001 165244      CMP      #1, @RSDA   ;DOES RSDA=1
3047 013644 001401                      BEQ      .+4         ;YES
3048 013646 104004                      HLT      !DA         ;RSDA SHOULD=1
3049
3050                                     ;COMPARE DATA READ WITH INPUT BUFFER
3051                                     ;WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET
3052                                     ;IT WILL TYPE OUT ALL ERRORS
3053
3054 013650 042737 000040 001166 MRD6: BIC      #BITS, ONCEE ;CLEAR MAINT CLK CNT
3055 013656 012701 027566                      MOV      #INBUF, GOOD ;GET STARTING LOC OF EXPECTED DATA
3056 013662 012700 030366                      MOV      #OUTBUF, BAD  ;GET STARTING LOC OF DATA "READ" FROM DISK
3057 013666 012737 000012 001202      MOV      #12, REPT    ;SET UP ERROR COUNTER
3058 013674 012705 000201                      MOV      #201, R5     ;COMPARE 1 SECTOR
3059 013700 005305 3$:         DEC      R5           ;DONE WITH SECTOR
3060 013702 001445                      BEQ      2$           ;YES GET OUT
3061 013704 022021                      CMP      (BAD)+, (GOOD)+ ;IS DATA CORRECT?
3062 013706 001774                      BEQ      3$           ;YES
3063 013710 032777 010000 165110      BIT      #BIT12, @SWR ;TYPE ALL ERRORS?
3064 013716 001003                      BNE      1$           ;YES
3065 013720 005337 001202                      DEC      REPT         ;TYPED OUT 10 ERRORS YET?
3066 013724 001434                      BEQ      2$           ;YES GET OUT
3067 013726 024041 1$:         CMP      -(BAD), -(GOOD) ;GET ERROR
3068 013730 010003                      MOV      BAD, R3      ;SAVE CONTENTS
3069 013732 010104                      MOV      GOOD, R4     ;OF GOOD AND BAD
3070 013734 011300                      MOV      (R3), BAD    ;GET DATA AND PLACE
3071 013736 011401                      MOV      (R4), GOOD   ;IN GOOD AND BAD
3072 013740 104000                      HLT                        ;TYPE OUT ERROR
3073 013742 010300                      MOV      R3, BAD     ;PUT ADDRESS BACK
3074 013744 010401                      MOV      R4, GOOD    ;INTO GOOD AND BAD
3075 013746 010037 001214                      MOV      BAD, WORK
3076 013752 032777 020000 165046      BIT      #BIT13, @SWR ;TYPE OUT MESSAGE?
3077 013760 001014                      BNE      4$           ;NO
3078 013762 104402 013766                      TYPE     .+2         ;ASCIZ "BAD ADDRESS= "
3079 014004 013746 001214                      MOV      WORK, -(6)  ;PUT WORK ON STACK
3080 014010 104406                      TYPES
3081 014012 022021 4$:         CMP      (BAD)+, (GOOD)+ ;TYPE STACK IN OCTAL - SUPRESS
3082 014014 000731                      BR       3$
3083 014016 2$:         ;DONE

```

```

3084 :*****
3085 :TEST 56 MAINTENANCE MODE DATA WRITE CHECK TEST
3086 :*****
3087 014016 104400 TST56: SCOPE
3088
3089 ;MODULE TESTED: M7771, M7753, M7751
3090 ;A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
3091 ;WITHIN THE RSO4, A WRITE CHECK FUNCTION IS IDENTICAL TO A
3092 ;READ FUNCTION.
3093
3094 014020 104414 MRWCK: CLRDK ;CLEAR DRIVE REGISTERS
3095 014022 052737 000040 001166 BIS #BITS ONCEE ;SET TYPE CLOCK COUNT FLAG
3096 014030 042737 147716 001166 BIC #147716,ONCEE ;CLEAR ALL OTHER FLAG BITS
3097 014036 104430 MRIND ;SEND INDEX PULSE TO MR REG
3098 014040 104420 MRCK ;CHECK MR REG
3099 014042 022701 22701 ;TO EQUAL 22701
3100 014044 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
3101 ;BY SENDING 2 CLOCK PULSES
3102
3103 014046 012737 000004 001144 MOV #4,FLAG2 ;SET WC FLAG FOR CLKR1 ROUTINE
3104
3105 ;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)
3106 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
3107 ; :A WORD OF ALL 1'S
3108 ; :FLOATING 1'S PATTERN (16 WORDS)
3109 ; :A PATTERN OF 146314 (110 WORDS)
3110
3111 014054 012702 027566 MOV #INBUF,R2 ;GET LOCATION OF INBUF
3112 014060 005022 CLR (R2)+ ;CLEAR 1ST LOCATION
3113 014062 012722 177777 MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
3114 014066 005003 CLR R3 ;CLEAR WORK LOC TO GENERATE
3115 014070 000261 SEC ;A PATTERN OF FLOATING ONES
3116 014072 006103 1$: ROL R3 ;GET PATTERN
3117 014074 103402 BCS 2$ ;DONE GET OUT
3118 014076 010322 MOV R3,(R2)+ ;FILL BUFFER
3119 014100 000774 BR 1$ ;CONT
3120 014102 012703 000156 2$: MOV #110,R3 ;FILL REMAINING PORTION OF
3121 014106 012704 146314 MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
3122 014112 010422 3$: MOV R4,(R2)+ ;LOAD BUFFER
3123 014114 005303 DEC R3 ;DONE YET
3124 014116 001375 BNE 3$ ;NO
3125
3126 ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
3127
3128 014120 012777 027566 164760 MOV #INBUF,ARSA ;LOAD BUS ADDR REG
3129 014126 012777 177600 164750 MOV #177600,ARSWC ;LOAD WORD COUNT REG
3130 014134 012777 000051 164736 MOV #51,ARSCS1 ;LOAD WRITE CHECK COMMAND
3131 014142 104446 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
3132 ;TO CLEAR OUT COUNTERS AND REGISTERS
3133 ;THAT OTHERWISE COULD NOT BE CLEARED.
3134 014144 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)
3135 014146 104450 SPASS ;CLOCK MR SECTOR PULSE = 1

```





```

3185                                     ;READ SYNC"1"
3186
3187 014306 012777 000055 164610      MOV      #55,DRSMR
3188 014314 012777 000045 164602      MOV      #45,DRSMR
3189 014322 104420                                     MRCK
3190 014324 023745                                     23745
3191 014326 104000                                     HLT
3192 014330 012777 000055 164566      MOV      #55,DRSMR
3193 014336 012777 000045 164560      MOV      #45,DRSMR
3194 014344 104420                                     MRCK
3195 014346 173745                                     173745
3196 014350 104000                                     HLT
3197
3198                                     ;READ DATA
3199 014352 005037 001224      MRWCK3: CLR      WORK3
3200 014356 012705 027566      MOV      #INBUF,R5
3201 014362 162705 000002      SUB
3202 014366 012737 000025 001204      MOV      #2,R5
3203 014374 012737 002200 001202      MOV      #21,REPT1
3204                                     MOV      #1152,REPT
3205
3206 014402 104444      15:      RBIT
3207 014404 104440      CLKR1
3208 014406 104000      HLT
3209 014410 104442      CLKR2
3210 014412 104000      HLT
3211 014414 005337 001202      DEC      REPT
3212 014420 001370      BNE      15
3213 014422 032737 000400 001166 25:      BIT      #BIT8,ONCEE
3214 014430 001030      BNE      35
3215 014432 052737 000400 001166      BIS      #BIT8,ONCEE
3216 014440 013737 001204 001172      MOV      REPT1,SAVEE
3217 014446 004737 024112      JSR      PC,GENCRC
3218
3219 014452 012702 027566      MOV      #INBUF,R2
3220 014456 013737 001172 001204      MOV      SAVEE,REPT1
3221 014464 062702 000400      ADD      #400,R2
3222 014470 013712 001214      MOV      WORK,DR2
3223 014474 010205      MOV      R2,R5
3224 014476 162705 000002      SUB      #2,R5
3225 014502 012737 000011 001202      MOV      #9,REPT
3226 014510 000734      BR      15
;CLEAR CLOCK COUNT FOR DATA WD
;GET STARTING ADDRESS FOR DATA BUFFER
;SETUP COUNTER FOR 1ST SB BIT
;SETUP COUNTER TO TRANSFER
;128 WORDS-9X128=1152
;2 CLOCKS PER 2 BITS OF DATA
;GET 2 DATA BITS
;CLOCK MR
;MR REG NOT CORRECT
;CLOCK MR REG
;MR REG NOT CORRECT
;DONE WITH DATA BUFFER YET?
;NO
;DID WE ALREADY DO CRC?
;YES
;NO SET CRC FLAG
;SAVE REPT1
;GENERATE CRC WORD
;AND LEAVE IN LOC "WORK"
;RESTORE REPT1
;STORE CRC WORD TO BE READ
;AT END OF INBUF TABLE
;SETUP TO TRANSFER 1 WD
;TRANSFER CRC WD

```

3227 014512 104422  
3228 014514 104420  
3229 014516 003701  
3230 014520 104000  
3231 014522 104422  
3232 014524 104420  
3233 014526 153701  
3234 014530 104000  
3235 014532 104422  
3236 014534 104420  
3237 014536 007701  
3238 014540 104000  
3239 014542 104422  
3240 014544 104420  
3241 014546 153701  
3242 014550 104000  
3243  
3244  
3245  
3246  
3247  
3248 014552 012737  
3249 014560 104422  
3250 014562 104420  
3251 014564 003701  
3252 014566 104000  
3253 014570 104422  
3254 014572 104420  
3255 014574 153701  
3256 014576 104000  
3257 014600 005337  
3258 014604 001365  
3259  
3260  
3261  
3262  
3263 014606 104422  
3264 014610 104420  
3265 014612 007701  
3266 014614 104000  
3267  
3268  
3269  
3270  
3271 014616 104422  
3272 014620 022777  
3273 014626 001401  
3274 014630 104054  
3275 014632 005777  
3276 014636 001401  
3277 014640 104010  
3278 014642 022777  
3279 014650 001401  
3280 014652 104004

35: MRCLK :CLOCK MR REG  
MRCK :CHECK MR REG  
3701 :TO EQUAL  
HLT :3701  
MRCLK :CLOCK MR REG  
MRCK :CHECK MR  
153701 :TO EQUAL  
HLT :153701  
MRCLK :CLOCK MR REG  
MRCK :CHECK MR  
7701 :TO EQUAL  
HLT :7701  
MRCLK :CLOCK MR REG  
MRCK :CHECK MR  
153701 :TO EQUAL  
HLT :153701

:PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS  
:STEP INTO END OF SECTOR DEAD BAND  
:EBL IS NOW ASSERTED

MRWCK4: MOV #8.,REPT  
IS: MRCLK :CLOCK MR REG  
MRCK :CHECK MR REG  
3701 :TO EQUAL  
HLT :3601  
MRCLK :CLOCK MR REG  
MRCK :CHECK MR  
153701 :REG TO  
HLT :EQUAL 153601  
DEC REPT :DONE YET?  
BNE IS :NO

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
:SHOULD GET STROBE BUFFER

MRCLK :CLOCK MR REG  
MRCK :CHECK MR  
7701 :REG TO  
HLT :EQUAL 7601

:PERFORM ONE MAINTENANCE CLOCK OPERATION  
:SHOULD COMPLETE TRANSFER.

MRWCK5: MRCLK :CLOCK MR REG  
CMP #4250,RSOCS1 :ANY ERRORS?  
BEQ IS :NO  
HLT !DA!DS!WC  
IS: TST RSWC :DID WC GO TO 0  
BEQ +4 :YES  
HLT !WC :WC REG SHOULD=0  
CMP #1,RSOCS1 :DOES RSDA=1  
BEQ +4 :YES  
HLT !DA :RSDA SHOULD=1

# E07

MAINDEC-11-DZRSO-C  
DZRSO.C.P11 TST57

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 83  
MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3281  
3282  
3283  
3284 014654 104400  
3285  
3286  
3287  
3288  
3289  
3290  
3291  
3292  
3293  
3294  
3295 014656 012737 000040 001144  
3296 014664 104414  
3297 014666 052737 000040 001166  
3298 014674 042737 147716 001166  
3299 014702 104430  
3300 014704 104420  
3301 014706 022701  
3302 014710 104424  
3303  
3304 014712 032737 000020 001144  
3305 014720 001023  
3306 014722 012737 000001 001172  
3307  
3308  
3309  
3310  
3311  
3312  
3313  
3314  
3315  
3316  
3317  
3318  
3319  
3320  
3321 014730 012702 027566  
3322 014734 012703 000016  
3323 014740 005022  
3324 014742 005303  
3325 014744 001375  
3326 014746 012722 000012  
3327 014752 012722 020000  
3328 014756 012703 000200  
3329 014762 005022  
3330 014764 005303  
3331 014766 001375

\*\*\*\*\*  
:TEST 57 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)  
\*\*\*\*\*  
TST57: SCOPE

:MODULES TESTED: M7753)  
:THE RS04 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE  
:SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY  
:ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC  
:WORD. THE CORRESPONDING CRC WORD IS THEN "READ", RESULTING  
:IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY  
:SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16  
:BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

MRCRC: MOV #40,FLAG2 ;CLEAR TST FLAG  
CLDK ;CLEAR DRIVE REGISTERS  
BIS #BITS ONCEE ;TYPE CLOCK COUNT IF ERROR OCCURS  
BIC #147716,ONCEE ;CLEAR ALL OTHER FLAG BITS  
MRIND ;SEND INDEX PULSE TO MR REG  
MRCK ;CHECK MR REG  
22701 ;TO EQUAL 22701  
MRINT ;INIT MAINT MODE (CLEAR MRSP)  
;BY SENDING 2 CLOCK PULSES  
BIT #BIT4,FLAG2 ;FIRST TIME THROUGH  
BNE 3\$ ;NO  
MOV #1,SAVEE ;LOAD 1ST CRC WORD

:FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR. CREATE BUFFER  
:WITH 144 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 128 18 BITS WORDS  
:DATA BUFFER CONTAINS 14 WORDS OF ZEROS  
: A WORD OF 12  
: A WORD OF 20000  
: 128 WORDS OF ZEROS

:NOTE:  
:IN THIS TEST, ALL 18 BITS OF THE RS04 DATA  
:WORD MUST BE MANIPULATED. HENCE, A TABLE  
:CONTAINING 2304 BITS (128 X 18) IS REQUIRED  
:INSTEAD OF A TABLE CONTAINING 128 WORDS.

1\$: MOV #INBUF,R2 ;GET LOCATION OF INBUF  
MOV #14,R3 ;SETUP COUNTER  
CLR (R2)+ ;TO CLEAR THE  
DEC R3 ;FIRST 14  
BNE 1\$ ;WORDS  
MOV #12,(R2)+ ;LOAD A 12  
MOV #20000,(R2)+ ;LOAD A 20000  
2\$: MOV #128,R3 ;SETUP COUNTER  
CLR (R2)+ ;TO CLEAR THE  
DEC R3 ;REMAINING WORDS  
BNE 2\$ ;FOR THAT SECTOR

# F07

MAINDEC-11-DZRSO-C  
DZRSO.C.P11 TST57

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 25-SEP-76 09:14 PAGE 84  
MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

```

3332                ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
3333
3334 014770 012777 030366 164110 3$:  MOV    #OUTBUF,RSBA    ;LOAD BUS ADDR REG
3335 014776 012777 177600 164100    MOV    #177600,RSWC    ;LOAD WORD COUNT REG
3336 015004 012777 000071 164066    MOV    #71,RSCS1     ;LOAD READ COMMAND
3337 015012 012702 000200          MOV    #200,R2
3338 015016 012703 030366          MOV    #OUTBUF,R3
3339 015022 052737 000020 001144    BIS    #BIT4,FLAG2   ;SET 1ST TIME THROUGH FLAG
3340 015030 005023          4$:  CLR    (R3)+
3341 015032 005302          DEC    R2
3342 015034 001375          BNE   4$
3343 015036 104446          GETSP
3344
3345                ;CLOCK ROUTINE TO GET SECTOR PULSE
3346 015040 104220          HLT    !MR           ;TO CLEAR OUT COUNTERS AND REGISTERS
3347 015042 104450          SPASS          ;THAT OTHERWISE COULD NOT BE CLEARED.
3348                ;COULD NOT SET SECTOR PULSE (0)
3349                ;CLOCK MR REG SP = 1
3350                ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3351 015044 104430          MRIND
3352 015046 104420          MRCK           ;CHECK MR REG TO EQUAL
3353 015050 022601          22601        ;22601 FOR A
3354 015052 104000          HLT           ;READ COMD
3355
3356                ;STEP THRU RESYNC PERIOD
3357 015054 012737 001000 001202    MOV    #512,REPT
3358 015062 052737 000040 001166    BIS    #BITS,ONCEE  ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
3359 015070 104422          MRCRC1: MRCLK     ;CLOCK MR REG
3360 015072 104420          MRCK           ;CHECK FOR
3361 015074 072601          72601        ;CORRECT DATA
3362 015076 104000          HLT           ;MR=BAD GOOD=CORRECT DATA
3363 015100 104422          MRCLK     ;CLOCK MR REG
3364 015102 104420          MRCK           ;CHECK FOR
3365 015104 022601          22601        ;CORRECT DATA
3366 015106 104000          HLT           ;ERROR WHILE CLOCKING THROUGH RESYNC
3367 015110 005337 001202    DEC    REPT       ;FINISH LOOPING
3368 015114 001365          BNE   MRCRC1    ;THROUGH RESYNC PERIOD
3369
3370                ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3371                ;SP=0 EQUALS SECTOR PULSE
3372 015116 104422          MRCLK     ;CLOCK MR REG
3373 015120 104420          MRCK           ;MR SHOULD
3374 015122 072201          72201        ;EQUAL 72201
3375 015124 104000          HLT           ;MR=BAD GOOD=CORRECT ANS
3376 015126 104422          MRCLK     ;CLOCK MR REG
3377 015130 104420          MRCK           ;CHECK MR
3378 015132 022201          22201        ;TO EQUAL 22201
3379 015134 104000          HLT           ;MR=BAD GOOD=CORRECT ANS

```

```

3380 ;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--
3381
3382 015136 012737 000107 001202 MRCRC2: MOV #71.,REPT
3383 015144 104422 ;CLOCK MR REG
3384 015146 104420 ;CHECK MR REG
3385 015150 073601 ;TO EQUAL 73601
3386 015152 104000 ;MR=BAD GOOD=CORRECT ANS
3387 015154 104422 ;CLOCK MR REG
3388 015156 104420 ;CHECK MR REG
3389 015160 023601 ;TO EQUAL 23601
3390 015162 104000 ;MR=BAD GOOD=CORRECT ANS
3391 015164 005337 001202 DEC REPT
3392 015170 001365 BNE MRCRC2
3393 015172 104422 ;CLOCK MR REG
3394 015174 104420 ;CHECK MR REG
3395 015176 073601 ;TO EQUAL 73601
3396 015200 104000 ;MR=BAD GOOD=CORRECT ANS
3397
3398 ;READ SYNC"1"
3399
3400 015202 012777 000055 163714 MOV #55,DRSMR
3401 015210 012777 000045 163706 MOV #45,DRSMR
3402 015216 104420 ;CHECK MR REG
3403 015220 023645 ;FOR CORRECT
3404 015222 104000 ;ANS IS IN GOOD
3405 015224 012777 000055 163672 MOV #55,DRSMR
3406 015232 012777 000045 163664 MOV #45,DRSMR
3407 015240 104420 ;CHECK MR REG
3408 015242 173645 ;FOR CORRECT
3409 015244 104000 ;ANS IS IN GOOD
3410
3411 ;READ DATA
3412 015246 005C37 001224 MRCRC3: CLR WORK3 ;CLEAR CLOCK COUNT FOR DATA WD
3413 015252 012705 027566 MOV #INBUF,RS ;GET STARTING ADDRESS FOR DATA BUFFER
3414 015256 162705 000002 SUB #2,RS
3415 015262 012737 000025 001204 MOV #21.,REPT1 ;SETUP COUNTER FOR 1ST SB BIT
3416 015270 012737 002200 001202 MOV #1152.,REPT ;SETUP COUNTER TO TRANSFER
3417 ;128 WORDS-9X128=1152
3418 ;2 CLOCKS PER 2 BITS OF DATA
3419 015276 104444 15: RBIT ;GET 2 DATA BITS
3420 015300 104440 CLKR1 ;CLOCK MR
3421 015302 104000 HLT ;MR REG NOT CORRECT
3422 015304 104442 CLKR2 ;CLOCK MR REG
3423 015306 104000 HLT ;MR REG NOT CORRECT
3424 015310 005337 001202 DEC REPT ;DONE WITH DATA BUFFER YET?
3425 015314 001370 BNE 15 ;NO

```

# H07

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

TST57

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC  
MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

MACY11 27(732) 25-SEP-76 09:14 PAGE 86

3426	015316	032737	000400	001166	25:	BIT	#BIT8,ONCEE	:DID WE ALREADY DO CRC?
3427	015324	001020				BNE	35	:YES
3428	015326	052737	000400	001166		BIS	#BIT8,ONCEE	:NO SET CRC FLAG
3429	015334	012702	027566			MOV	#INBUF,R2	:MOVE CRC
3430	015340	062702	000440			ADD	#440,R2	:WORD TO END OF
3431	015344	013712	001172		45:	MOV	SAVEE,2R2	:INBUF TABLE
3432	015350	010205			55:	MOV	R2,R5	:GET CRC WORD
3433	015352	162705	000002			SUB	#2,R5	
3434	015356	012737	000011	001202		MOV	#9.,REPT	:SETUP TO TRANSFER 1 WD
3435	015364	000744				BR	15	:TRANSFER CRC WD
3436	015366	104422			35:	MRCLK		:CLOCK MR REG
3437	015370	104420				MRCK		:CHECK MR REG
3438	015372	003601				3601		:TO EQUAL
3439	015374	104000				HLT		:3601
3440	015376	104422				MRCLK		:CLOCK MR REG
3441	015400	104420				MRCK		:CHECK MR
3442	015402	153601				153601		:TO EQUAL
3443	015404	104000				HLT		:153601
3444	015406	104422				MRCLK		:CLOCK MR REG
3445	015410	104420				MRCK		:CHECK MR
3446	015412	007601				7601		:TO EQUAL
3447	015414	104000				HLT		:7601
3448	015416	104422				MRCLK		:CLOCK MR REG
3449	015420	104420				MRCK		:CHECK MR
3450	015422	153601				153601		:TO EQUAL
3451	015424	104000				HLT		:153601

```

3452                                     ;PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS
3453                                     ;STEP INTO END OF SECTOR DEAD BAND
3454                                     ;EBL IS NOW ASSERTED
3455
3456 015426 012737 000010 001202 MRCRC4: MOV      #8.,REPT
3457
3458 015434 104422          1$:  MRCLK          ;CLOCK MR REG
3459 015436 104420          MRCK           ;CHECK MR REG
3460 015440 003601          3601          ;TO EQUAL
3461 015442 104000          HLT           ;3601
3462 015444 104422          MRCLK          ;CLOCK MR REG
3463 015446 104420          MRCK           ;CHECK MR
3464 015450 153601          153601        ;REG TO
3465 015452 104000          HLT           ;EQUAL 153601
3466 015454 005337 001202  DEC      REPT    ;DONE YET?
3467 015460 001365          BNE      1$      ;NO
3468
3469                                     ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3470                                     ;SHOULD GET STROBE BUFFER
3471
3472 015462 104422          MRCLK          ;CLOCK MR REG
3473 015464 104420          MRCK           ;CHECK MR
3474 015466 007601          7601          ;REG TO
3475 015470 104000          HLT           ;EQUAL 7601
3476
3477                                     ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3478                                     ;SHOULD COMPLETE TRANSFER.
3479
3480 015472 104422          MRCRC5: MRCLK        ;CLOCK MR REG
3481 015474 022777 004270 163376  CMP      #4270, @RSCS1 ;ANY ERRORS?
3482 015502 001401          BEQ      1$          ;NO
3483 015504 104054          HLT           ;DA!DS!WC
3484 015506 005777 163372  1$:  TST      @R5WC    ;DID WC GO TO 0
3485 015512 001401          BEQ      +4          ;YES
3486 015514 104010          HLT           ;WC REG SHOULD=0
3487 015516 006137 001172  ROL      SAVEE     ;GET NEXT CRC WORD
3488 015522 103404          BCS      2$          ;DONE - BRANCH
3489 015524 004737 026270  JSR      PC,MDATA   ;SHIFT DATA PATTERN
3490 015530 000137 014664          JMP      MRCRC     ;RESTART TEST WITH NEW DATA PATTERN
3491 015534          2$:

```

```

3492
3493
3494
3495 015534 104400
3496
3497
3498
3499
3500
3501
3502 015536 012737 000040 001144
3503 015544 104414
3504 015546 052737 000040 001166
3505 015554 042737 147716 001166
3506 015562 104430
3507 015564 104420
3508 015566 022701
3509 015570 104424
3510
3511 015572 032737 000020 001144
3512 015600 001023
3513 015602 012737 000001 001172
3514
3515
3516
3517
3518
3519
3520 015610 012702 027566
3521 015614 012703 000017
3522 015620 005022
3523 015622 005303
3524 015624 001375
3525 015626 012722 000001
3526 015632 012722 042000
3527 015636 012703 000177
3528 015642 005022
3529 015644 005303
3530 015646 001375
3531
3532 015650 012777 030366 163230
3533 015656 012777 177600 163220
3534 015664 012777 000071 163206
3535 015672 012702 000200
3536 015676 012703 030366
3537 015702 052737 000020 001144
3538 015710 005023
3539 015712 005302
3540 015714 001375
3541 015716 104446
3542
3543
3544 015720 104220
3545 015722 104450

```

```

*****
:TEST 60 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
*****
TST60: SCOPE
:MODULE TESTED M7753
:THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
:PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
:CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
:THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
:TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.
MRDCK: MOV #40,FLAG2 ;CLEAR TST FLAG
: CLEAR DRIVE REGISTERS
CLDRK ;TYPE CLOCK COUNT IF ERROR OCCURS
BIS #BITS ONCEE ;CLEAR ALL OTHER FLAG BITS
BIC #147716,ONCEE ;SEND INDEX PULSE TO MR REG
MRIND ;CHECK MR REG
MRCK ;TO EQUAL 22701
22701 ;INIT MAINT MODE (CLEAR MRSP)
MRINT ;BY SENDING 2 CLOCK PULSES
BIT #BIT4,FLAG2 ;FIRST TIME THROUGH
BNE 3$ ;NO
MOV #1,SAVEE ;LOAD 1ST CRC WORD
: FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR) CREATE BUFFER
: WITH 144 WORDS OF 16 BITS WHICH = THE NO. OF BITS IN 128 18 BIT WORDS
: DATA BUFFER CONTAINS 15 WORDS OF ZEROS
: A WORD OF 1
: A WORD OF 42000
: 127 WORDS OF ZEROS
MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
MOV #15,R3 ;SETUP COUNTER
1$: CLR (R2)+ ;TO CLEAR THE
DEC R3 ;FIRST 15
BNE 1$ ;WORDS
MOV #1,(R2)+ ;LOAD A 1
MOV #42000,(R2)+ ;LOAD A 42000
MOV #127,R3 ;SETUP COUNTER
2$: CLR (R2)+ ;TO CLEAR THE
DEC R3 ;REMAINING WORDS
BNE 2$ ;FOR THAT SECTOR
: SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
3$: MOV #OUTBUF,ARSBA ;LOAD BUS ADDR REG
MOV #177600,ARSMC ;LOAD WORD COUNT REG
MOV #71,ARSCS1 ;LOAD READ COMMAND
MOV #200,R2
MOV #OUTBUF,R3
BIS #BIT4,FLAG2 ;SET 1ST TIME THROUGH FLAG
4$: CLR (R3)+
DEC R2
BNE 4$
GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
: TO CLEAR OUT COUNTERS AND REGISTERS
: THAT OTHERWISE COULD NOT BE CLEARED.
: COULD NOT SET SECTOR PULSE (0)
HLT !MR ;CLOCK MR REG SP = 1
SPASS

```





;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

3577									
3578									
3579	016016	012737	000107	001202	MRDCK2:	MOV #71.,REPT			
3580	016024	104422			MRCLK		:CLOCK MR REG		
3581	016026	104420			MRCK		:CHECK MR REG		
3582	016030	073601			73601		:TO EQUAL 73601		
3583	016032	104000			HLT		:MR=BAD GOOD=CORRECT ANS		
3584	016034	104422			MRCLK		:CLOCK MR REG		
3585	016036	104420			MRCK		:CHECK MR REG		
3586	016040	023601			23601		:TO EQUAL 23601		
3587	016042	104000			HLT		:MR=BAD GOOD=CORRECT ANS		
3588	016044	005337	001202		DEC	REPT	:DONE YET		
3589	016050	001365			BNE	MRDCK2	:NO LOOP		
3590	016052	104422			MRCLK		:CLOCK MR REG		
3591	016054	104420			MRCK		:CHECK MR REG		
3592	016056	073601			73601		:TO EQUAL 73601		
3593	016060	104000			HLT		:MR=BAD GOOD=CORRECT ANS		

;READ SYNC"1"

3594									
3595									
3596									
3597	016062	012777	000055	163034	MOV	#55,RSMR			
3598	016070	012777	000045	163026	MOV	#45,RSMR			
3599	016076	104420			MRCK		:CHECK MR REG		
3600	016100	023645			23645		:TO EQUAL		
3601	016102	104000			HLT		:CORRECT ANS IN GOOD		
3602	016104	012777	000055	163012	MOV	#55,RSMR			
3603	016112	012777	000045	163004	MOV	#45,RSMR			
3604	016120	104420			MRCK				
3605	016122	173645			173645				
3606	016124	104000			HLT				

;READ DATA

3607									
3608									
3609	016126	005037	001224		MRDCK3:	CLR WORK3	:CLEAR CLOCK COUNT FOR DATA WD		
3610	016132	012705	027566		MOV	#INBUF,R5	:GET STARTING ADDRESS FOR DATA BUFFER		
3611	016136	162705	000002		SUB	#2,R5			
3612	016142	012737	000025	001204	MOV	#21.,REPT1	:SETUP COUNTER FOR 1ST SB BIT		
3613	016150	012737	002200	001202	MOV	#1152.,REPT	:SETUP COUNTER TO TRANSFER		
3614							:128 WORDS-9X128=1152		
3615							:2 CLOCKS PER 2 BITS OF DATA		
3616	016156	104444			15:	RBIT	:GET 2 DATA BITS		
3617	016160	104440			CLKR1		:CLOCK MR		
3618	016162	104000			HLT		:MR REG NOT CORRECT		
3619	016164	104442			CLKR2		:CLOCK MR REG		
3620	016166	104000			HLT		:MR REG NOT CORRECT		
3621	016170	005337	001202		DEC	REPT	:DONE WITH DATA BUFFER YET?		
3622	016174	001370			BNE	15	:NO		

3623	016176	032737	000400	001166	2\$:	BIT	#BIT8,ONCEE	:DID WE ALREADY DO CRC?
3624	016204	001020				BNE	3\$	:YES
3625	016206	052737	000400	001166		BIS	#BIT8,ONCEE	:NO SET CRC FLAG
3626	016214	012702	027566			MOV	#INBUF,R2	:MOVE CRC
3627	016220	062702	000440			ADD	#440,R2	:WORD TO END OF
3628	016224	012712	000000		4\$:	MOV	#0,R2	:INBUF TABLE
3629	016230	010205			5\$:	MOV	R2,R5	:GET CRC WORD
3630	016232	162705	000002			SUB	#2,R5	
3631	016236	012737	000011	001202		MOV	#9.,REPT	:SETUP TO TRANSFER 1 WD
3632	016244	000744				BR	1\$	:TRANSFER CRC WD
3633	016246	104422			3\$:	MRCLK		:CLOCK MR REG
3634	016250	104420				MRCK		:CHECK MR REG
3635	016252	003601				3601		:TO EQUAL
3636	016254	104000				HLT		:3601
3637	016256	104422				MRCLK		:CLOCK MR REG
3638	016260	104420				MRCK		:CHECK MR
3639	016262	153601				153601		:TO EQUAL
3640	016264	104000				HLT		:153601
3641	016266	104422				MRCLK		:CLOCK MR REG
3642	016270	104420				MRCK		:CHECK MR
3643	016272	007601				7601		:TO EQUAL
3644	016274	104000				HLT		:7601
3645	016276	104422				MRCLK		:CLOCK MR REG
3646	016300	104420				MRCK		:CHECK MR
3647	016302	153601				153601		:TO EQUAL
3648	016304	104000				HLT		:153601

```

3649 ;PERFORM 8 DOUBLE MAINTENANCE CLOCK OPERATIONS
3650 ;STEP INTO END OF SECTOR DEAD BAND
3651 ;EBL IS NOW ASSERTED
3652
3653 016306 012737 000010 001202 MRDCK4: MOV #8.,REPT
3654
3655 016314 104422 1$: MRCLK ;CLOCK MR REG
3656 016316 104420 MRCK ;CHECK MR REG
3657 016320 003601 3601 ;TO EQUAL
3658 016322 104000 HLT ;3601
3659 016324 104422 MRCLK ;CLOCK MR REG
3660 016326 104420 MRCK ;CHECK MR
3661 016330 153601 153601 ;REG TO
3662 016332 104000 HLT ;EQUAL 153601
3663 016334 005337 001202 DEC REPT ;DONE YET?
3664 016340 001365 BNE 1$ ;NO
3665
3666 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3667 ;SHOULD GET STROBE BUFFER
3668
3669 016342 104422 MRCLK ;CLOCK MR REG
3670 016344 104420 MRCK ;CHECK MR
3671 016346 007601 7601 ;REG TO
3672 016350 104000 HLT ;EQUAL 7601
3673
3674 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3675 ;SHOULD COMPLETE TRANSFER.
3676
3677 016352 104422 MRDCK5: MRCLK ;CLOCK MR REG
3678 016354 022777 144270 162516 CMP #144270, @RSCS1 ;IS RSCS1 CORRECT?
3679 016362 001401 1$ BEQ 1$ ;YES
3680 016364 104054 HLT !DA!DS!WC
3681 016366 005777 162512 1$: TST @RSWC ;DID WC GO TO 0
3682 016372 001401 BEQ .+4 ;YES
3683 016374 104010 HLT !WC ;WC REG SHOULD=0
3684 016376 022777 100000 162510 CMP #100000, @RSER ;DID DCK SET?
3685 016404 001417 BEQ 3$ ;YES
3686 016406 104050 HLT !DS!WC
3687 016410 104402 016414 TYPE .+2 ;.ASCIZ <15><12>"DCK DID NOT SET "
3688 016440 004737 022654 JSR PC,CRCTYP ;GET IC THAT FAILED AND TYPE IT
3689 016444 000241 3$: CLC
3690 016446 006137 001172 ROL SAVEE ;GET NEXT CRC WORD
3691 016452 103404 BCS 2$ ;DONE - BRANCH
3692 016454 004737 026270 JSR PC,MDATA ;SHIFT DATA PATTERN
3693 016460 000137 015544 JMP MRDCK ;RESTART TEST WITH NEW DATA PATTERN
3694 016464 2$: ;DONE

```

3695  
3696  
3697  
3698  
3699  
3700  
3701  
3702  
3703  
3704  
3705  
3706  
3707  
3708  
3709  
3710  
3711  
3712  
3713  
3714  
3715  
3716  
3717  
3718  
3719  
3720  
3721  
3722  
3723  
3724  
3725  
3726  
3727  
3728  
3729  
3730  
3731  
3732  
3733  
3734  
3735  
3736  
3737  
3738  
3739

016464 104400

016466 104414  
016470 104430  
016472 104420  
016474 022701  
016476 104424  
016500 012777 177777 162406  
016506 013777 001162 162402  
016514 012777 030366 162364  
016522 012777 177777 162354  
016530 012777 000071 162342  
016536 032777 000001 162334  
016544 001401  
016546 104140  
016550 012737 177777 001214 1S:  
016556 005337 001214 5S:  
016562 000240  
016564 000240  
016566 001373  
016570 017700 162306  
016574 012701 001100  
016600 053701 001160  
016604 020001  
016606 001401  
016610 104000  
016612 022777 144270 162260 2S:  
016620 001401  
016622 104042

```
*****
:TEST 61          IGNORE FUNCTION TEST
*****
TST61: SCOPE

:MODULE TESTED: M7759, M7770
:PUT THE DISK MAINTENANCE MODE AND SET ERROR CONDITIONS IN
:THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ
:TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED
:TRANSFER ERROR (MXF) SHOULD SET IN RSCS2 WHICH IS TURN SHOULD
:CAUSE "TRE" AND "SC" TO SET IN RSCS1.

MRIFT:  CLDK          :CLEAR ALL REGISTERS
        MRIND        :SEND INDEX PULSE TO MR REG
        MRCK         :CHECK MR REG
        22701        :TO EQUAL 22701
        MRINT        :INIT MAINT MODE (CLEAR MRSP)
        MOV          # -1,RSER   :SET ERRORS
        MOV          UNITSV,RSAS :CLEAR ATA BIT IN RSAS
        MOV          #OUTBUF,RSBA :AND ERROR BITS IN RSCS1
        MOV          # -1,RSAC   :LOAD RSBA
        MOV          #71,RSACS1  :LOAD RSMC
        BIT          #BIT0,RSACS1 :LOAD READ FUNCTION
        BEQ          IS         :IS "GO" BIT ZERO?
        HLT          !DS!AS     :YES
        MOV          #177777,WORK : "GO" BIT IN RSCS1 SHOULD NOT
        DEC          WORK       :LOAD IF ERRORS ARE PRESENT IN THE DRIVE
        NOP          :SETUP TIMEOUT FOR MXF ERROR
        NOP
        BNE          5S
        MOV          #RSCS2,BAD  :CHECK RSCS2 FOR MXF
        MOV          #1100,GOOD  :GET CORRECT ANS
        BIS          UNUM,GOOD   :FOR RSCS2
        CMP          BAD,GOOD    :IS RSCS2 CORRECT
        BEQ          2S         :YES
        HLT          :BAD=RSCS2 GOOD=CORRECT ANS
        :MXF SHOULD BE SET IN RSCS2
        :FOR A READ WAS ISSUED
        :WITH ERROR BITS SET IN RSER.
        CMP          #144270,RSACS1 :IS RSCS1 CORRECT?
        BEQ          3S         :YES
        HLT          !DS!ER     :SC AND TRE SHOULD BE SET FOR
        :MXF SHOULD BE SET IN RSCS2
```



```

3764 ;*****
3765 ;TEST 62 INVALID ADDRESS ERROR (IAE) TEST
3766 ;*****
3767 016704 104400 TST62: SCOPE
3768
3769 ;MODULE TESTED M7754, M7770
3770 ;FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
3771 ;ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
3772 ;THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
3773 ;RSCS1 WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
3774 ;DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE
3775 ;CONTROL REGISTER (RSCS1).
3776 016706 042737 000040 001166 BIC #BIT5,ONCEE ;CLEAR CLK CNT FLAG
3777 016714 012702 004000 MOV #4000,R2 ;LOAD R2 WITH INVALID ADDR
3778 016720 012737 016726 001010 MOV #45,LAD ;LOOP TO HERE ON ERROR
3779 016726 104416 4S: MROMD ;PUT DRIVE IN MAINT MODE
3780 016730 104420 MRCK ;CHECK MAINT REG
3781 016732 022701 22701 MRINT
3782 016734 104424 ;INIT MAINT MODE (CLEAR MRSP)
3783 016736 032737 000004 001166 BIT #BIT2,ONCEE ;LOOPING ON ERRORS)
3784 016744 001002 BNE IS ;YES
3785 016746 006102 ROL R2 ;GET INVALID ADDRESS
3786 016750 103454 BCS IADONE ;DONE FLOATING A ONE YET?
3787 016752 010277 162132 1S: MOV R2,RSDA ;LOAD RSDA WITH INVALID ADDRESS
3788 016756 012777 000071 162114 MOV #71,RSCS1 ;DO A READ TO INVALID ADDR
3789 016764 022777 002000 162122 CMP #2000,RSER ;IS RSER CORRECT?
3790 016772 001404 BEQ 2S ;YES
3791 016774 052737 000004 001166 BIS #BIT2,ONCEE ;SET ERROR BIT
3792 017002 104044 HLT !DS!DA ;RSER SHOULD=2000 FOR
3793 ;A READ COMMAND WAS GIVEN
3794 ;TO AN ILLEGAL ADDRESS
3795 017004 042737 000004 001166 2S: BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
3796 017012 022777 150600 162072 CMP #150600,RSDS ;DID IAE SET?
3797 017020 001404 BEQ 3S ;YES
3798 017022 052737 000004 001166 BIS #BIT2,ONCEE ;SET ERROR BIT
3799 017030 104044 HLT !DS!DA ;RSDS SHOULD=150600 FOR
3800 ;IAE SHOULD BE SET IN RSER
3801 017032 042737 000004 001166 3S: BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
3802 017040 022777 144270 162032 CMP #144270,RSCS1 ;DIS SC + TRE SET?
3803 017046 001404 BEQ 5S ;YES
3804 017050 052737 000004 001166 BIS #BIT2,ONCEE ;SET ERROR BIT
3805 017056 104044 HLT !DA!DS ;SC + TRE SHOULD BE SET IN RSCS1
3806 ;FOR IAE SHOULD BE SET IN RSER
3807 017060 042737 000004 001166 5S: BIC #BIT2,ONCEE ;CLEAR ERROR BIT
3808 017066 104414 CLROK ;CLEAR ALL ERRORS
3809 017070 005777 162020 TST RSER ;DID IAE CLEAR?
3810 017074 001401 BEQ +4 ;YES
3811 017076 104040 HLT !DS ;IAE DID NOT CLEAR
3812 017100 000712 BR 4S ;CONTINUE
3813 017102 IADONE: ;DONE

```

```

3814 ;*****
3815 ;TEST 63 OPERATION INCOMPLETE ERROR TEST
3816 ;*****
3817 017102 104400 TST63: SCOPE
3818
3819 ;MODULE TESTED M7770
3820 ;PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND
3821 ;THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE
3822 ;ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD
3823 ;CAUSE OPERATION IN COMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR
3824 ;REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS)
3825
3826 017104 104414 MROPI: CLDK ;CLEAR ALL DRIVE REGISTERS
3827 017106 013777 030366 161772 MOV @#OUTBUF, @RSBA ;SETUP RSBA
3828 017114 012777 177777 161762 MOV #-1, @RSC ;SETUP RSC
3829
3830 017122 104430 MRIND ;SEND INDEX PULSE TO MR REG
3831 017124 104420 MRCK ;CHECK MAINT REG
3832 017126 022701 22701 ;TO EQUAL 22701
3833 017130 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
3834
3835 017132 012777 000071 161740 MOV #71, @RSCS1 ;LOAD A READ COMMAND
3836
3837 017140 104430 MRIND ;ISSUE THREE INDEX
3838 017142 104430 MRIND ;PULSES TO
3839 017144 104430 MRIND ;CAUSE OPI
3840
3841 ;NOW CHECK FOR CORRECT ERRORS IN RSER AND RSDS
3842 017146 017700 161742 MOV @RSER, BAD ;GET RSER
3843 017152 012701 020000 MOV #20000, GOOD ;GET CORRECT ANS
3844 017156 020100 CMP GOOD, BAD ;DID OPI SET IN RSER?
3845 017160 001434 BEQ IS ;YES
3846 017162 104402 017166 TYPE ,.+2 ;ASCIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
3847 017250 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
3848
3849 017252 022777 150600 161632 1$: CMP #150600, @RSDS ;DID CORRECT ERRORS SET?
3850 017260 001401 BEQ 2$ ;YES
3851 017262 104040 HLT !DS ;RSDS SHOULD=150600 BECAUSE
3852 ;OF OPI ERROR IN RSER
3853 017264 022777 144270 161606 2$: CMP #144270, @RSCS1 ;DID SC AND TRE SET IN RSCS1?
3854 017272 001401 BEQ MROPIA ;YES
3855 017274 104050 HLT !DS!WC ;SC AND TRE SHOULD SET IN RSCS1
3856 ;BECAUSE OF ERROR IN RSER
3857 017276 104414 MROPIA: CLDK ;CLEAR ALL ERRORS
3858 017300 005777 161610 TST @RSER ;DID OPI CLEAR IN RSER
3859 017304 001437 BEQ IS ;YES
3860 017306 104402 017312 TYPE ,.+2 ;ASCIZ <15><12>"OPI IN RSER DID NOT CLEAR BY SETTING CL
3861 017402 104040 HLT !DS ;RSER SHOULD=0
3862 017404 022777 010600 161500 1$: CMP #10600, @RSDS ;DID ERROR BITS CLEAR IN RSDS
3863 ;BY SETTING CLR BIT IN RSCS2
3864 017412 001401 BEQ ,+4 ;YES
3865 017414 104040 HLT !DS ;RSDS SHOULD=10600

```



3866  
3867  
3868  
3869  
3870  
3871  
3872  
3873  
3874  
3875  
3876  
3877  
3878  
3879  
3880  
3881  
3882  
3883  
3884  
3885  
3886  
3887  
3888  
3889  
3890  
3891  
3892  
3893  
3894  
3895  
3896  
3897  
3898  
3899  
3900  
3901  
3902  
3903  
3904  
3905  
3906  
3907

017416 104400

017420 104414  
017422 042737 000040 001166  
017430 104430  
017432 104420  
017434 022701  
017436 104424  
017440 052777 000020 161434  
017446 012777 000077 161434  
  
017454 022777 000010 161432  
017462 001401  
017464 104040  
  
017466 022777 104200 161404  
017474 001401  
017476 104044  
  
017500 022777 000077 161402  
017506 001401  
017510 104004  
  
017512 104414  
017514 022777 004200 161356  
017522 001401  
017524 104044  
  
017526 005777 161362  
017532 001401  
017534 104044

```
*****
:TEST 64 PARITY ERROR TEST
*****
↑TST64: SCOPE

:MODULES TESTED: M7754, M7770
:SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN
:THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS
:AND 'SC' TO SET IN RSCS1.

MRPAR: CLDK          ;CLEAR ALL REGISTERS
        BIC          #BITS,ONCEE ;CLEAR CLK CNT FLAG
        MRIND        ;SEND INDEX PULSE TO MR REG
        MRCK         ;CHECK MAINT TO
        22701        ;EQUAL 22701
        MRINT        ;INIT MAINT MODE (CLEAR MRSP)
        BIS          #BIT4,RSCS2 ;SET THE "PAT" BIT.
        MOV          #77,RSDA    ;BY WRITING INTO THIS REGISTER,
                                ;PAR SHOULD SET IN RSER
                                ;DID PAR SET?
                                ;YES
                                ;"PAR" IN RSER SHOULD BE SET FOR
                                ;THE "PAT" BIT WAS SET IN RSCS2
                                ;WHEN PROGRAM TRIED TO WRITE INTO RSDA
                                ;DID PAR CAUSE SC TO SET?
                                ;YES
                                ;SC SHOULD BE SET IN RSCS1 FOR
                                ;PAR SHOULD BE SET IN RSER
                                ;DID RSDA GET LOADED?
                                ;YES
                                ;RSDA SHOULD=77 FOR PAT
                                ;BIT WAS SET WHEN PROGRAM
                                ;TRIED TO WRITE INTO RSDA
                                ;CLEAR ALL ERRORS
                                ;DID ERRORS CLEAR?
                                ;YES
                                ;SC DID NOT CLEAR BY USING
                                ;THE "CLR" BIT IN RSCS2
                                ;DID PAR CLEAR?
                                ;YES
                                ;PAR DID NOT CLEAR BY USING
                                ;THE CLR BIT IN RSCS2

        CLDK          ;CLEAR ALL REGISTERS
        CMP          #4200,RSCS1 ;DID ERRORS CLEAR?
        BEQ          +4          ;YES
        HLT          !DS!DA     ;SC DID NOT CLEAR BY USING
                                ;THE "CLR" BIT IN RSCS2
                                ;DID PAR CLEAR?
                                ;YES
                                ;PAR DID NOT CLEAR BY USING
                                ;THE CLR BIT IN RSCS2

        TST          #RSER
        BEQ          +4
        HLT          !DS!DA
```

```

3908
3909
3910
3911 017536 104400
3912
3913
3914
3915
3916
3917
3918
3919
3920 017540 012737 000002 001144
3921 017546 104414
3922 017550 012737 000200 177776
3923 017556 012706 000500
3924 017562 052737 000040 001166
3925 017570 042737 000600 001166
3926 017576 104430
3927 017600 104420
3928 017602 022701
3929 017604 104424
3930
3931
3932
3933
3934
3935
3936 017606 012702 027566
3937 017612 005022
3938 017614 012722 177777
3939 017620 005003
3940 017622 000261
3941 017624 006103
3942 017626 103402
3943 017630 010322
3944 017632 000774
3945 017634 012703 000156
3946 017640 012704 146314
3947 017644 010422
3948 017646 005303
3949 017650 001375
3950
3951
3952 017652 012777 020460 161250
3953 017660 012777 000340 161244
3954 017666 012777 027566 161212
3955 017674 012777 177400 161202
3956 017702 012777 000161 161170
3957 017710 104446
3958
3959
3960 017712 104220
3961 017714 104450

```

```

;*****
;TEST 65 MAINTENANCE MODE INTERRUPT TEST
;*****
TST65: SCOPE

```

```

;MODULE TESTED M7771
;IN THIS TEST THE INTERRUPT ENABLE BIT IS SET (I.E.).
;A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR"
;ERROR IS CREATED WHILE THE FIRST SECTOR IS BEING WRITTEN
;THIS SHOULD CAUSE THE DRIVE TO INTERRUPT AFTER THE FIRST
;SECTOR IS WRITTEN AND THE TRANSFER TO TERMINATE.

```

```

MREX: MOV #2,FLAG2 ;CLEAR DRIVE REGISTERS
      CLRDK ;SETUP FOR INTERRUPT
      MOV #200,SP
      MOV #500,SP
      BIS #BITS,ONCEE ;SET TYPE CLOCK COUNT FLAG
      BIC #600,ONCEE ;CLEAR FLAG BITS
      MRIND ;SEND INDEX PULSE TO MR REG
      MRCK ;CHECK MR REG
      22701 ;TO EQUAL 22701
      MRINT ;INIT MAINT MODE (CLEAR MRSP)
           ;BY SENDING 2 CLOCK PULSES

```

```

;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (1 SECTOR)
;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S - ALL 1'S
;                        FLOATING 1'S PATTERN (16 WORDS)
;                        A PATTERN OF 146314 (110 WORDS)
;

```

```

      MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
      CLR (R2)+ ;CLEAR 1ST LOCATION
      MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
      CLR R3 ;CLEAR WORK LOC TO GENERATE
      SEC ;A PATTERN OF FLOATING ONES
1$: ROL R3 ;GET PATTERN
   BCS 2$ ;DONE GET OUT
   MOV R3,(R2)+ ;FILL BUFFER
   BR 1$ ;CONT
2$: MOV #110,R3 ;FILL REMAINING PORTION OF
   MOV #146314,R4 ;BUFFER WITH A PATTERN OF 146314
3$: MOV R4,(R2)+ ;LOAD BUFFER
   DEC R3 ;DONE YET?
   BNE 3$ ;NO

```

```

;SETUP CONTROLLER TO TRANSFER 256 WORDS OF DATA (2 SECTORS)

```

```

      MOV #INTMR,RSVEC ;SETUP INTERRUPT VECTOR
      MOV #340,RSVCPS
      MOV #INBUF,RSBA ;LOAD BUS ADDR REG
      MOV #177400,RSWC ;LOAD WORD COUNT REG
      MOV #161,RSCSI ;LOAD WRITE COMMAND I/E
      GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
           ;TO CLEAR OUT COUNTERS AND REGISTERS
           ;THAT OTHERWISE COULD NOT BE CLEARED.
           ;COULD NOT SET SECTOR PULSE (0)
           ;CLOCK MR REG SP = 1
      HLT !MR
      SPASS

```

```

3962                ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3963 017716 104430    MRIND
3964 017720 104420    MRCK                ;CHECK MR REG TO EQUAL
3965 017722 020501    20501                ;20501 FOR A
3966 017724 104000    HLT                ;WRITE COMD
3967
3968                ;STEP THRU RESYNC PERIOD
3969
3970 017726 012737 001000 001202    MOV      #512.,REPT
3971 017734 052737 000040 001166    BIS      #BITS,ONCEE                ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
3972 017742 104422    MREX1: MRCLK                ;CLOCK MR REG
3973 017744 104420    MRCK                ;CHECK FOR
3974 017746 070501    70501                ;CORRECT DATA
3975 017750 104000    HLT                ;MR = BAD GOOD = CORRECT DATA
3976 017752 104422    MRCLK                ;CLOCK MR REG
3977 017754 104420    MRCK                ;CHECK FOR
3978 017756 020501    20501                ;CORRECT DATA
3979 017760 104000    HLT                ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
3980 017762 005337 001202    DEC      REPT                ;FINISH LOOPING
3981 017766 001365    BNE      MREX1                ;THROUGH RESYNC PERIOD
3982
3983                ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3984                ;SP=0 EQUALS SECTOR PULSE
3985 017770 104422    MRCLK                ;CLOCK MR REG
3986 017772 104420    MRCK                ;MR SHOULD
3987 017774 070101    70101                ;EQUAL 70101
3988 017776 104000    HLT                ;MR=BAD GOOD=CORRECT ANS
3989 020000 104422    MRCLK                ;CLOCK MR REG
3990 020002 104420    MRCK                ;CHECK MR
3991 020004 020101    20101                ;TO EQUAL 20101
3992 020006 104000    HLT                ;MR=BAD GOOD=CORRECT ANS
3993
3994                ;PERFORM 63 DOUBLE MAINT CLOCK OPERATIONS--WRITING PREAMBLE
3995
3996 020010 012737 000077 001202    MOV      #63.,REPT
3997 020016 104422    MREX2: MRCLK                ;CLOCK MR REG
3998 020020 104420    MRCK                ;CHECK MR REG
3999 020022 071501    71501                ;TO EQUAL 71501
4000 020024 104000    HLT                ;MR=BAD GOOD=CORRECT ANS
4001 020026 104422    MRCLK                ;CLOCK MR REG
4002 020030 104420    MRCK                ;CHECK MR REG
4003 020032 021501    21501                ;TO EQUAL 21501
4004 020034 104000    HLT                ;MR=BAD GOOD=CORRECT ANS
4005 020036 005337 001202    DEC      REPT                ;DONE YET
4006 020042 001365    BNE      MREX2                ;NO LOOP

```

```

4007                                     ;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN
4008
4009 020044 104422 MRCLK ;CLOCK MR REG
4010 020046 104420 MRCK ;CHECK MR REG
4011 020050 171501 171501 ;TO EQUAL 171501
4012 020052 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
4013 020054 104422 MRCLK ;CLOCK MR REG
4014 020056 104420 MRCK ;MR REG SHOULD
4015 020060 025501 25501 ;EQUAL 25501
4016 020062 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
4017 020064 104422 MRCLK
4018 020066 104420 MRCK
4019 020070 175501 175501
4020 020072 104000 HLT
4021                                     ;PERFORM NEXT STEP 3 TIMES TO FINISH WRITING PREAMBLE
4022 020074 012737 000003 001202 MOV #3,REPT
4023 020102 104422 MREX3: MRCLK ;CLOCK MR REG
4024 020104 104420 MRCK ;CHECK MR REG
4025 020106 025501 25501 ;TO EQUAL 25501
4026 020110 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4027 020112 104422 MRCLK ;CLOCK MR REG
4028 020114 104420 MRCK ;CHECK MR REG
4029 020116 175501 175501 ;TO EQUAL 175501
4030 020120 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
4031 020122 005337 001202 DEC REPT ;DONE YES?
4032 020126 001365 BNE MREX3 ;NO LOOP BACK
4033
4034                                     ;MOVE DATA WORD INTO R504 SHIFT REGISTER
4035
4036 020130 104422 MRCLK ;CLOCK MR REG
4037 020132 104420 MRCK ;CHECK MR REG
4038 020134 027501 27501 ;TO EQUAL 27501
4039 020136 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4040 020140 104422 MRCLK ;CLOCK MR REG
4041 020142 104420 MRCK ;MR REG SHOULD
4042 020144 123501 123501 ;EQUAL 123501
4043 020146 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4044
4045                                     ;ENCODE SYNC 1
4046
4047 020150 104422 MRCLK ;CLOCK MR REG
4048 020152 104420 MRCK ;MR REG SHOULD NOW
4049 020154 073501 73501 ;EQUAL 73501
4050 020156 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4051 020160 012705 027566 MOV #INBUF,R5 ;GET STARTING ADDR FOR DATA BUFFER
4052 020164 011504 MOV (R5),R4 ;GET DATA

```

# JOB

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

TST65

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC  
MAINTENANCE MODE INTERRUPT TEST

MACY11 27(732) 25-SEP-76 09:14 PAGE 101

4053	020166	012737	002167	001214		MOV	#1143.,WORK	;DOING A 1 SECTOR TRANSFER 127 WORDS
4054								;18 BITS PER WORD-CLOCK LOOPS
4055								;TAKE CARE OF 2 BITS AT A TIME
4056								;127 TIMES 9 EQUALS 1143 LOOPS
4057								;TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).
4058	020174	042737	000200	001166		BIC	#BIT7,ONCEE	;CLEAR LAST WORD FLAG
4059	020202	052737	000100	001166		BIS	#BIT6,ONCEE	;SET 1ST TRANSFER WORD FLAG
4060	020210	104432			15:	XBIT		;GET 2 BITS OF DATA
4061	020212	104434				CLKD1		;SEND FIRST CLOCK PULSE
4062								;AND CALCULATE MR REG
4063								;FOR CORRECT DATA (MMDT+MWDB)
4064	020214	104000				HLT		;MR REG NOT CORRECT
4065	020216	104436				CLKD2		;SEND 2ND CLOCK PULSE TO
4066								;COMPLETE TRANSFER OF 2 BITS
4067								;CALCULATE CORRECT ANS FOR
4068								;MR REG (MMDT+MWDB)
4069	020220	104000				HLT		;MR=BAD GOOD=CORRECT ANS
4070	020222	032737	000200	001166		BIT	#BIT7,ONCEE	;ON LAST WORD YET
4071	020230	001015				BNE	25	;YES
4072	020232	032737	000400	001166		BIT	#BIT8,ONCEE	;ON CRC WORD YET?
4073	020240	001043				BNE	35	;YES
4074	020242	005337	001214			DEC	WORK	;DONE WITH 127 WORDS?
4075	020246	001360				BNE	15	;NO
4076								
4077	020250	052737	000200	001166		BIS	#BIT7,ONCEE	;SET LAST WORD FLAG
4078	020256	012737	000012	001214		MOV	#10.,WORK	;SET UP TO TRANSFER LAST WORD
4079	020264	005337	001214		25:	DEC	WORK	;DONE YET
4080	020270	001347				BNE	15	
4081								
4082	020272	052737	000400	001166		BIS	#BIT8,ONCEE	;SET TRANSFERRING CRC WORD
4083	020300	042737	000200	001166		BIC	#BIT7,ONCEE	;CLEAR LAST WORD FLAG
4084								
4085								;GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER
4086								;EXC SHOULD THEN BE ASSERTED
4087								
4088	020306	012777	177777	160600		MOV	#-1,RSER	
4089	020314	004737	024112			JSR	PC,GENCRC	;GENERATE CRC WORD
4090								;AND LEAVE IN "WORK"
4091	020320	012702	027566			MOV	#INBUF,R2	;GO TO END
4092	020324	062702	000400			ADD	#400,R2	;OF DATA BUFFER
4093	020330	013712	001214			MOV	WORK,R2	;LOAD CRC WORD
4094	020334	010205				MOV	R2,R5	;RESET POINTER FOR
4095	020336	162705	000002			SUB	#2,R5	;R5 FOR CRC WD
4096	020342	012737	000012	001214		MOV	#10.,WORK	;SETUP TO XFER CRC
4097	020350	005337	001214		35:	DEC	WORK	;DONE YET?
4098	020354	001315				BNE	15	;NO

```

4099                                     ;EBL SHOULD NOW ASSERT AND CRC BE WRITTEN
4100 020356 104422                       MRCLK                       ;CLOCK MR REG TO STEP THROUGH DEAD BAND AREA
4101 020360 104420                       MRCK                         ;CHECK MR REG
4102 020362 153501                       153501                       ;TO EQUAL 103501
4103 020364 104000                       HLT                           ;MR REG=BAD GOOD=CORRECT ANS
4104
4105                                     ;LOOP 6 TIMES
4106 020366 012737 000006 001202         MOV #6,REPT
4107 020374 104422 4$: MRCLK                       ;CLOCK MR REG
4108 020376 104420                       MRCK                         ;CHECK MR REG
4109 020400 003501                       3501                         ;TO EQUAL 53501
4110 020402 104000                       HLT                           ;MR=BAD GOOD=CORRECT ANS
4111 020404 104422                       MRCLK                       ;CLOCK MR REG
4112 020406 104420                       MRCK                         ;CHECK MR REG
4113 020410 153501                       153501                       ;TO EQUAL 103501
4114 020412 104000                       HLT                           ;MR=BAD GOOD=CORRECT ANS
4115 020414 005337 001202         DEC REPT
4116 020420 001365                       BNE 4$                       ;DONE LOOPING YET?
4117
4118                                     ;FINISH UP
4119 020422 104422                       MRCLK                       ;CLOCK MR REG
4120 020424 104420                       MRCK                         ;CHECK MR REG
4121 020426 003501                       3501                         ;TO EQUAL 3501
4122 020430 104000                       HLT                           ;MR REG=BAD GOOD=CORRECT ANS
4123 020432 104422                       MRCLK                       ;CLOCK MR REG
4124 020434 104420                       MRCK                         ;CHECK MR REG
4125 020436 151501                       151501                       ;TO EQUAL 151501
4126 020440 104000                       HLT                           ;MR=BAD GOOD=CORRECT ANS
4127
4128                                     ;TRANSFER SHOULD NOW BE COMPLETE
4129 020442 104422                       MRCLK                       ;CLOCK MR REG
4130 020444 104420                       MRCK                         ;CHECK MR REG
4131 020446 002701                       2701                         ;TO EQUAL 2701
4132 020450 104000                       HLT                           ;MR=BAD GOOD=CORRECT ANS
4133 020452 000240                       NOP                           ;STALL FOR TIME
4134 020454 104050                       HLT !WC!DS                   ;SHOULD NEVER GET HERE
4135 020456 000424                       BR INTMR1                     ;BECAUSE DRIVE SHOULD HAVE INTERRUPTED.
4136
4137                                     ;NOW TEST CONTROLLER
4138
4139
4140 020460 022777 144260 160412 INTMR: CMP #144260,RSRCS1 ;IS CS1 CORRECT?
4141 020466 001401                       BEQ .+4                       ;YES
4142 020470 104014                       HLT !DA!WC                   ;YES
4143 020472 022777 177702 160404 5$: CMP #177702,RSRWC ;IS WC REG CORRECT?
4144 020500 001401                       BEQ .+4                       ;YES
4145 020502 104010                       HLT !WC                       ;WC SHOULD BE = TO 177600
4146 020504 022777 000004 160402     CMP #4,RSR                     ;DID RMR SET IN RSR
4147 020512 001401                       BEQ .+4                       ;YES
4148 020514 104050                       HLT !DS!WC                   ;RSR SHOULD = 4
4149 020516 022777 000001 160364     CMP #1,RSRDA                   ;DOES RSDA=1
4150 020524 001401                       BEQ .+4                       ;YES
4151 020526 104004                       HLT !DA                       ;RSDA SHOULD=1
4152 020530 000240 INTMR1: NOP                       ;DONE

```

```

4153 ;*****
4154 ;TEST 66 DISK ADDRESS OVERFLOW TEST
4155 ;*****
4156 020532 104400 TST66: SCOPE
4157
4158 ;MODULES TESTED: M7754, M7771, M7770
4159 ;SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77
4160 ;TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
4161 ;(LBT) BIT TO SET IN THE RSDS REGISTER.
4162
4163 020534 104414 MRAOE: CLDK ;CLEAR ALL REGISTERS
4164 020536 012706 000500 MOV #500, SP ;SETUP STACK POINTER
4165 020542 104430 MRIND ;SEND INDEX PULSE TO MR REG
4166 020544 104420 MRCK ;CHECK MAINT REG
4167 020546 022701 22701 ;TO EQUAL 22701
4168 020550 104424 MRINT ;INITIALIZE MAINT REG BY SENDING
4169 ;2 CLOCK PULSES (CLEAR MRSP)
4170 020552 012777 007777 160330 MOV #7777, ARSDA ;SETUP DISK ADDRESS
4171 020560 012777 177400 160316 MOV #-400, ARSWC ;SETUP FOR A 2 SECTOR TRANSFER
4172 020566 012777 030366 160312 MOV #OUTBUF, ARSBA ;GET OUTPUT BUFFER
4173
4174 ;SETUP BUFFER WITH ALL ONES
4175 020574 012705 030366 MOV #OUTBUF, R5 ;GET STARTING ADDRESS OF OUTBUF
4176 020600 012737 000400 001202 MOV #400, REPT ;LOAD 2 SECTORS
4177 020606 012725 177777 1S: MOV #-1, (R5)+ ;WITH WORDS
4178 020612 005337 001202 DEC REPT ;OF ALL ONES
4179 020616 001373 BNE 1S
4180
4181 020620 012777 000061 160252 MOV #61, ARSCS1 ;LOAD WRITE COMMAND
4182 020626 104430 MRIND ;SET INDEX PULSE
4183
4184 ;SUPPLY CLOCKS TO STEP THROUGH A TRACK
4185
4186 020630 012737 000003 001202 MOV #3, REPT
4187 020636 012704 160000 5S: MOV #57344., R4 ;SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
4188 020642 012702 000011 MOV #11, R2 ;(3 X 57344 = 172032)
4189 020646 012703 000001 MOV #1, R3
4190 020652 010277 160246 2S: MOV R2, ARSMR
4191 020656 010377 160242 MOV R3, ARSMR
4192 020662 005304 DEC R4
4193 020664 001372 BNE 2S
4194 020666 005337 001202 DEC REPT
4195 020672 001361 BNE 5S
4196
4197 ;CAUSE "LBT IN RSDS TO SET
4198
4199 020674 104422 MRCLK ;CLOCK AN 11 AND A 1 INTO RSMR
4200 020676 104426 DSCK ;CHECK MR
4201 020700 012400 12400 ;TO EQUAL 12400
4202 020702 104000 HLT ;LBT SHOULD BE SET IN RSDS

```

```

4203
4204           ;ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE
4205           ;FOR THE SECOND REVOLUTION
4206
4207 020704 104430 MRIND           ;ASSERT MAINT INDEX PULSE
4208 020706 005037 001174 CLR MCCNT ;CLEAR THE CLOCK COUNTER
4209 020712 104420 MRCK           ;CHECK MR REG
4210 020714 002501 2501           ;TO EQUAL 2501. SHOULD STILL BE WRITING
4211 020716 104000 HLT
4212
4213           ;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE RS04 RESYNC PERIOD
4214 020720 012737 001000 001202 MOV #512.,REPT ;CLOCK COUNT TO STEP THRU RESYNC
4215 020726 104422 4$: MRCLK           ;2ND REVOLUTION
4216 020730 104420 MRCK           ;CHECK MR
4217 020732 052501 52501         ;TO EQUAL 52501
4218 020734 104000 HLT           ;MR=BAD GOOD=CORRECT ANS
4219 020736 104422 MRCLK         ;CLOCK MR REG
4220 020740 104420 MRCK           ;CHECK MR
4221 020742 002501 2501         ;REG TO
4222 020744 104000 HLT           ;EQUAL 2501
4223 020746 005337 001202 DEC REPT
4224 020752 001365 BNE 4$           ;LOOP TILL DONE
4225
4226           ;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN
4227           ;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN
4228           ;THE RSER REGISTER
4229
4230 020754 104422 AOECK: MRCLK
4231 020756 104422 MRCLK           ;CAUSE SECTOR PULSE AND AOE ERROR
4232 020760 104420 MRCK           ;CHECK FOR SECTOR PULSE
4233 020762 022301 22301         ;IN RSMR
4234 020764 104000 HLT           ;MR=BAD GOOD=CORRECT ANS
4235 020766 022777 001000 160120 CMP #1000,RSER ;DID AOE SET IN RSER?
4236 020774 001401 BEQ 1$           ;AOE SHOULD BE SET IN RSER
4237 020776 104040 HLT !DS         ;RSER SHOULD EQUAL 1000
4238 021000 022777 152600 160104 1$: CMP #152600,RSDS ;IS RSDS CORRECT
4239 021006 001401 BEQ 2$           ;YES
4240 021010 104040 HLT !DS         ;ERR & ATA SHOULD BE SET IN RSDS
4241           ;BECAUSE OF AOE ERROR IN RSER
4242 021012 104414 2$: CLDK
4243 021014 005777 160074 TST RSER ;CLEAR ERROR
4244 021020 001401 BEQ 3$           ;DID ERROR CLEAR?
4245 021022 104040 HLT !DS         ;YES
4246 021024 022777 010600 160060 3$: CMP #10600,RSDS ;AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
4247 021032 001401 BEQ +4         ;DID ERRORS CLEAR
4248 021034 104040 HLT !DS         ;YES
4249           ;ERR AND ATA & LBT SHOULD ALL BE CLEARED
           ;FOR CLR WAS SET IN RSCS2

```



```

4250 ;MAINTENANCE MODE VERIFY TEST
4251 ;-----DANGER---THIS TEST DESTROYS DATA ON DISKS--DANGER
4252 ;THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
4253 ;REGISTER" FOR IT WILL ACTUALLY WRITE DATA INTO THE DISK. IT
4254 ;WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK
4255 ;TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO'S, ONES, FLOATING
4256 ;ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 146314)
4257 ;THE DRIVE IS THEN TAKEN OUT OF
4258 ;"MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
4259 ;SHOULD CONTAIN ALL ONES.

```

```

4260 ;*****
4261 ;TEST 67 MAINTENANCE MODE VERIFY TEST
4262 ;*****
4263 ;TST67: SCOPE
4264 021036 104400

```

```

4265 ;MODULE TESTED G182
4266
4267
4268 021040 032777 004000 157760 MRVR: BIT #BIT11, QSWR ;DO THIS TEST?
4269 021046 001002 3S BNE 3S ;YES
4270 021050 000137 021564 JMP Q#INFTST ;NO
4271 021054 005037 001144 3S: CLR FLAG2 ;SET VERIFY TEST FLAG
4272 021060 104414 CLRDK ;CLEAR ALL DRIVES
4273 021062 012737 007777 001230 MOV #7777, WORK5 ;STALL TO
4274 021070 005337 001230 4S: DEC WORK5 ;RESYNC DRIVE
4275 021074 001375 BNE 4S ;TIMING LOGIC
4276 021076 042737 000040 001166 BIC #BITS, ONCEE ;CLEAR CLK CNT
4277 021104 012777 160000 157772 MOV #-20000, QRSWC ;WRITE ONE TRACK - 8K WDS
4278 021112 012737 177777 027566 MOV #177777, INBUF ;WRITE A PATTERN 12525
4279 021120 052777 000010 157754 BIS #BIT3, QRSCS2 ;SET BAI BIT
4280 021126 012777 027566 157752 MOV #INBUF, QRSBA ;SET DATA WD
4281 021134 012737 007777 001202 MOV #7777, REPT ;SETUP WAIT LOOP
4282 021142 012777 000061 157730 MOV #61, QRSCS1 ;GO WRITE
4283 021150 105777 157724 1S: TSTB QRSCS1 ;DONE YET?
4284 021154 100404 BMI 2S ;YES
4285 021156 005337 001202 DEC REPT ;DECREMENT COUNTER WAITING
4286 021162 001372 BNE 1S ;FOR READY
4287 021164 104000 HLT ;READY NEVER CAME UP
4288 021166 005777 157706 2S: TST QRSCS1 ;ANY ERRORS?
4289 021172 100002 BPL MRVR1 ;NO
4290 021174 104050 HLT !DS!WC ;STOP HERE TILL THIS PROBLEM IS FIXED TRY DZRSB DIAG
4291 021176 000433 BR TBDIA ;TYPE MESSAGE

```





4373	022020	104402	022034		CHG:	TYPE	REGCHG		:TYPE MESSAGE
4374	022024	013746	001214			MOV	WORK,-(6)		:PUT WORK ON STACK
4375	022030	104406				TYPES			:TYPE STACK IN OCTAL - SUPRESS
4376	022032	000207				RTS	PC		
4377									
4378	022034	044103	047101	042507	REGCHG:	.ASCIZ	"CHANGED WITH NO-OP FUNCTION "		
4379	022042	020104	044527	044124					
4380	022050	047040	026517	050117					
4381	022056	043040	047125	052103					
4382	022064	047511	020116	000					
4383									
4384	022071	015	051012	051115	TRMR:	.ASCIZ	<15><12>"RMR DID NOT SET BY WRITING INTO "		
4385	022076	020040	044504	020104					
4386	022104	047516	020124	042523					
4387	022112	020124	054502	053440					
4388	022120	044522	044524	043516					
4389	022126	044440	052116	020117					
4390	022134	000							
4391		022136							
4392					.EVEN				
4393	022136	104422			.MRINT:	MRCLK			:CLOCK THE MAINT REG WITH AN 11 AND A 1
4394	022140	104422				MRCLK			:SAME
4395	022142	000002				RTI			:RETURN
4396									
4397	022144	012777	000011	156752	.MRCLK:	MOV	#11,RSMR		:CLOCK THE
4398	022152	012777	000001	156744		MOV	#1,RSMR		:MAINT REG
4399	022160	062737	000001	001176		ADD	#1,MCCNT+2		:ADD 1 TO CLOCK COUNT
4400	022166	005537	001174			ADC	MCCNT		:MAKE DOUBLE PRECISION
4401	022172	000002				RTI			
4402									
4403	022174	017700	156724		.MRCK:	MOV	RSR,BAD		:GET THE CONTENTS OF RSMR
4404	022200	017601	000000			MOV	2(SP),GOOD		:GET THE CORRECT ANSWER
4405	022204	062716	000002			ADD	#2,(SP)		:UPDATE THE RETURN ADDRESS FOR AN ERROR
4406	022210	020100				CMP	GOOD,BAD		:IS THE MR REG CORRECT?
4407	022212	001002				BNE	IS		:NO EXIT
4408	022214	062716	000002			ADD	#2,(SP)		:UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT ANS
4409	022220	000002			IS:	RTI			:RETURN
4410									
4411									
4412	022222	012777	000021	156674	.MRIND:	MOV	#21,RSR		:SEND INDEX
4413	022230	012777	000001	156666		MOV	#1,RSR		:PULSE TO MR REG
4414	022236	000002				RTI			
4415	022240	017700	156646		.DSCK:	MOV	RSR,BAD		:GET THE CONTENTS OF RSDS
4416	022244	017601	000000			MOV	2(SP),GOOD		:GET THE CORRECT ANS
4417	022250	062716	000002			ADD	#2,(SP)		:UPDATE THE RETURN ADDR FOR AN ERROR
4418	022254	020100				CMP	GOOD,BAD		:IS RSDS CORRECT
4419	022256	001002				BNE	IS		:NO EXIT
4420	022260	062716	000002			ADD	#2,(SP)		:UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT ANS
4421	022264	000002			IS:	RTI			

```

4422
4423
4424
4425
4426
4427
4428
4429 022266 032737 000100 001166 .XBIT: BIT #BIT6,ONCEE ;1ST 2 BITS OF 1ST WORD?
4430 022274 001427 BEQ 2$ ;NO
4431 022276 012737 000001 001146 MOV #1,LSTEV ;SET LAST EVEN BIT TRANSFERRED TO A 1
4432 022304 012737 000001 001150 MOV #1,LSTOD ;SET LAST ODD BIT TRANSFERRED TO A 1
4433 ;THIS SETS UP THE SYNC 1 BITS AT END OF PREAMBLE
4434 ;FOR THE TOP AND BOTTOM
4435 ;BITS IN THE MR REGISTER
4436 022312 042737 000100 001166 BIC #BIT6,ONCEE ;CLEAR 1ST WORD TRANSFER FLAG
4437 022320 005037 001206 4$: CLR CLKCNT ;CLEAR CLOCK COUNTER AT START OF EACH WORD
4438 022324 032737 000400 001166 BIT #BIT8,ONCEE ;CRC WORD BEING WRITTEN?
4439 022332 001042 BNE 1$ ;YES
4440 022334 005037 001154 CLR NOWOD ;NO, LOAD EVEN
4441 022340 005037 001152 CLR NOWEV ;AND ODD WITH 0 FOR BITS 16 & 17 IN RSO4 DATA WORD.
4442 022344 012737 000010 001224 6$: MOV #8.,WORK3 ;8 LOOPS FOR REMAINING 16 BITS OF WORD
4443 022352 000002 RTI
4444 022354 013737 001154 001150 2$: MOV NOWOD,LSTOD
4445 022362 013737 001152 001146 MOV NOWEV,LSTEV ;SAVE LAST 2 BITS TRANSFERRED
4446 022370 005737 001224 TST WORK3 ;DONE WITH WORD YET?
4447 022374 001004 BNE 3$ ;NO
4448 022376 062705 000002 ADD #2,R5 ;UPDATE BUFFER MD
4449 022402 011504 MOV (R5),R4 ;GET DATA MD
4450 022404 000745 BR 4$ ;GET BITS 16 & 17
4451 022406 005037 001154 3$: CLR NOWOD ;CLEAR PRESENT ODD BIT
4452 022412 006104 ROL R4 ;GET NEXT ODD DATA BIT
4453 022414 006137 001154 ROL NOWOD ;SAVE IT IN ODD BIT
4454 022420 005037 001152 CLR NOWEV ;CLEAR PRESENT EVEN BIT
4455 022424 006104 ROL R4 ;GET NEXT EVEN BIT
4456 022426 006137 001152 ROL NOWEV ;SAVE IT IN EVEN BIT
4457 022432 005337 001224 DEC WORK3 ;KEEP COUNT OF BITS IN THE WORD
4458 022436 000002 RTI ;RETURN
4459
4460 ;CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS. 0 & 1 ARE ALWAYS 0
4461 022440 005037 001154 1$: CLR NOWOD ;GET BITS 17
4462 022444 006104 ROL R4 ;AND 16
4463 022446 006137 001154 ROL NOWOD ;FOR CRC WORD
4464 022452 005037 001152 CLR NOWEV
4465 022456 006104 ROL R4
4466 022460 006137 001152 ROL NOWEV
4467 022464 000727 BR 6$ ;CONTINUE

```

```

4468      ;CLOCK ROUTINE (1ST OF TWO) WHICH IS USED TO CLOCK TWO BITS OF
4469      ;DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS
4470      ;BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE
4471      ;THE MWDT BIT (BIT 14 IN THE MR REG) AND MWDB BIT (BIT 12 IN THE MR REG) SHOULD BE IN
4472
4473
4474      022466 104422      .CLKD1: MRCLK      ;CLOCK MR REG WITH AN 11 AND A 1
4475      022470 005003      CLR          R3      ;CLEAR WORK LOCATION
4476      022472 005737 001154 TST          NOWOD   ;TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
4477      022476 001005      BNE          TSTEVB ;NOW TEST EVEN DATA BIT ON 1ST CLOCK
4478
4479      022500 005737 001150 1S:  TST          LSTOD   ;NOW BIT IS A 1 MWDB IS 0
4480      022504 001002      BNE          TSTEVB ;TEST THE LAST ODD DATA BIT THAT WAS SENT
4481
4482
4483      022506 052703 010000 2S:  BIS          #BIT12,R3 ;LAST ODD DATA BIT WAS A 1
4484
4485
4486
4487      022512 005737 001152 TSTEVB: TST      NOWEV   ;MWDB IS A 0
4488
4489
4490      022516 001005      BNE          1S      ;TEST EVEN BIT NOW BEING TRANSFERRED
4491      022520 005737 001146 TST          LSTEV   ;FOR EITHER A 1 OR A 0
4492      022524 001002      BNE          1S      ;NOW BIT IS A 1
4493      022526 052703 040000 BIS          #BIT14,R3 ;WAS LAST EVEN DATA BIT A 0?
4494      022532 012701 123501 1S:  MOV          #123501,GOOD ;NO LAST EVEN DATA BIT WAS A 1
4495      022536 050301      BIS          R3,GOOD ;MWDT SHOULD BE SET
4496      022540 004737 023744 JSR          PC,MRCAL ;GET CORRECT ANS
4497      022544 017700 156354 MOV          #RSMR,BAD ;FOR MR REG
4498      022550 020100      CMP          GOOD,BAD ;DETERMINE STATE OF SB & LSR BITS
4499      022554 062716 000002 2S:  BNE          2S   ;GET CONTENTS OF MR REG
4500      022560 000002      ADD          #2,(SP) ;IS MR REG CORRECT?
                                ;NO TYPE OUT MR REG
                                ;UPDATE RETURN ADDR FOR CORRECT ANS
                                ;RETURN

```

```

4501      ;SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE TWO DATA BITS
4502      ;THIS ROUTINE WILL CALCULATE WHAT MWDT AND MWDB SHOULD EQUAL IN THE
4503      ;MAINTENANCE REGISTER
4504
4505      .CLKD2: MRCLK      ;CLOCK MR REG
4506      TST      NOWOD    ;IS THE PRESENT DATA BIT A 1?
4507      BEQ      1$      ;NO IT IS A 0
4508      BIS      #BIT12,R3 ;SET MWDB FOR BIT BEING SENT IS A 1
4509      BR      2$
4510      1$: BIC      #BIT12,R3 ;CLEAR MWDB FOR PRESENT BIT IS A 0
4511      2$: TST      NOWEV  ;IS PRESENT EVEN BIT A 1
4512      BEQ      3$      ;NO IT IS A 0
4513      BIS      #BIT14,R3 ;IT IS A 1 SET MWDT
4514      BR      4$
4515      3$: BIC      #BIT14,R3 ;PRESENT BIT IS A 0 CLEAR MWDT
4516      4$: MOV      #23501,GOOD ;GET CORRECT ANS
4517      BIS      R3,GOOD  ;FOR MR REG
4518      JSR      PC,MRCAL ;DETERMINE STATE OF SB & LSR BITS
4519      MOV      #RSMR,BAD ;GET CONTENTS OF MR REG
4520      CMP      GOOD,BAD ;IS MR REG CORRECT?
4521      BNE      5$      ;NO TYPEOUT ERROR
4522      ADD      #2,(SP)  ;UPDATE RETURN ADDR FOR CORRECT ANS
4523      RTI
4524
4525      ;TYPEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2
4526      ;AND TO TYPE IT OUT
4527
4528      CRCTYP: MOV      #CRCTAB,WORK ;GET STARTING LOC OF IC TABLE
4529      MOV      #1,WORK1 ;SETUP TO TEST FIRST CHIP
4530      1$: BIT      WORK1,SAVEE ;WAS IT THIS BIT?
4531      BNE      2$      ;YES TYPE IT
4532      ADD      #6,WORK  ;NO INDEX TABLE POINTER
4533      ROL      WORK1   ;SETUP TO TEST NEXT CHIP
4534      BR      1$      ;NOW TEST IT
4535      2$: JSR      PC,#WORK ;TYPE OUT CHIP
4536      TYPE      #12    ;.ASCIZ " IN THE CRC REG SHOULD BE SET"
4537      RTS      PC

```

;TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

4538					
4539					
4540	022764	104402	023124	CRCTAB: TYPE	E302
4541	022770	000207		RTS	PC
4542	022772	104402	023132	TYPE	E305
4543	022776	000207		RTS	PC
4544	023000	104402	023140	TYPE	E307
4545	023004	000207		RTS	PC
4546	023006	104402	023146	TYPE	E3010
4547	023012	000207		RTS	PC
4548	023014	104402	023155	TYPE	E3012
4549	023020	000207		RTS	PC
4550	023022	104402	023164	TYPE	E3015
4551	023026	000207		RTS	PC
4552	023030	104402	023173	TYPE	E242
4553	023034	000207		RTS	PC
4554	023036	104402	023201	TYPE	E245
4555	023042	000207		RTS	PC
4556	023044	104402	023207	TYPE	E247
4557	023050	000207		RTS	PC
4558	023052	104402	023215	TYPE	E2410
4559	023056	000207		RTS	PC
4560	023060	104402	023224	TYPE	E2412
4561	023064	000207		RTS	PC
4562	023066	104402	023233	TYPE	E2415
4563	023072	000207		RTS	PC
4564	023074	104402	023242	TYPE	E192
4565	023100	000207		RTS	PC
4566	023102	104402	023250	TYPE	E197
4567	023106	000207		RTS	PC
4568	023110	104402	023256	TYPE	E1910
4569	023114	000207		RTS	PC
4570	023116	104402	023265	TYPE	E1915
4571	023122	000207		RTS	PC



4572	023124	031505	026460	000062	E302:	.ASCIZ	"E30-2"
4573	023132	031505	026460	000065	E305:	.ASCIZ	"E30-5"
4574	023140	031505	026460	000067	E307:	.ASCIZ	"E30-7"
4575	023146	031505	026460	030061	E3010:	.ASCIZ	"E30-10"
4576	023154	000					
4577	023155	105	030063	030455	E3012:	.ASCIZ	"E30-12"
4578	023162	000062					
4579	023164	031505	026460	032461	E3015:	.ASCIZ	"E30-15"
4580	023172	000					
4581	023173	105	032062	031055	E242:	.ASCIZ	"E24-2"
4582	023200	000					
4583	023201	105	032062	032455	E245:	.ASCIZ	"E24-5"
4584	023206	000					
4585	023207	105	032062	033455	E247:	.ASCIZ	"E24-7"
4586	023214	000					
4587	023215	105	032062	030455	E2410:	.ASCIZ	"E24-10"
4588	023222	000060					
4589	023224	031105	026464	031061	E2412:	.ASCIZ	"E24-12"
4590	023232	000					
4591	023233	105	032062	030455	E2415:	.ASCIZ	"E24-15"
4592	023240	000065					
4593	023242	030505	026471	000062	E192:	.ASCIZ	"E19-2"
4594	023250	030505	026471	000067	E197:	.ASCIZ	"E19-7"
4595	023256	030505	026471	030061	E1910:	.ASCIZ	"E19-10"
4596	023264	000					
4597	023265	105	034461	030455	E1915:	.ASCIZ	"E19-15"
4598	023272	000065					

```

4599                                     ;GET TWO BITS OF DATA FROM INBUF
4600                                     ;FOR READING FROM DRIVE TO DETERMINE THE
4601                                     ;STATE OF MRDT AND MRDB IN THE MR REG.
4602
4603 023274 005737 001224      .RBIT:  TST      WORK3      ;STARTING NEW WD?
4604 023300 001031              BNE      3$      ;NO
4605 023302 062705 000002      ADD      #2,R5   ;UPDATE BUFFER WD
4606 023306 011504              MOV      (R5),R4 ;GET DATA WD
4607 023310 005037 001206      CLR      CLKCNT  ;CLEAR CLOCK COUNTER AT START OF EACH WD
4608 023314 032737 000400 001166  BIT      #BIT8,ONCE ;ON CRC WD?
4609 023322 001035              BNE      1$      ;YES
4610 023324 032737 000040 001144  BIT      #BIT5,FLAG2 ;IN CRC TEST ???
4611 023332 001404              BEQ      7$      ;NO
4612 023334 012737 000010 001224  MOV      #8.,WORK3
4613 023342 000410              BR       3$
4614 023344 005037 001154      7$:   CLR      NOWOD  ;LOAD EVEN & ODD BITS
4615 023350 005037 001152      CLR      NOWEV   ;WITH 0 FOR BITS 16 & 17 IN RS04 DATA WORD
4616 023354 012737 000010 001224  6$:   MOV      #8.,WORK3 ;8 LOOPS FOR REMAINING 16 BITS OF WORD
4617 023362 000002              RTI
4618 023364 005037 001154      3$:   CLR      NOWOD  ;CLEAR PRESENT ODD BIT
4619 023370 006104              ROL      R4      ;GET NEXT ODD DATA BIT
4620 023372 006137 001154      ROL      NOWOD   ;SAVE IT IN ODD BIT
4621 023376 005037 001152      CLR      NOWEV   ;CLEAR PRESENT EVEN BIT
4622 023402 006104              ROL      R4      ;GET NEXT EVEN BIT
4623 023404 006137 001152      ROL      NOWEV   ;SAVE IT IN EVEN BIT
4624 023410 005337 001224      DEC      WORK3   ;KEEP COUNT OF BITS IN THE WORD
4625 023414 000002              RTI             ;RETURN
4626                                     ;CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0
4627 023416 005037 001154      1$:   CLR      NOWOD  ;GET BITS 17
4628 023422 006104              ROL      R4      ;AND 16
4629 023424 006137 001154      ROL      NOWOD   ;FOR CRC WORD
4630 023430 005037 001152      CLR      NOWEV
4631 023434 006104              ROL      R4
4632 023436 006137 001152      ROL      NOWEV
4633 023442 000744              BR       6$      ;CONTINUE

```

4634	023444	004737	023706	.CLKR1:	JSR	PC, CALRTB	: CALCULATE TOP AND BOTTOM BITS FOR MR REG
4635	023450	012703	000011		MOV	#11, R3	: SETUP CLOCK BITS
4636	023454	053703	001214	CLOCK:	BIS	WORK, R3	: SET TOP & BOTTOM BITS
4637	023460	010377	155440		MOV	R3, JRSMR	: SEND
4638	023464	042703	000010		BIC	#BIT3, R3	: CLOCK
4639	023470	010377	155430		MOV	R3, JRSMR	: PULSE
4640	023474	062737	000001	001176	ADD	#1, MCCNT+2	: INCREMENT
4641	023502	005537	001174		ADC	MCCNT	: CLOCK COUNT
4642	023506	012701	023601		MOV	#23601, GOOD	: CALCULATE CORRECT ANS FOR MR REG
4643	023512	032737	000004	001144	BIT	#BIT2, FLAG2	: WRITE CK TEST?
4644	023520	001402			BEQ	7\$	: NO
4645	023522	052701	000100		BIS	#BIT6, GOOD	: YES SET RD IN MR REG
4646	023526	050301		7\$:	BIS	R3, GOOD	
4647	023530	042701	000010		BIC	#BIT3, GOOD	: CLEAR MCLK
4648	023534	032737	000400	001166	BIT	#BIT8, ONCEE	: ON CRC WD?
4649	023542	001406			BEQ	5\$	: NO
4650	023544	022737	000011	001202	CMP	#11, REPT	: SHOULD CRCW BE SET?
4651	023552	001402			BEQ	5\$	: YES
4652	023554	042701	020000		BIC	#20000, GOOD	: CLEAR CRCW
4653	023560	032737	000001	001144	BIT	#BIT0, FLAG2	: SHOULD SDCLK BE SET?
4654	023566	001004			BNE	1\$	: YES
4655	023570	052737	000001	001144	BIS	#BIT0, FLAG2	: NO
4656	023576	000405			BR	2\$	: CONTINUE
4657	023600	052701	100000	1\$:	BIS	#BIT15, GOOD	: SET IT
4658	023604	042737	000001	001144	BIC	#BIT0, FLAG2	: CLEAR FLAG FOR SDCLK FOR NEXT CLOCK PULSE
4659	023612	005337	001204	2\$:	DEC	REPT1	: SHOULD SB SET?
4660	023616	001017			BNE	6\$	: NO
4661	023620	012737	000022	001204	MOV	#18, REPT1	: RESET SB COUNTER
4662	023626	052701	004000		BIS	#BIT11, GOOD	: SET SB
4663	023632	032737	000400	001166	BIT	#BIT8, ONCEE	: ON CRC WD?
4664	023640	001406			BEQ	6\$	: NO
4665	023642	022737	000022	001204	CMP	#22, REPT1	: SHOULD SB AND CRCW BE SET ?
4666	023650	001002			BNE	6\$	: NO
4667	023652	052701	020000		BIS	#20000, GOOD	: SET SB AND CRCW
4668	023656	017700	155242	6\$:	MOV	JRSMR, BAD	: GET MR REG
4669	023662	020100			CMP	GOOD, BAD	: IS RSMR CORRECT?
4670	023664	001002			BNE	4\$	: NO
4671	023666	062716	000002		ADD	#2, (SP)	: YES
4672	023672	000002		4\$:	RTI		: RETURN
4673							
4674	023674	004737	023706	.CLKR2:	JSR	PC, CALRTB	
4675	023700	012703	050011		MOV	#50011, R3	
4676	023704	000663			BR	CLOCK	

```

4677                                     ;CALCULATE THE STATE OF MRDT AND MRDB FROM CURRENT INPUT BITS
4678                                     ;LOCATION WORK CONTAINS CORRECT DATA FOR MRDT AND MRDB
4679 023706 005037 001214 CALRTB: CLR WORK ;CLEAR WORK LOCATION
4680 023712 005737 001154 TST NOWOD ;IS CURRENT ODD BIT A 0?
4681 023716 001403 BEQ 1$ ;YES
4682 023720 052737 000004 001214 BIS #BIT2,WORK ;NO SET MRDB
4683 023726 005737 001152 1$: TST NOWEV ;IS CURRENT EVEN BIT A 0?
4684 023732 001403 BEQ 2$ ;YES
4685 023734 052737 000040 001214 BIS #BIT5,WORK ;NO, SET MRDT
4686 023742 000207 2$: RTS PC ;RETURN
4687
4688                                     ;CALCULATE MR REG TO DETERMINE THE STATE OF THE CRC-SB AND LSR BITS
4689                                     ;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR
4690
4691 023744 005237 001206 MRCAL: INC CLKCNT ;ADD ONE TO CLOCK COUNT OF WORD
4692 023750 032737 000200 001166 BIT #BIT7,ONCEE ;TRANSFERRING LAST WORD?
4693 023756 001026 BNE LSTWD ;YES
4694 023760 032737 000400 001166 BIT #BIT8,ONCEE ;TRANSFERRING CRC WORD?
4695 023766 001040 BNE CRCWD ;YES
4696 023770 022737 000010 001206 CMP #8.,CLKCNT ;CLOCK COUNT 8 OR GREATER?
4697 023776 101401 BLOS 1$ ;YES
4698 024000 000414 BR 2$ ;GET OUT
4699 024002 022737 000021 001206 1$: CMP #17.,CLKCNT ;CLOCK COUNT 17 OR GREATER?
4700 024010 101410 BLOS 2$ ;YES GET OUT
4701
4702 024012 052701 004000 BIS #BIT11,GOOD ;SET SB BIT
4703 024016 022737 000017 001206 CMP #15.,CLKCNT ;SHOULD LSR BE CLEARED
4704 024024 001002 BNE 2$ ;NO
4705 024026 042701 002000 BIC #BIT10,GOOD ;CLEAR LSR
4706 024032 000207 2$: RTS PC ;RETURN
4707
4708                                     ;CALCULATE MR FOR LAST DATA WORD
4709 024034 022737 000016 001206 LSTWD: CMP #14.,CLKCNT ;IS THIS CLOCK 14 OR LESS?
4710 024042 103011 BHS 2$ ;YES GETOUT
4711 024044 022737 000017 001206 CMP #15.,CLKCNT ;IS THIS CLOCK 15?
4712 024052 001003 BNE 1$ ;NO
4713 024054 042701 002000 BIC #BIT10,GOOD ;YES CLEAR LSR
4714 024060 000402 BR 2$ ;GET OUT
4715 024062 042701 020000 1$: BIC #BIT13,GOOD ;CLEAR CRCW BIT
4716 024066 000207 2$: RTS PC
4717
4718                                     ;CALCULATE MR FOR CRC WORD
4719
4720 024070 042701 020000 CRCWD: BIC #BIT13,GOOD ;CLEAR CRCW BIT
4721 024074 022737 000017 001206 CMP #17,CLKCNT ;IS THIS CLOCK 17?
4722 024102 001002 BNE 1$ ;NO
4723 024104 042701 002000 BIC #BIT10,GOOD ;CLEAR LSR BIT
4724 024110 000207 1$: RTS PC ;RETURN

```

```

4725
4726           ; GENERATE A CRC WORD FROM THE DATA BUFFER
4727           ; AND LEAVE THE CRC WORD IN "WORK" LOCATION
4728           ; EXIT ROUTINE WITH RTS PC
4729
4730 024112 012737 000200 001202 GENCRC: MOV     #128.,REPT      ; 128 WORDS PER SECTOR
4731 024120 032737 000040 001144       BIT     #BITS,FLAG2  ; IN CRC TEST?
4732 024126 001403                BEQ     13$           ; NO
4733 024130 012737 000220 001202       MOV     #144.,REPT  ; YES
4734 024136 012705 027566                13$: MOV     #INBUF,R5    ; GET STARTING ADDR OF OUTPUT BUFFER
4735 024142 011504                MOV     (R5),R4      ; GET DATA WD
4736 024144 005037 001216                CLR     WORK0       ; CLEAR WORK LOCATION
4737
4738           ; INBIT CONTAINS PRESENT INPUT BIT
4739           ; WK15 = BIT15 OF CRC AT TIME T
4740           ; WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION
4741           ; WORK = BITS FROM SAVED CRC WORD (WCRC)
4742
4743 024150 012737 000022 001204 1$:  MOV     #18.,REPT1   ; GET 18 BITS PER WD
4744 024156 032737 000040 001144       BIT     #BITS,FLAG2 ; IN CRC TEST?
4745 024164 001403                BEQ     2$           ; NO
4746 024166 012737 000020 001204       MOV     #16.,REPT1  ; YES
4747 024174 013737 001216 001200 2$:  MOV     WORK0,WCRC  ; SAVE CURRENT CRC WD
4748 024202 005037 001212                CLR     WK15        ; CLEAR BIT 15 FROM CRC AT T 1
4749 024206 000241                CLC                    ; CLEAR CARRY
4750 024210 006137 001216                ROL     WORK0       ; SHIFT CRC WD LEFT
4751 024214 006137 001212                ROL     WK15        ; CONTAINS BIT 15 OF CRC
4752 024220 032737 000040 001144       BIT     #BITS,FLAG2 ; IN CRC TEST?
4753 024226 001004                BNE     12$         ; YES
4754 024230 022737 000021 001204       CMP     #17.,REPT1  ; DONE BITS 16 AND 17 YET?
4755 024236 101406                BLOS   3$           ; NO
4756 024240 005037 001210                12$: CLR     INBIT      ; CLEAR WORK LOC
4757 024244 006104                ROL     R4           ; PUT DATA BIT FROM BUFFER
4758 024246 006137 001210                ROL     INBIT       ; IN WORK1 LOC
4759 024252 000402                BR     4$           ;
4760 024254 005037 001210                3$:  CLR     INBIT      ; FOR BITS 16 AND 17
4761 024260 013737 001212 001214 4$:  MOV     WK15,WORK   ; GET BIT 15 OF CRC
4762 024266 004737 024512 5$:  JSR     PC,XXOR     ; XOR BIT15 WITH INPUT BIT
4763 024272 042737 000001 001216       BIC     #BIT0,WORK0
4764 024300 005737 001210                TST     INBIT       ; TEST RESULT OF XOR
4765 024304 001403                BEQ     6$           ;
4766 024306 052737 000001 001216       BIS     #BIT0,WORK0
4767 024314 013737 001210 001156 6$:  MOV     INBIT,RSO   ; SAVE XOR RESULT OF BIT 0 AND INPUT

```

```

4768          ;FROM B0 IN WORK0 AND B1 IN SAVED CRC (WCRC) CALCULATE
4769          ;NEW B2 FOR WORK0
4770
4771 024322 005037 001214          CLR      WORK
4772 024326 032737 000002 001200  BIT      #BIT1,WCRC
4773 024334 001403          BEQ      7$
4774 024336 052737 000001 001214  BIS      #BIT0,WORK
4775 024344 013737 001156 001210 7$:  MOV      RSO,INBIT
4776 024352 004737 024512          JSR      PC,XXOR
4777 024356 042737 000004 001216  BIC      #BIT2,WORK0
4778 024364 005737 001210          TST      INBIT          ;TEST RESULT OF XOR
4779 024370 001403          BEQ      8$
4780 024372 052737 000004 001216  BIS      #BIT2,WORK0
4781
4782          ;FROM B0 IN WORK0 AND B14 IN WCRC CLACULATE BIT15 IN WORK0
4783
4784 024400 005037 001214          8$:  CLR      WORK
4785 024404 032737 040000 001200  BIT      #BIT14,WCRC
4786 024412 001403          BEQ      9$
4787 024414 052737 000001 001214  BIS      #BIT0,WORK
4788 024422 013737 001156 001210 9$:  MOV      RSO,INBIT
4789 024430 004737 024512          JSR      PC,XXOR
4790 024434 042737 100000 001216  BIC      #BIT15,WORK0
4791 024442 005737 001210          TST      INBIT          ;TEST RESULT OF XOR
4792 024446 001403          BEQ      10$
4793 024450 052737 100000 001216  BIS      #BIT15,WORK0
4794 024456 005337 001204          10$: DEC      REPT1          ;DONE WITH WD
4795 024462 001244          BNE      2$          ;NO
4796 024464 005337 001202          DEC      REPT          ;DONE WITH SECTOR?
4797 024470 001404          BEQ      11$          ;YES
4798 024472 062705 000002          ADD      #2,R5          ;GET NEXT WD
4799 024476 011504          MOV      (R5),R4          ;GET DATA WD
4800 024500 000623          BR       1$
4801 024502 013737 001216 001214 11$: MOV      WORK0,WORK          ;SAVE CRC WORD IN WORK
4802 024510 000207          RTS      PC          ;EXIT
4803
4804          ;XOR SUBROUTINE
4805
4806 024512 013703 001214          XXOR: MOV      WORK,R3
4807 024516 043703 001210          BIC      INBIT,R3
4808 024522 043737 001214 001210  BIC      WORK,INBIT
4809 024530 050337 001210          BIS      R3,INBIT
4810 024534 000207          RTS      PC

```

4811  
4812  
4813  
4814  
4815  
4816  
4817  
4818  
4819  
4820  
4821  
4822  
4823  
4824  
4825  
4826  
4827  
4828  
4829  
4830  
4831  
4832  
4833  
4834  
4835  
4836  
4837  
4838  
4839  
4840  
4841  
4842  
4843  
4844  
4845  
4846  
4847  
4848  
4849  
4850

024536 010446  
024540 010546  
024542 017605 000004  
024546 032705 177400  
024552 001002  
024554 016605 000004  
024560 105715  
024562 001423  
024564 122715 000012  
024570 001012  
024572 113704 001015  
024576 113777 001014 154220  
024604 105777 154206  
024610 100375  
024612 005304  
024614 001370  
024616 112577 154202  
024622 105777 154170  
024626 100375  
024630 000753  
024632 017646 000004  
024636 062766 000002 000006  
024644 022666 000004  
024650 001006  
024652 062705 000002  
024656 042705 000001  
024662 010566 000004  
024666 012605  
024670 012604  
024672 000002

.SBTTL

\$TYPE - TTY TYPEOUT ROUTINE

: THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE  
: CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE  
: MESSAGE STARTING IN LOCATION "ADR:", 2) "TYPE CHAR" - TYPES  
: THE ASCII "CHAR", AND 3) "PRINT <<15><12>"MESSAGE">" - TYPES  
: THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS  
: TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS  
: IS IN FILCHR+1.

.TYPE: MOV R4,-(6)  
MOV R5,-(6)  
MOV #4(6),R5  
BIT #177400,R5  
BNE IS  
MOV 4(6),R5  
1S: TSTB (R5)  
BEQ 2S  
CMPB #12,(R5)  
BNE 4S  
MOVB FILCHR+1,R4  
5S: MOVB FILCHR,@TPB  
TSTB @TPS  
BPL -4  
DEC R4  
BNE 5S  
4S: MOVB (R5)+,@TPB  
TSTB @TPS  
BPL -4  
BR IS  
2S: MOV #4(6),-(6)  
ADD #2,6(6)  
CMP (6)+,4(6)  
BNE 3S  
ADD #2,R5  
BIC #1,R5  
3S: MOV R5,4(6)  
MOV (6)+,R5  
MOV (6)+,R4  
RTI

: SAVE R4  
: SAVE R5  
: GET ADDRESS TO BE TYPED  
: IS IT A TYPEN?  
: NO  
: GET ADDRESS OF CHARACTER  
: TERMINATOR?  
: GET OUT IF SO  
: IS THE CHAR A LINE FEED  
: NO - GET OUT  
: GET THE FILL COUNT  
: TYPE A FILLER  
: DONE YET?  
: NO - WAIT  
: DEC COUNT  
: LOOP UNTIL 0  
: LOAD AND TYPE THE CHARACTER  
: IS THE PRINTER READY  
: WAIT UNTIL IT IS  
: GET THE NEXT CHARACTER  
: GET ADDRESS TO BE TYPED  
: ADD 2 TO THE ADDRESS  
: IS IT .+2?  
: NO  
: ADD 2 TO THE ADDRESS  
: BACK UP TO AN EVEN BYTE  
: RESTORE ADDRESS  
: RESTORE R5  
: RESTORE R4  
: RETURN

```

4851          .SBTTL          SSCOPE - SCOPE LOOP HANDLER
4852
4853          ;THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR
4854          ;LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.
4855          ;"SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND
4856          ;RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"
4857
4858          024674 104452          .SCOPE: KBDIN          ;GO CHECK FOR IG
4859          024676 032777 000400 154122          BIT          #SW8,JSWR          ;LOOP ON SPEC. TEST?
4860          024704 001404          BEQ          IS          ;NO LOOP ON SPEC. TEST
4861          024706 127737 154114 001000          CMPB          JSWR,ICNT          ;ON RIGHT TEST? *SW7-0*
4862          024714 001453          BEQ          .OVER          ;NOT RIGHT TEST
4863          024716 032777 040000 154102 1S:          BIT          #SW14,JSWR          ;LOOP ON TEST?
4864          024724 001045          BNE          .KIT          ;LOOP ON TEST IS SET
4865          024726 000416          BR          3S          ;SKIP - NOP FOR XOR TESTER
4866          024730 013746 000004          MOV          JS4,-(6)          ;PUSH JS4 ON STACK
4867          024734 012737 024754 000004          MOV          #4S,JS4          ;SET FOR TIMEOUT
4868          024742 005737 177060          TST          JS177060          ;ERROR ON XOR?
4869          024746 012637 000004          MOV          (6)+,JS4          ;POP STACK INTO JS4
4870          024752 000422          BR          .SVLAD          ;NO ERROR - GO TO NEXT TEST
4871          024754 022626          4S:          CMP          (6)+,(6)+          ;CLEAR STACK
4872          024756 012637 000004          MOV          (6)+,JS4          ;POP STACK INTO JS4
4873          024762 000426          BR          .KIT          ;ERROR - LOOP ON TEST
4874          024764 032777 004000 154034 3S:          BIT          #SW11,JSWR          ;KILL ITERATIONS
4875          024772 001012          BNE          .SVLAD          ;YES - KILL ITERATIONS
4876          024774 105737 001001          TSTB          ICNT+1          ;FIRST ONE?
4877          025000 001404          BEQ          2S          ;BRANCH IF FIRST
4878          025002 123737 025066 001001          CMPB          TIMES,ICNT+1          ;DONE?
4879          025010 003013          BGT          .KIT          ;BRANCH IF NOT
4880          025012 112737 000001 001001 2S:          MOVB          #1,ICNT+1          ;FIRST ITERATION
4881          025020 105237 001000          .SVLAD: INCB          ICNT          ;COUNT TEST NUMBERS
4882          025024 011637 001010          MOV          (6) LAD          ;SAVE LOOP ADDRESS
4883          025030 013777 001000 153772          MOV          ICNT,DISPLAY          ;DISPLAY TEST NO. AND ITERATION COUNT
4884          025036 000002          RTI          ;RETURN
4885
4886          025040 105237 001001          .KIT:          INCB          ICNT+1          ;INC THE ITERATION COUNT
4887          025044 013777 001000 153756 .OVER:          MOV          ICNT,DISPLAY          ;SET UP DISPLAY
4888          025052 005737 001010          TST          LAD          ;FIRST ONE?
4889          025056 001760          BEQ          .SVLAD          ;YES
4890          025060 013716 001010          MOV          LAD,(6)          ;FUDGE RETURN ADDRESS
4891          025064 000002          RTI          ;FIXES PS
4892
4893          025066 000001          TIMES:          1          ;RUN 1 TIMES

```



```

4894          .SBTTL          SHLT - HLT ROUTINE (ERROR TYPEOUT)
4895
4896          ;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE
4897          ;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS
4898          ;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,
4899          ;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT
4900          ;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADITIONAL TYPEOUTS.
4901
4902          025070 104452          .HLT:  KBDIN          ;GO CHECK FOR 1G
4903          025072 032777 002000 153726  BIT          #SW10,JSWR          ;BELL ON ERROR?
4904          025100 001402          BEQ          1$          ;NO - SKIP
4905          025102 104402 000007          TYPE          ,BELL          ;RING BELL
4906          025106 005237 001002          INC          ERRORS          ;COUNT THE NUMBER OF ERRORS
4907          025112 032777 020000 153706 1$:  BIT          #SW13,JSWR          ;SKIP TYPEOUT IF SET
4908          025120 001025          BNE          2$          ;SKIP TYPEOUTS
4909          025122 104402 025126          TYPE          ,+2          ;ASCIZ <15><12>
4910          025132 011637 001012          MOV          (6),HLTADR          ;PUT ADDRESS OF INSTRUCTION ON STACK
4911          025136 162737 000002 001012  SUB          #2,HLTADR          ;FUDGE ADDRESS
4912          025144 117737 153642 025226  MOVB         @HLTADR,.HLTCT          ;GET HLT ARGUMENT
4913          025152 013746 001012          MOV          HLTADR,-(6)          ;PUT HLTADR ON STACK
4914          025156 104404          TYPE          ;TYPE STACK IN OCTAL
4915          025160 104402 025164          TYPE          ,+2          ;ASCIZ " "
4916          025170 004737 026374          JSR          PC,RSREG          ;GO TO USER ERROR ROUTINE
4917          025174 005777 153626          2$:  TST          @SWR          ;HALT ON ERROR
4918          025200 100001          BPL          .+4          ;SKIP IF CONTINUE
4919          025202 000000          HALT          ;HALT ON ERROR!
4920          025204 032777 001000 153614  BIT          #SW9,JSWR          ;CHECK FOR INHIBIT LOOP ON ERROR
4921          025212 001003          BNE          3$          ;SKIP IF LOOP ON ERROR
4922          025214 105037 001001          CLRB         ICNT+1          ;CLEAR ITERATION COUNT
4923          025220 000002          RTI          ;RETURN
4924          025222 000137 025040          3$:  JMP          .KIT          ;LOOP ON TEST UNTIL NO ERRORS
4925
4926          025226 000000          .HLTCT: 0          ;HLT ARGUMENT

```

```

4927          .SBTTL          SOCTAL - OCTAL TYPEOUT ROUTINE
4928
4929          ;THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE
4930          ;ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, OR TYPE THE
4931          ;16 BITS. IT IS CALLED VIA THE TYPOCT, TYPBIT, OR TYPOCS MACRO'S.
4932
4933 025230 012737 170101 025416 .TYPEB: MOV      #170101,.PR      ;SET BIT FLAG AND 16. CHARACTER COUNT
4934 025236 000411              BR          .PTIT          ;NOW TYPE IT IN BIT FORM
4935 025240 112737 000001 025416 .TYPEO: MOVB   #1,.PR          ;SET ZERO FILL SWITCH
4936 025246 000402              BR          .+6           ;SKIP
4937 025250 005037 025416 .TYPES: CLR     .PR          ;SUPPRESS LEADING ZERO'S
4938 025254 112737 177772 025417 .MOV     #6,.PR+1    ;SET COUNT
4939 025262
4940 025262 010446              MOV     R4,-(6)        ;PUSH R4 ON STACK
4941 025264 010546              MOV     R5,-(6)        ;PUSH R5 ON STACK
4942 025266 016605 000010      MOV     10(6),R5     ;GET THE DATA
4943 025272 012704 025420      MOV     #.PR+2,R4    ;SET POINTER TO FIRST ASCII CHAR.
4944 025276 105014              CLRB   (4)          ;CLEAR FIRST BYTE
4945 025300 000411              BR     .PRF         ;ROTATE FIRST BIT
4946 025302 105014              .PRL:  CLRB   (4)          ;CLEAR BYTE OF CHARACTER
4947 025304 032737 000100 025416 .BIT     #100,.PR    ;BIT TYPING MODE?
4948 025312 001004              BNE   .PRF         ;YES - SKIP 2 ROTATES
4949 025314 006105              ROL   R5           ;ROTATE BIT INTO C
4950 025316 106114              ROLB  (4)          ;PACK IT
4951 025320 006105              ROL   R5           ;ROTATE BIT INTO C
4952 025322 106114              ROLB  (4)          ;PACK IT
4953 025324 006105              .PRF:  ROL   R5           ;ROTATE BIT INTO C
4954 025326 106114              ROLB  (4)          ;PACK IT
4955 025330 105714              TSTB  (4)          ;IS IT ZERO?
4956 025332 001402              BEQ   .+6          ;SKIP INC
4957 025334 105237 025416      .PR     .PR          ;SET FILL SWITCH
4958 025340 105737 025416      TSTB  .PR          ;CHECK FILL SWITCH
4959 025344 001402              BEQ   .+6          ;SKIP BITSET
4960 025346 152724 000060      BISB  #'0,(4)+    ;MAKE INTO ASCII CHAR
4961 025352 105237 025417      INCB  .PR+1        ;INC COUNT
4962 025356 001351              BNE   .PRL        ;REPEAT
4963 025360 022704 025420      CMP   #.PR+2,R4   ;EMPTY BUFFER?
4964 025364 001002              BNE   .+6          ;SKIP IF NOT
4965 025366 112724 000060      MOVB  #'0,(4)+    ;LOAD I ZERO
4966 025372 105014              CLRB  (4)          ;NULL TERMINATOR
4967 025374 104402 025420      TYPE  .PR+2        ;TYPE IT
4968 025400 012605              MOV   (6)+,R5     ;POP STACK INTO R5
4969 025402 012604              MOV   (6)+,R4     ;POP STACK INTO R4
4970 025404 016666 000002 000004 .MOV   2(6),4(6)   ;GET RID OF
4971 025412 012616              MOV   (6)+,(6)    ;DATA WORD
4972 025414 000002              RTI
4973
4974 025416 000012          .PR:  .BLKW  12    ;COUNT, SWITCH, AND OUTPUT BUFFER

```

# F10

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-R504 MAINTENANCE MODE DIAGNOSTIC  
\$POWER - POWER DOWN AND UP ROUTINES

MACY11 27(732) 25-SEP-76 09:14 PAGE 123

```

4975          .SBTTL          $POWER - POWER DOWN AND UP ROUTINES
4976
4977          ; THIS IS THE POWER FAIL ROUTINE WHICH WILL SAVE ALL
4978          ; THE GENERAL REGISTERS AND USER DEFINED REGISTERS THEN
4979          ; WAIT FOR POWER TO GO DOWN AND BE RESTORED.
4980          ; IF THERE ISN'T ENOUGH TIME FOR SAVING ALL THE REGISTERS,
4981          ; THE PROGRAM WILL HALT AT '.ILLUP'.
4982
4983 025442 012777 025570 000126 .POWER: MOV      #.ILLUP, @.PUVEC ; SET FOR FAST UP
4984 025450 012777 000340 000122          MOV      #340, @.PUVECS+2 ; PRIO:7
4985 025456 010046                MOV      R0, -(6) ; PUSH R0 ON STACK
4986 025460 010146                MOV      R1, -(6) ; PUSH R1 ON STACK
4987 025462 010246                MOV      R2, -(6) ; PUSH R2 ON STACK
4988 025464 010346                MOV      R3, -(6) ; PUSH R3 ON STACK
4989 025466 010446                MOV      R4, -(6) ; PUSH R4 ON STACK
4990 025470 010546                MOV      R5, -(6) ; PUSH R5 ON STACK
4991 025472 010637 025574          MOV      SP, .SAVR6 ; SAVE SP
4992 025476 012777 025506 000072          MOV      #.POWUP, @.PUVEC ; SET UP VECTOR
4993 025504 000000                HALT ; WAIT FOR PF
4994
4995 025506 013706 025574          .POWUP: MOV      .SAVR6, SP ; GET SP
4996 025512 005001                CLR      R1 ; WAIT LOOP FOR THE TTY
4997 025514 005201          IS: INC      R1 ; WAIT FOR THE INC
4998 025516 001376                BNE     IS ; OF WORD
4999 025520 012605                MOV      (6)+, R5 ; POP STACK INTO R5
5000 025522 012604                MOV      (6)+, R4 ; POP STACK INTO R4
5001 025524 012603                MOV      (6)+, R3 ; POP STACK INTO R3
5002 025526 012602                MOV      (6)+, R2 ; POP STACK INTO R2
5003 025530 012601                MOV      (6)+, R1 ; POP STACK INTO R1
5004 025532 012600                MOV      (6)+, R0 ; POP STACK INTO R0
5005 025534 012737 025442 000024          MOV      #.POWER, @#24 ; SET UP THE POWER DOWN VECTOR
5006 025542 012737 000340 000026          MOV      #340, @#26 ; PRIO:7
5007 025550 104402 025554                TYPE   +2 ; .ASCIZ <15><12>"POWER"
5008 025564 000137 021652                JMP     MULSYS ; JMP TO USER ADDRESS
5009
5010 025570 000000          .ILLUP: HALT ; THE POWER UP SEQUENCE WAS STARTED
5011 025572 000776                BR     .-2 ; BEFORE THE POWER DOWN WAS COMPLETE
5012
5013 025574 000000          .SAVR6: 0 ; PUT THE SP HERE
5014 025576 000024 000026          .PUVEC: 24, 26 ; POWER UP VECTOR

```

```

5015          .SBTTL          SRDOCT - OCTAL INPUT ROUTINE
5016
5017          ;THIS ROUTINE CALLS RDLIN, INPUTS A LINE FROM THE TTY AND CONVERTS
5018          ;IT INTO AN OCTAL NUMBER WHICH IS THE FIRST WORD ON THE STACK.
5019
5020 025602 011646          .RDOCT: MOV      (6),-(6)          ;MOVE THE PC
5021 025604 016666 000004 000002 MOV      4(6),2(6)          ;MOVE THE PS
5022 025612 010146          MOV      R1,-(6)          ;PUSH R1 ON STACK
5023 025614 010246          MOV      R2,-(6)          ;PUSH R2 ON STACK
5024 025616 010346          MOV      R3,-(6)          ;PUSH R3 ON STACK
5025 025620 104412          4$:  RDLIN          ;READ A LINE INTO INPUT
5026 025622 005001          CLR      R1          ;INIT DATA WORD
5027 025624 005037 027564 CLR      CTN          ;CLEAR COUNT WORD
5028 025630 012703 026056 MOV      @INPUT,R3          ;INIT POINTER
5029 025634 112302          1$:  MOV     B      (3)+,R2          ;GET A BYTE
5030 025636 122702 000015 CMP     B      @15,R2          ;WAS IT A CR?
5031 025642 001421          BEQ     2$          ;GET OUT IF YES
5032 025644 122702 000060 CMP     B      @0,R2          ;CHECK FOR 0 OR GREATER
5033 025650 003024          BGT     3$          ;ERROR - LESS THAN 0
5034 025652 122702 000067 CMP     B      @7,R2          ;CHECK FOR 7 OR LESS
5035 025656 002421          BLT     3$          ;ERROR - GREATER THAN 7
5036 025660 006002          ROR     R2          ;GET
5037 025662 006002          ROR     R2          ;INTO
5038 025664 006002          ROR     R2          ;POSITION
5039 025666 006101          ROL     R1          ;FIRST BIT
5040 025670 006102          ROL     R2          ;GET
5041 025672 006101          ROL     R1          ;SECOND BIT
5042 025674 006102          ROL     R2          ;GET
5043 025676 006101          ROL     R1          ;THIRD BIT
5044 025700 005237 027564 INC     CTN          ;YES HE TYPED SOMETHING
5045 025704 000753          BR      1$          ;LOOP
5046 025706 010166 000012 2$:  MOV     R1,12(6)          ;SAVE THE RESULT
5047 025712 012603          MOV     (6)+,R3          ;POP STACK INTO R3
5048 025714 012602          MOV     (6)+,R2          ;POP STACK INTO R2
5049 025716 012601          MOV     (6)+,R1          ;POP STACK INTO R1
5050 025720 000002          RTI          ;RETURN
5051
5052 025722          3$:
5053 025722 104402 025726 TYPE     4$+2          ;.ASCIZ "?"(15)<12>
5054 025732 000732          BR      4$          ;TRY AGAIN

```

```

5055
5056
5057
5058
5059
5060
5061
5062 025734 010546
5063 025736 012705 026056
5064 025742 022705 026076
5065 025746 001423
5066 025750 105737 177560
5067 025754 100375
5068 025756 113715 177562
5069 025762 142715 000200
5070 025766 122715 000025
5071 025772 001006
5072 025774 104402 026000
5073 026006 000753
5074 026010 122715 000177
5075 026014 001005
5076 026016
5077 026016 104402 026022
5078 026026 000743
5079 026030 111527 000000
5080 026034 104402 026032
5081 026040 122725 000015
5082 026044 001336
5083 026046 104402 000012
5084 026052 012605
5085 026054 000002
5086
5087 026056 000020
    
```

```

.SBTTL          SRDLIN - TTY INPUT ROUTINE

;THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS
;INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR
;INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY RETYPING
;THE LINE. BUFFER OVERFLOW ERRORS LIKE A RUBOUT.

.RDLIN: MOV      R5, -(6)          ;SAVE R5
1$:      MOV      #INPUT, R5      ;GET ADDRESS
2$:      CMP      #INPUT+16., R5  ;BUFFER FULL?
         BEQ      4$              ;YES - TYPE "?"
         TSTB    0#177560        ;WAIT FOR
         BPL      -4              ;A CHARACTER
         MOVB    0#177562, (5)   ;GET CHARACTER
         BICB    #200, (5)       ;GET RID OF JUNK
         CMPB    #25, (5)        ;IS IT A ↑U
         BNE     5$              ;BRANCH IF NOT
         TYPE    .+2             ;.ASCIZ "↑U"<15><12>
         BR      1$              ;START OVER
5$:      CMPB    #177, (5)       ;IS IT A RUBOUT
         BNE     3$              ;SKIP IF NOT
4$:      TYPE    .+2             ;.ASCIZ "?"<15><12>
         BR      1$              ;ZAP THE BUFFER AND LOOP
3$:      MOVB    (5), #0         ;SET UP FOR TYPING
         TYPE    3$+2           ;ECHO IT
         CMPB    #15, (5)+      ;CHECK FOR RETURN
         BNE     2$              ;LOOP IF NOT RETURN
         TYPE    .12            ;TYPE A LINE FEED
         MOV     (6)+, R5        ;RESTORE R5
         RTI                    ;RETURN

INPUT:  .BLKB  16.             ;TTY INPUT AREA
    
```

```

5088
5089
5090
5091
5092
5093
5094
5095 026076 011646
5096 026100 162716 000002
5097 026104 017616 000000
5098 026110 062716 121516
5099 026114 013607
5100
5101 026116 024674
5102 026120 024536
5103 026122 025240
5104 026124 025250
5105 026126 025602
5106 026130 025734
5107 026132 026176
5108 026134 026224
5109 026136 022174
5110 026140 022144
5111 026142 022136
5112 026144 022240
5113 026146 022222
5114 026150 022266
5115 026152 022466
5116 026154 022562
5117 026156 023444
5118 026160 023674
5119 026162 023274
5120 026164 026316
5121 026166 026356
5122 026170 027414
5123 026172 027274
5124 026174 027476

```

```

.SBTTL          STRAP - TRAP HANDLER

; THIS ROUTINE DECODES A TRAP CALL AND JUMPS TO THE APROPRATE
; SUBROUTINE. THE CALL IS A "TRAP+N" WHERE N IS A MULTIPLE OF 2.
; THE "SET" MACRO WILL CREATE THE TABLE NEEDED. IT HAS TO
; FOLLOW THIS MACRO.

.TRAP:  MOV      (6),-(6)          ;GET ADDRESS OF TRAP +2
        SUB      #2,(6)          ;MAKE IT ADDRESS OF TRAP
        MOV      @((6),(6))      ;GET TRAP INSTRUCTION
        ADD      #.TRP+2-TRAP,(6);GET DATA AND MAKE IT AN OFFSET
.TRAP:  MOV      @((6)+,PC)      ;GO TO PROPER SUBROUTINE

.SCOPE = TRAP+0 (104400)
.TYPE  = TRAP+2 (104402)
.TYPE0 = TRAP+4 (104404)
.TYPES = TRAP+6 (104406)
.RDOCT = TRAP+10 (104410)
.RDLIN = TRAP+12 (104412)
.CLRDK = TRAP+14 (104414)
.MRDMD = TRAP+16 (104416)
.MRCK  = TRAP+20 (104420)
.MRCLK = TRAP+22 (104422)
.MRINT = TRAP+24 (104424)
.DSCK  = TRAP+26 (104426)
.MRIND = TRAP+30 (104430)
.XBIT  = TRAP+32 (104432)
.CLKD1 = TRAP+34 (104434)
.CLKD2 = TRAP+36 (104436)
.CLKR1 = TRAP+40 (104440)
.CLKR2 = TRAP+42 (104442)
.RBIT  = TRAP+44 (104444)
.GETSP = TRAP+46 (104446)
.SPASS = TRAP+50 (104450)
.KBDIN = TRAP+52 (104452)
.SUSWR = TRAP+54 (104454)
.CNTLU = TRAP+56 (104456)

```

```

5125                                     ;CLEAR ALL DISK REGISTERS
5126 026176 012777 000040 152676 .CLRDK: MOV #40, @RSCS2 ;CLEAR ALL DSK REG
5127 026204 013777 001160 152670 MOV UNNUM, @RSCS2 ;GET UNIT NUMBER
5128 026212 005037 001174 CLR MCCNT ;CLEAR MAINT CLOCK COUNT
5129 026216 005037 001176 CLR MCCNT+2
5130 026222 000002 RTI
5131
5132 026224 012777 000001 152672 .MRDMD: MOV #1, @RSMR ;PUT DRIVE INTO MAINT MODE
5133 026232 000002 RTI
5134
5135 026234 005037 001214 WAITRY: CLR WORK ;CLEAR COUNTER
5136 026240 105777 152634 1$: TSTB @RSCS1 ;TEST READY
5137 026244 100406 BMI 2$ ;OK CONT
5138 026246 005237 001214 INC WORK ;UPDATE COUNTER
5139 026252 005737 001214 TST WORK ;DONE YET?
5140 026256 001403 BEQ 3$ ;READY DID NOT COME UP
5141 026260 000767 BR 1$ ;CONTINUE WAITING
5142 026262 062716 000002 2$: ADD #2, (SP) ;UPDATE RETURN PC
5143 026266 000207 3$: RTS PC ;RETURN
5144
5145                                     ;ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT
5146                                     ;TO THE LEFT. CARRIES BIT 15 OF ONE WORD TO BIT 0 OF THE NEXT WORD
5147
5148 026270 012702 027566 MDATA: MOV #INBUF, R2 ;GET LEFT ADDRESS OF
5149 026274 062702 000442 ADD #442, R2 ;DATA TABLE
5150 026300 012703 000220 MOV #220, R3 ;SETUP COUNTER FOR 200 WORDS
5151 026304 000241 CLC ;CLEAR CARRY
5152 026306 006142 1$: ROL -(R2) ;SHIFT DATA PATTERN
5153 026310 005303 DEC R3 ;DO ALL
5154 026312 001375 BNE 1$ ;WORDS
5155 026314 000207 RTS PC
5156
5157                                     ;THIS ROUTINE CLOCKS MR REG TO GET A SECTOR PULSE WHICH
5158                                     ;CLEARS OUT REGS. AND COUNTERS
5159
5160 026316 012737 002001 001202 .GETSP: MOV #1025., REPT ;SETUP COUNTER
5161 026324 104430 MRIND ;SEND INDEX PULSE TO MR REG
5162 026326 104422 1$: MRCLK ;CLOCK MR
5163 026330 005337 001202 DEC REPT ;TO REACH
5164 026334 001374 BNE 1$ ;SECTOR PULSE
5165 026336 032777 000400 152560 BIT #400, @RSMR ;DID SECTOR PULSE SET?????
5166 026344 001401 BEQ 2$ ;YES
5167 026346 000002 RTI ;NO REPORT ERROR
5168 026350 062716 000002 2$: ADD #2, (SP) ;UPDATE RETURN ADDR
5169 026354 000002 RTI
5170
5171 026356 104422 .SPASS: MRCLK ;CLOCK PAST SECTOR PULSE
5172 026360 104422 MRCLK
5173 026362 005037 001174 CLR MCCNT ;RESET MAINT CLOCK COUNTERS
5174 026366 005037 001176 CLR MCCNT+2
5175 026372 000002 RTI

```

# K10

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS:1-RSO4 MAINTENANCE MODE DIAGNOSTIC  
STRAP - TRAP HANDLER

MACY11 27(732) 25-SEP-76 09:14 PAGE 128

```

;ERROR TYPTXTOUT ROUTINE
5176
5177
5178 026374 005737 025226 RSREG: TST .HLTCT ;SHOULD WE TYPTXT GOOD AND BAD
5179 026400 001022 BNE 8$ ;NO
5180 026402 104402 026406 TYPE .+2 ;ASCIZ " BAD="
5181 026414 010046 MOV BAD,-(6) ;PUT BAD ON STACK
5182 026416 104404 TYPEO ;TYPE STACK IN OCTAL
5183 026420 104402 026424 TYPE .+2 ;ASCIZ " GOOD="
5184 026434 010146 MOV GOOD,-(6) ;PUT GOOD ON STACK
5185 026436 104404 TYPEO ;TYPE STACK IN OCTAL
5186 026440 000402 BR 8$ ;TYPEOUT REGISTERS
5187 026442 000137 027100 JMP PTDONE ;GET OUT
5188 026446
5189 026446 104402 026452 8$: TYPE .+2 ;ASCIZ " CS1="
5190 026460 017746 152414 MOV @RSCS1,-(6) ;PUT @RSCS1 ON STACK
5191 026464 104404 TYPEO ;TYPE STACK IN OCTAL
5192 026466
5193 026466 104402 026472 1$: TYPE .+2 ;ASCIZ " ER="
5194 026500 017746 152410 MOV @RSER,-(6) ;PUT @RSER ON STACK
5195 026504 104404 TYPEO ;TYPE STACK IN OCTAL
5196 026506
5197 026506 104402 026512 2$: TYPE .+2 ;ASCIZ " CS2="
5198 026520 017746 152356 MOV @RSCS2,-(6) ;PUT @RSCS2 ON STACK
5199 026524 104404 TYPEO ;TYPE STACK IN OCTAL
5200 026526 032737 000200 025226 BIT #200,.HLTCT ;TYPTXT SECOND SET ?
5201 026534 001076 BNE SEEC ;YES
5202 026536 032737 000100 025226 BIT #AS,.HLTCT ;TYPTXT ER ?
5203 026544 001410 BEQ 3$ ;NO
5204 026546 104402 026552 TYPE .+2 ;ASCIZ " AS="
5205 026560 017746 152332 MOV @RSAS,-(6) ;PUT @RSAS ON STACK
5206 026564 104404 TYPEO ;TYPE STACK IN OCTAL
5207 026566 032737 000020 025226 3$: BIT #BA,.HLTCT ;TYPTXT BUS ASSRESS
5208 026574 001410 BEQ 4$ ;NO
5209 026576 104402 026602 TYPE .+2 ;ASCIZ " BA="
5210 026610 017746 152272 MOV @RSBA,-(6) ;PUT @RSBA ON STACK
5211 026614 104404 TYPEO ;TYPE STACK IN OCTAL
5212 026616 032737 000004 025226 4$: BIT #DA,.HLTCT ;TYPTXT DA ?
5213 026624 001410 BEQ 5$ ;NO
5214 026626 104402 026632 TYPE .+2 ;ASCIZ " DA="
5215 026640 017746 152244 MOV @RSDA,-(6) ;PUT @RSDA ON STACK
5216 026644 104404 TYPEO ;TYPE STACK IN OCTAL
5217 026646 032737 000010 025226 5$: BIT #WC,.HLTCT ;TYPTXT WC?
5218 026654 001410 BEQ 6$ ;NO
5219 026656 104402 026662 TYPE .+2 ;ASCIZ " WC="
5220 026670 017746 152210 MOV @RSWC,-(6) ;PUT @RSWC ON STACK
5221 026674 104404 TYPEO ;TYPE STACK IN OCTAL
5222 026676 032737 000040 025226 6$: BIT #DS,.HLTCT ;DRIVE STATUS
5223 026704 001475 BEQ PTDONE ;NO
5224 026706 104402 026712 TYPE .+2 ;ASCIZ " DS="

```



5225	026720	017746	152166			MOV	ARSDS,-(6)		;PUT ARSDS ON STACK
5226	026724	104404				TYPE0			;TYPE STACK IN OCTAL
5227	026726	000137	027100			JMP	PTDONE		;GET OUT
5228	026732	042737	000200	025226	SEEC:	BIC	#200,.HLTCT		;CLEAR COMMON BIT
5229	026740	032737	000240	025226		BIT	#DT,.HLTCT		;TYPTXT DRIVE TYPE?
5230	026746	001410				BEQ	9\$		;NO
5231	026750	104402	026754			TYPE	+2		;ASCIZ " DT="
5232	026762	017746	152140			MOV	ARSDT,-(6)		;PUT ARSDT ON STACK
5233	026766	104404				TYPE0			;TYPE STACK IN OCTAL
5234	026770	032737	000210	025226	9\$:	BIT	#DB,.HLTCT		;TYPTXT DATA BUFFER
5235	026776	001410				BEQ	10\$		;NO
5236	027000	104402	027004			TYPE	+2		;ASCIZ " DB="
5237	027012	017746	152104			MOV	ARSDB,-(6)		;PUT ARSDB ON STACK
5238	027016	104404				TYPE0			;TYPE STACK IN OCTAL
5239	027020	032737	000220	025226	10\$:	BIT	#MR,.HLTCT		;TYPTXT MN?
5240	027026	001410				BEQ	11\$		;NO
5241	027030	104402	027034			TYPE	+2		;ASCIZ " MR="
5242	027042	017746	152056			MOV	ARSMR,-(6)		;PUT ARSMR ON STACK
5243	027046	104404				TYPE0			;TYPE STACK IN OCTAL
5244	027050	032737	000204	025226	11\$:	BIT	#LA,.HLTCT		;TYPTXT LA?
5245	027056	001410				BEQ	PTDONE		;NO
5246	027060	104402	027064			TYPE	+2		;ASCIZ " LA="
5247	027072	017746	152022			MOV	ARSLA,-(6)		;PUT ARSLA ON STACK
5248	027076	104404				TYPE0			;TYPE STACK IN OCTAL
5249	027100	052737	100000	001166	PTDONE:	BIS	#BIT15,ONCEE		;SET FORND ERROR FLAG
5250	027106	032737	000040	001166		BIT	#BITS,ONCEE		
5251	027114	001466				BEQ	1\$		
5252	027116	104402	027122			TYPE	+2		;ASCIZ <15><12>"MAINT CLOCK COUNT "
5253	027150	013737	001174	001226		MOV	MCCNT,WORK4		;GET MAINT CLOCK COUNT
5254	027156	013737	001176	001222		MOV	MCCNT+2,WORK2		;CAL NUMBERS FOR DOUBLE PRECISION
5255	027164	006137	001222			ROL	WORK2		
5256	027170	006137	001226			ROL	WORK4		
5257	027174	000241				CLC			
5258	027176	013746	001226			MOV	WORK4,-(6)		;PUT WORK4 ON STACK
5259	027202	104406				TYPES			;TYPE STACK IN OCTAL - SUPRESS
5260	027204	012737	000005	001230		MOV	#5,WORK5		
5261	027212	005037	001232		2\$:	CLR	WORK6		
5262	027216	006137	001222			ROL	WORK2		
5263	027222	006137	001232			ROL	WORK6		
5264	027226	006137	001222			ROL	WORK2		
5265	027232	006137	001232			ROL	WORK6		
5266	027236	006137	001222			ROL	WORK2		
5267	027242	006137	001232			ROL	WORK6		
5268	027246	013746	001232			MOV	WORK6,-(6)		;PUT WORK6 ON STACK
5269	027252	104406				TYPES			;TYPE STACK IN OCTAL - SUPRESS
5270	027254	005337	001230			DEC	WORK5		
5271	027260	001354				BNE	2\$		
5272	027262	104402	027266			TYPE	+2		;ASCIZ <15><12>
5273	027272	000207			1\$:	RTS	PC		
5274									
5275									
5276									
5277	027274	032737	000001	027412	.SUSWR:	BIT	#BIT0,SWI		
5278	027302	001037				BNE	XXX		
5279	027304	013746	000006			MOV	6,-(SP)		;SAVE 6 ON STACK
5280	027310	013746	000004			MOV	4,-(SP)		;SAVE 4 ON STACK

```

5281 027314 012737 027334 000004      MOV      #15,4      ;SET UP TRAP ADDRESS
5282 027322 022777 177777 151476      CMP      #-1,2SWR  ;TEST 177570
5283 027330 001402                BEQ      2$        ;FAKE OUT
5284 027332 000407                BR       3$        ;HARDWARE AVAILABLE
5285 027334 022626                CMP      (SP)+,(SP)+ ;ADJUST STACK
5286 027336 012737 000176 001026 1$:      MOV      #SWREG,SWR ;SET UP SOFTWARE REGISTERS
5287 027344 012737 000174 001030 2$:      MOV      #DISPREG,DISPLAY
5288 027352 022737 000176 001026 3$:      CMP      #SWREG,SWR ;1ST TIME THRU?
5289 027360 001004                BNE     4$        ;NO CHANGE STILL 177570
5290 027362 005737 000042                TST     42        ;ANY XXDP OR ACT
5291 027366 001001                BNE     4$        ;SWR=000000
5292 027370 104456                CNTLU   ;GET INITIAL SETTINGS
5293 027372 012637 000004                MOV     (SP)+,4   ;REPLACE 4 FROM STACK
5294 027376 012637 000006                MOV     (SP)+,6   ;REPLACE 6 FROM STACK
5295 027402 052737 000001 027412 XXX:    BIS     #BIT0,SWI ;SET THE BEENHEREBIT
5296 027410 000002                RTI                    ;ALL DONE
5297
5298 027412 000000                SWI:    0
5299
5300
5301
5302 027414 005737 000042                .KBDIN: TST     42        ;GOT XXDP OR ACT
5303 027420 001057                BNE     OKT        ;YES,GET OUT
5304 027422 022737 000176 001026      CMP     #SWREG,SWR ;GOT SWITCH-LESS MACHINE?
5305 027430 001053                BNE     OKT        ;NO GET OUT
5306 027432 105777 151362                TSTB   2TKS       ;HAVE A CHARACTER
5307 027436 100050                SPL     OKT        ;NO GET OUT
5308 027440 017737 151356 027562      MOV     2TKB,.MSG
5309 027446 042737 177600 027562      BIC     #177600,.MSG ;STRIP OFF GARBAGE
5310 027454 122737 000007 027562      CMPB   #7,.MSG    ;DO WE HAVE A 1G
5311 027462 001036                BNE     OKT        ;NO,GET OUT
5312 027464 104402 027470                TYPE   ,,+2       ;.ASCIZ <15><12>"1G"
5313
5314 027476 104402 027502                .CNTLU: TYPE   ,,+2       ;.ASCIZ <15><12>"SWR= "
5315 027512 013746 000176                MOV     SWREG,-(6) ;PUT SWREG ON STACK
5316 027516 104404                TYPE0  ;TYPE STACK IN OCTAL
5317 027520 104402 027524                TYPE   ,,+2       ;.ASCIZ " NEW= "
5318 027536 104410                RDOCT
5319 027540 012637 027562      MOV     (SP)+,.MSG ;GET NEW VALUE OFF STACK
5320 027544 005737 027564      TST     CTN        ;DID HE TYPE <CR> OF 000000?
5321 027550 001403                BEQ     OKT        ;DONT CHANGE IF <CR>
5322 027552 013737 027562 000176      MOV     .MSG,SWREG ;CHANGE VALUE OF SWREG
5323 027560 000002                OKT:    RTI                    ;ALL DONE-EXIT
5324
5325 027562 000000                .MSG:    0
5326 027564 000000                CTN:    0
5327 027566 000300                INBUF:  .BLKW    300
5328 030366 000300                OUTBUF: .BLKW    300
5329                .END

```





HLT = 104000

1523*	1525	1528*	1530	1542*	1543*	1545	1548*	1549*	1550	1553	1575*	1576		
1584*	1585	1586*	1589*	1591	1592*	1597*	1599	1602*	1605*	1607	1611*	1796*		
1797	1808*	1809	1874*	1875	1885*	1886	1897*	1898	1909*	1910	1939*	1940		
1961*	1962	1972*	1973	1979*	1980	2018*	2019	2031*	2032	2040*	2041	2048*		
2049	2129*	2130*	2132	2144*	2145	2151*	2152*	2153	2159*	2160	2355*	2356		
2406*	2407	2460*	2461	2508*	2509	2551*	2552	2556*	2561	2562	2567*	2569		
2593*	3055*	3061	3067	3069	3071*	3074*	3081	3728*	3729*	3730	3748*	3757*		
3758*	3759	3843*	3844	4404*	4406	4416*	4418	4493*	4494*	4497	4516*	4517*		
4520	4642*	4645*	4646*	4647*	4652*	4657*	4662*	4667*	4669	4702*	4705*	4713*		
4715*	4720*	4723*	5184											
799#	1013	1097	1101	1106	1111	1117	1123	1129	1135	1141	1160	1164		
1169	1175	1181	1186	1191	1204	1208	1212	1220	1230	1236	1240	1244		
1249	1257	1261	1265	1276	1287	1295	1299	1303	1314	1324	1332	1336		
1340	1351	1361	1369	1373	1380	1386	1393	1403	1410	1418	1426	1437		
1441	1453	1461	1465	1473	1477	1493	1496	1500	1505	1522	1527	1532		
1547	1555	1558	1570	1578	1601	1609	1627	1632	1659	1665	1677	1681		
1690	1694	1697	1706	1710	1719	1723	1733	1737	1743	1750	1754	1765		
1779	1783	1799	1811	1838	1846	1849	1853	1856	1865	1869	1877	1888		
1900	1912	1942	1964	1975	1982	1985	2026	2027	2035	2045	2053	2094		
2098	2109	2113	2135	2149	2157	2164	2196	2202	2209	2212	2216	2219		
2241	2248	2252	2259	2263	2271	2277	2284	2293	2297	2306	2310	2316		
2319	2323	2326	2346	2360	2363	2366	2371	2375	2379	2397	2411	2414		
2417	2422	2426	2430	2451	2465	2468	2471	2477	2481	2500	2512	2515		
2518	2524	2528	2571	2575	2580	2584	2591	2594	2654	2660	2669	2673		
2682	2686	2694	2698	2706	2710	2714	2720	2724	2733	2737	2744	2758		
2763	2794	2802	2806	2815	2819	2826	2832	2835	2838	2902	2909	2918		
2922	2931	2935	2942	2946	2952	2960	2965	2977	2979	2999	3003	3007		
3011	3021	3025	3035	3042	3045	3048	3072	3134	3140	3149	3153	3162		
3166	3174	3178	3184	3191	3196	3208	3210	3230	3234	3238	3242	3252		
3256	3266	3274	3277	3280	3346	3353	3362	3366	3375	3379	3386	3390		
3396	3404	3409	3421	3423	3439	3443	3447	3451	3461	3465	3475	3483		
3486	3544	3550	3559	3563	3572	3576	3583	3587	3593	3601	3606	3618		
3620	3636	3640	3644	3648	3658	3662	3672	3680	3683	3686	3720	3732		
3738	3742	3749	3761	3792	3799	3805	3811	3847	3851	3855	3861	3865		
3887	3892	3896	3902	3906	3960	3966	3975	3979	3988	3992	4000	4004		
4012	4016	4020	4026	4030	4039	4043	4050	4064	4069	4103	4110	4114		
4122	4126	4132	4134	4142	4145	4148	4151	4202	4211	4218	4222	4234		
4237	4240	4245	4248	4287	4290	4302	4305	4327	4331					
836#	4910*	4911*	4912	4913	4927									
IADONE	017102	3786	3813#											
ICNT	001000	832#	975*	4358*	4861	4876	4878	4880*	4881*	4883	4886*	4887	4893	4922*
IE	= 000100	909#												
ILFDON	007326	2071	2073#											
INBIT	001210	930#	4756*	4758*	4760*	4764	4767	4775*	4778	4788*	4791	4807	4808*	4809*
INBUF	027566	2631	2648	2745	2780	2870	2969	2988	3055	3111	3128	3200	3219	3321
		3413	3429	3520	3610	3626	3936	3954	4051	4091	4278*	4280	4295	4319
		4320*	4734	5148	5327#									
INFTST	021564	4270	4335#											
INPUT	026056	986	5028	5063	5064	5087#								
INT	005176	1619#												
INTDON	005266	1628	1633#											
INTMR	020460	3952	4140#											
INTMR1	020530	4135	4152#											
IR	= 000100	895#												
KBDIN	= 104452	4858	4902	5122#										
LA	= 000204	886#	1665	1697	1765	1849	1856	5244						

HLTADR 001012  
IADONE 017102  
ICNT 001000  
IE = 000100  
ILFDON 007326  
INBIT 001210  
INBUF 027566  
  
INFTST 021564  
INPUT 026056  
INT 005176  
INTDON 005266  
INTMR 020460  
INTMR1 020530  
IR = 000100  
KBDIN = 104452  
LA = 000204













SW8	=	000400	775#	4858	4859		
SW9	=	001000	774#	4920			
TBOIA		021266	4291	4308#			
TIMES		025066	1076	1077*	1200*	4878	4893#
TIMSV		001170	922#	1076*	1200		
TKB		001022	840#	5308			
TKS		001020	839#	5306			
TPB		001024	841#	4832*	4837*		
TPS		001016	838#	4833	4838		
TRE	=	040000	893#	1497			
TRMR		022071	2358	2409	2463	4384#	
TRY		001704	1021#	1025			
TRYNX		002120	1034	1039	1051#	4335	
TSTEVB		022512	4477	4480	4487#		
TST1		002346	1081#				
TST10		003400	1279#				
TST11		003424	1288#				
TST12		003506	1304#				
TST13		003540	1318#				
TST.4		003564	1325#				
TST15		003646	1341#				
TST16		003700	1355#				
TST17		003724	1362#				
TST2		002570	1145#				
TST20		003766	1375#				
TST21		004010	1381#				
TST22		004032	1387#				
TST23		004056	1394#				
TST24		004114	1404#				
TST25		004142	1411#				
TST26		004200	1419#				
TST27		004236	1430#				
TST3		003004	1195#				
TST30		004310	1443#				
TST31		004354	1455#				
TST32		004424	1467#				
TST33		004476	1482#				
TST34		004600	1509#				
TST35		004706	1533#				
TST36		005060	1579#				
TST37		005174	1618#				
TST4		003076	1213#				
TST40		005266	1637#				
TST41		006022	1815#				
TST42		006604	1989#				
TST43		007326	2077#				
TST44		007516	2118#				
TST45		010070	2173#				
TST46		010252	2223#				
TST47		010610	2330#				
TST5		003124	1225#				
TST50		010774	2383#				
TST51		011150	2435#				
TST52		011322	2485#				
TST53		011536	2532#				
TST54		012050	2605#				





L11

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
CROSS REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732) 25-SEP-76 09:14 PAGE 143

.TRP	026114	5098	5099#
.TYPE	024536	4821#	5102
.TYPEB	025230	4933#	
.TYPE0	025240	4935#	5103
.TYPES	025250	4937#	5104
.XBIT	022266	4429#	5114



N11

MAINDEC-11-DZRSO-C  
DZRSO.C.P11

RS11-RSO4 MAINTENANCE MODE DIAGNOSTIC  
CROSS REFERENCE TABLE -- MACRO NAMES

MACY11 27(732) 25-SEP-76 09:14 PAGE 146

SUMMR

1\*



MAINDEC-11-DZRSO-C RS11-RS04 MAINTENANCE MODE DIAGNOSTIC  
DZRSO.C.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

ADC	4340	4400	4641												
ADD	1760	1762	1792	1794	1936	2057	2781	2990	3221	3430	3627	4092	4339	4399	4405
	4408	4417	4420	4448	4499	4522	4532	4605	4640	4671	4798	4842	4845	5098	5142
	5149	5168													
ASL	1053														
BCC	1278	1316	1353												
BES	1054	1587	1593	1603	1612	2558	2637	2876	3117	3488	3691	3786	3942		
BEQ	981	987	1000	1010	1023	1034	1037	1043	1096	1100	1105	1110	1116	1122	1128
	1134	1140	1159	1163	1168	1174	1180	1185	1190	1203	1207	1211	1219	1229	1233
	1239	1243	1248	1256	1260	1264	1275	1286	1294	1298	1302	1313	1323	1331	1335
	1339	1350	1360	1368	1372	1379	1385	1392	1402	1409	1417	1425	1436	1440	1452
	1460	1464	1472	1476	1492	1495	1499	1504	1519	1526	1531	1546	1551	1554	1557
	1566	1577	1600	1608	1631	1664	1696	1759	1764	1785	1787	1798	1810	1848	1855
	1876	1887	1899	1911	1919	1923	1925	1941	1951	1963	1974	1981	2020	2033	2042
	2050	2059	2061	2063	2065	2067	2069	2071	2092	2096	2107	2111	2133	2146	2154
	2161	2191	2211	2215	2218	2318	2322	2325	2357	2365	2370	2374	2378	2408	2416
	2421	2425	2429	2462	2470	2476	2480	2510	2517	2523	2527	2570	2574	2579	2583
	2590	2834	2837	3041	3044	3047	3060	3062	3066	3273	3276	3279	3482	3485	3679
	3682	3685	3719	3731	3737	3741	3746	3760	3790	3797	3803	3810	3845	3850	3854
	3859	3864	3886	3891	3895	3901	3905	4141	4144	4147	4150	4236	4239	4244	4247
	4325	4345	4430	4507	4512	4611	4644	4649	4651	4664	4681	4684	4732	4745	4765
	4773	4779	4786	4792	4797	4828	4860	4862	4877	4889	4904	4956	4959	5031	5065
	5140	5166	5203	5208	5213	5218	5223	5230	5235	5240	5245	5251	5283	5321	
BGT	4879	5033													
BHIS	4710														
BIC	793	978	979	1032	1049	1400	1415	1423	1502	1788	1827	1933	1934	1938	1949
	2002	2029	2036	2046	2054	2081	2099	2114	2130	2152	2169	2337	2442	2618	2752
	2777	2855	3054	3096	3298	3505	3776	3795	3801	3807	3877	3925	4058	4083	4276
	4436	4510	4515	4638	4647	4652	4658	4705	4713	4715	4720	4723	4763	4777	4790
	4807	4808	4846	5228	5309										
BICB	5069														
BIS	790	988	1075	1446	1449	1490	1516	1543	1649	1791	1826	1931	1955	2025	2034
	2044	2051	2103	2167	2183	2232	2244	2289	2567	2600	2617	2665	2753	2771	2776
	2854	2914	2984	3095	3145	3215	3297	3339	3358	3428	3504	3537	3555	3625	3729
	3758	3791	3798	3804	3882	3924	3971	4059	4077	4082	4279	4294	4318	4368	4483
	4492	4494	4508	4513	4517	4636	4645	4646	4655	4657	4662	4667	4682	4685	4702
	4766	4774	4780	4787	4793	4809	5249	5295							
BISB	4960														
BIT	980	1029	1033	1040	1042	1051	1057	1061	1127	1162	1179	1184	1408	1498	1556
	1568	1786	1924	1929	2003	2087	2137	2165	2554	2582	2597	2764	2766	2839	2982
	3063	3076	3213	3304	3426	3511	3623	3718	3783	4070	4072	4268	4324	4341	4359
	4366	4429	4438	4530	4608	4610	4643	4648	4653	4663	4692	4694	4731	4744	4752
	4772	4785	4824	4859	4863	4874	4903	4907	4920	4947	5165	5200	5202	5207	5212
	5217	5222	5229	5234	5239	5244	5250	5277							
BLOS	994	4697	4700	4755											
BLT	5035														
BMI	4284	4299	5137												
BNE	1030	1039	1041	1052	1058	1062	1521	1541	1569	1626	1683	1712	1725	1739	1775
	1802	1806	1858	1890	1914	1930	1944	1966	2004	2088	2138	2166	2204	2254	2267
	2279	2299	2555	2598	2645	2675	2700	2726	2765	2767	2769	2774	2787	2808	2840
	2883	2898	2924	2948	2981	2983	3027	3064	3077	3124	3155	3180	3212	3214	3258
	3305	3325	3331	3342	3368	3392	3425	3427	3467	3512	3524	3530	3540	3565	3589
	3622	3624	3664	3726	3784	3949	3981	4006	4032	4071	4073	4075	4080	4098	4116
	4179	4193	4195	4224	4269	4275	4286	4301	4316	4342	4360	4367	4407	4419	4439
	4447	4477	4480	4489	4491	4498	4521	4531	4604	4609	4654	4660	4666	4670	4693
	4695	4704	4712	4722	4753	4795	4825	4830	4836	4844	4864	4875	4908	4921	4948







	5210	5215	5220	5225	5232	5237	5242	5247	5253	5273	5313	5315	5318		
.PAGE	797	830	4851	4894	4927	4975	5015	5055	5088						
.REN	1														
.REPT	777														
.SBTTL	1078	1142	1192	1222	1427	1479	1506	1615	1634	1812	1986	2074	2115	2170	2220
	2327	2380	2432	2482	2529	2602	2842	3084	3281	3492	3695	3764	3814	3866	3908
	4153	4261	4336	4811	4851	4894	4927	4975	5015	5055	5088				
.TITLE	760														

ERRORS DETECTED: 0  
DEFAULT GLOBALS GENERATED: 0

\* ,DZRSO.SEQ/SOL/CRF/PAGNUM/NL:TOC=DZRSO.SML,DZRSO.P11  
RUN-TIME: 30 50 8 SECONDS  
RUN-TIME RATIO: 137/89=1.5  
CORE USED: 23K (45 PAGES)

