

1. The first part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that every entry should be supported by a valid receipt or invoice. This ensures transparency and allows for easy verification of the data.

2. The second section covers the process of reconciling accounts. It explains how to compare the company's internal records with the bank statements to identify any discrepancies. Regular reconciliation is crucial for catching errors early and preventing them from escalating.

3. The third part of the document addresses the issue of budgeting. It provides guidelines on how to set realistic financial goals and allocate resources effectively. A well-defined budget helps in controlling costs and maximizing the company's profitability.

4. The final section discusses the role of technology in financial management. It highlights the benefits of using accounting software to streamline processes, reduce manual errors, and generate detailed reports. Investing in the right technology can significantly improve the efficiency of the finance department.

In conclusion, effective financial management is essential for the long-term success of any business. By following the principles outlined in this document, companies can ensure their financial health and make informed decisions that drive growth.

100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120

This document is a confidential record of financial transactions and should be handled accordingly.

4.2.2 SWITCH REGISTER PRIORITIES

ERROR MESSAGES

1	UNRECOGNIZED	ON AN ERROR.
2	NO DATA	ON AN ERROR.
3	NO ADDRESS	ON AN ERROR.
4	NO DATA	ON AN ERROR.
5	NO ADDRESS	ON AN ERROR.
6	NO DATA	ON AN ERROR.
7	NO ADDRESS	ON AN ERROR.
8	NO DATA	ON AN ERROR.
9	NO ADDRESS	ON AN ERROR.
10	NO DATA	ON AN ERROR.

STARTING ADDRESS

IF ADDRESS 000000 IS NOT SET BY THE PROGRAM, THE PROGRAM WILL NOT START. THE ADDRESS 000000 IS SET BY THE PROGRAM AT THE START OF THE PROGRAM.

STARTING ADDRESS

IF ADDRESS 000000 IS NOT SET BY THE PROGRAM, THE PROGRAM WILL NOT START. THE ADDRESS 000000 IS SET BY THE PROGRAM AT THE START OF THE PROGRAM.

NOTE: IF ADDRESS 000000 IS NOT SET BY THE PROGRAM, THE PROGRAM WILL NOT START. THE ADDRESS 000000 IS SET BY THE PROGRAM AT THE START OF THE PROGRAM.

5. OPERATING PROCEDURE

WHEN PROGRAM IS INITIALLY STARTED MESSAGES AS DESCRIBED IN SECTION 4.2.2 WILL BE PRINTED.

AND PROGRAM WILL BEGIN RUNNING THE DIAGNOSTIC

17-SEP-76 14:02 PAGE 7

Vertical text on the left margin, possibly a page number or document identifier.

5.2 PROGRAM AND OR OPERATOR ACTION

THE TYPICAL APPROACH SHOULD BE

- 1. HOLD ON ERROR (VIA SW 15=1), WHEN EVER AN ERROR OCCURS.
- 2. UNLOCK SW 15.
- 3. SW 14: (LOCK ON THIS TEST.
- 4. SW 13: (INITIAL ERROR PRINT OUT)

IF THE TEST NUMBER AND PC WILL BE TYPED OUT AND POSSIBLY AN ERROR NUMBER WILL BE TYPED OUT. IT IS NECESSARY TO KNOW MORE INFORMATION CONCERNING THE TEST NUMBER AND PC OF THE ERROR REPORT THIS INFORMATION CAN BE INTERPRETTED.

6. ERRORS

AS DESCRIBED PREVIOUSLY THERE WILL ALWAYS BE A TEST NUMBER AND PC NUMBER. THE OPERATOR AN INDICATION OF THE ERROR.

6.2 ERROR RECOVERY

IF FOR SOME REASON THE DV-1 SHOULD HAVE BEEN IN CONTROL. THE OPERATOR SHOULD LOOK IN LOCATION ADDRESS OF THE ERROR. THE OPERATOR WILL HAVE AN IDEA AS TO WHAT THE ERROR IS.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

SECTION 4 (PLEASE) THE OPERATOR SHOULD VERIFY THE ADDRESS OF THE ERROR. THE OPERATOR WILL HAVE AN IDEA AS TO WHAT THE ERROR IS.

Vertical text on the left margin, possibly a page number or document identifier.

7.2 OPERATING RESTRICTIONS

DV11 TRIAL PROGRAM MUST BE RUN PRIOR TO THE FIRST AND ONLY THE FIRST RUNNING OF ANY DV11 DIAGNOSTIC IF "AUTO SIZING" IS NOT USED. NOTE: IF NO PROGRAM OTHER THAN A DV11 DIAGNOSTIC WAS LOADED AFTER DV11 TRIAL OR IF CORE MEMORY HAS NOT BEEN CHANGED OR IF THERE IS NO DV11 CONFIGURATION CHANGES, THE DV11 TRIAL PROGRAM NEED NEVER BE RUN AGAIN. HOWEVER IF ANY OF THE ABOVE HAVE BEEN VIOLATED THE DV11 TRIAL PROGRAM MUST BE RUN AGAIN BEFORE RUNNING THE DIAGNOSTICS NOTE: AN ALTERNATE WAY TO THE ABOVE IS ATTEMPTING THE "AUTO SIZING" WHEN PROGRAM IS INITIALLY STARTED WITH SWIN=0.

7.3 HARDWARE CONFIGURATION RESTRICTIONS (SYNC LINE CARDS ONLY)

- 1. HARDWARE MUST BE SET TO FULL DUPLEX
2. PARITY OFF
3. ALL LINES OF A PARTICULAR LINE CARD MUST BE CONFIGURED THE SAME.

8. MISCELLANEOUS

8.1 EXECUTION TIME

ALL DV11 DEVICE DIAGNOSTICS WILL GIVE AN "END PASS" MESSAGE (PROVIDING NO ERRORS AND SWIN=0) WITHIN 4 MINS. THIS IS ASSUMING SWIN=0 (COUNTING ITERATIONS) IS SET TO GIVE THE FASTEST POSSIBLE EXECUTION. THE ACTUAL EXECUTION TIME DEPENDS GREATLY ON THE POP11 CPU CONFIGURATION.

8.2 PASS COMPLETE

NOTE: *EVERY* TIME THE PROGRAM IS STARTED, THE TESTS WILL RUN AS IF SWIN (DELETE ITERATIONS) WAS UP (=1). THIS IS TO "VERIFY NO HARDWARE ERRORS" AS SOON AS POSSIBLE. THEREFORE THE FIRST PASS EACH PROGRAM IS STARTED WILL BE A "QUICK PASS" UNTIL ALL DV11'S IN SYSTEM ARE TESTED. WHEN THE DIAGNOSTIC HAS COMPLETED A PASS THE FOLLOWING IS AN EXAMPLE OF THE PRINT OUT TO BE EXPECTED.

END PASS DZDVA-B CSR: 175000 VEC: 300 PASSES: 000001 ERRORS: 000000

NOTE: THE NUMBERS FOR CSR AND VEC ARE NOT NECESSARILY THE VALUES FOR THE DEVICE. THEY ARE ONLY FOR THIS EXAMPLE.

NOTE: DZDVE (MODEM AND CABLE TEST) END PASS MESSAGE IS TYPED OUT ON TTY. PLEASE NOTE THAT EACH CHARACTER IS ACTUALLY AND "END PASS" INDICATION. THIS WAS USED IN THE "BALL" BECAUSE IF SWIN=1 AND AN ERROR OCCURRED IT MAY BE MISTAKEN FOR END PASS. THE PASS EXECUTION IS ALWAYS IN STANDARD END PASS TOO. THE "END" IS NOT A CHARACTER.

L01

17-SEP-76 14:32 PAGE 12
17-SEP-76 14:32 PAGE 12
17-SEP-76 14:32 PAGE 12

476

SPECIFIC CONFIGURATION.

TRAP CALLS.

.....:DVII STATUS TABLE AND ADDRESS ASSIGNMENTS

.....:DVII STATUS TABLE AND ADDRESS ASSIGNMENTS

.....:DVII STATUS TABLE AND ADDRESS ASSIGNMENTS

.....:DVII STATUS TABLE AND ADDRESS ASSIGNMENTS

.....:DVII STATUS TABLE AND ADDRESS ASSIGNMENTS

.....:CONTROL STATUS REGISTER FOR DVII NUMBER 00
.....:VECTOR "B" FOR DVII NUMBER 00
.....:PARAMETER FOR LINES 00-03 FOR DVII NUMBER 00
.....:SYNC TWO
.....:PARAMETER FOR LINES 04-07 FOR DVII NUMBER 00
.....:SYNC TWO
.....:PARAMETER FOR LINES 08-11 FOR DVII NUMBER 00
.....:SYNC TWO
.....:PARAMETER FOR LINES 12-15 FOR DVII NUMBER 00
.....:CONTROL STATUS REGISTER FOR DVII NUMBER 01
.....:VECTOR "B" FOR DVII NUMBER 01
.....:PARAMETER FOR LINES 00-03 FOR DVII NUMBER 01
.....:SYNC TWO
.....:PARAMETER FOR LINES 04-07 FOR DVII NUMBER 01
.....:SYNC TWO
.....:PARAMETER FOR LINES 08-11 FOR DVII NUMBER 01
.....:SYNC TWO
.....:PARAMETER FOR LINES 12-15 FOR DVII NUMBER 01
.....:CONTROL STATUS REGISTER FOR DVII NUMBER 02
.....:VECTOR "B" FOR DVII NUMBER 02
.....:PARAMETER FOR LINES 00-03 FOR DVII NUMBER 02
.....:SYNC TWO
.....:PARAMETER FOR LINES 04-07 FOR DVII NUMBER 02
.....:SYNC TWO
.....:PARAMETER FOR LINES 08-11 FOR DVII NUMBER 02
.....:SYNC TWO
.....:PARAMETER FOR LINES 12-15 FOR DVII NUMBER 02
.....:CONTROL STATUS REGISTER FOR DVII NUMBER 03
.....:VECTOR "B" FOR DVII NUMBER 03
.....:PARAMETER FOR LINES 00-03 FOR DVII NUMBER 03
.....:SYNC TWO
.....:PARAMETER FOR LINES 04-07 FOR DVII NUMBER 03
.....:SYNC TWO
.....:PARAMETER FOR LINES 08-11 FOR DVII NUMBER 03
.....:SYNC TWO
.....:PARAMETER FOR LINES 12-15 FOR DVII NUMBER 03
.....:CONTROL STATUS REGISTER FOR DVII NUMBER 04
.....:VECTOR "B" FOR DVII NUMBER 04
.....:PARAMETER FOR LINES 00-03 FOR DVII NUMBER 04
.....:SYNC TWO
.....:PARAMETER FOR LINES 04-07 FOR DVII NUMBER 04
.....:SYNC TWO
.....:PARAMETER FOR LINES 08-11 FOR DVII NUMBER 04


```

1158 003350 006305 ASL R5
1159 003352 006305 ASL R5
1160 003354 006305 ASL R5
1161 003356 000760 BR 1$
1162 003260 104404 PARERR: INSTER
1163 003362 000750 BR PARAM1
1164
1165 ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
1166 -----
1167
1168 003364 020537 003436 LIMITS: CMP R5,HILIM
1169 003370 101373 BHI PARERR
1170 003372 020537 003434 CMP R5,LOLIM
1171 003376 103770 BLO PARERR
1172 003400 133705 003442 BITB LOBITS,R5
1173 003404 001365 BNE PARERR
1174
1175 ;STORE NUMBER AT SPECIFIED ADDRESS
1176
1177 003406 013704 003440 1$: MOV DEVADR,R4
1178 003412 010524 MOV R5,(R4)+
1179 003414 062705 ADD #2,R5
1180 003420 105337 000002 DECB ADRCNT
1181 003424 001372 BNE 1$
1182 003426 012604 MOV (SP)+,R4
1183 003430 012605 MOV (SP)+,R5
1184 003432 000002 RTI
1185 003434 000000 LOLIM: 0
1186 003436 000000 HILIM: 0
1187 003440 000000 DEVADR: 0
1188 003442 000000 LOBITS: 0
1189 000000 003443 ADRCNT=LOBITS+1
1190
1191 ;SAVE PC OF TEST THAT FAILED AND R0-R5
1192 -----
1193
1194 003444 016637 000004 001276 .SAV05: MOV 4(SP),SAVPC ;SAVE R7 (PC)
1195
1196 ;SAVE R0-R5.
1197
1198 003452 010537 001272 SV05: MOV R5,SAVR5 ;SAVE R5
1199 003456 010437 001270 MOV R4,SAVR4 ;SAVE R4
1200 003462 010337 001266 MOV R3,SAVR3 ;SAVE R3
1201 003466 010237 001264 MOV R2,SAVR2 ;SAVE R2
1202 003472 010137 001262 MOV R1,SAVR1 ;SAVE R1
1203 003476 010037 001260 MOV R0,SAVR0 ;SAVE R0
1204 003502 000002 RTI ;LEAVE.
1205
1206 ;RESTORE R0-R5
1207
1208 003504 013700 001260 .RESC5: MOV SAVR0,R0 ;RESTORE R0
1209 003510 013701 001262 MOV SAVR1,R1 ;RESTORE R1
1210 003514 013702 001264 MOV SAVR2,R2 ;RESTORE R2
1211 003520 013703 001266 MOV SAVR3,R3 ;RESTORE R3
1212 003524 013704 001270 MOV SAVR4,R4 ;RESTORE R4
1213 003530 013705 001272 MOV SAVR5,R5 ;RESTORE R5

```



```

007:000 006:000 005:000 000016 TST 16(R1) ;IF DV11 THEN RESVIE S/B ALL D'S
007:000 006:000 005:000 001030 BNE 38 ;OR IF NOT DV11
;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DV11 CSR ADDRESS.
MOV R1,(R2)+ ;STORE CSR IN CORE TABLE.
TST R1 ;POP OVER VECTOR STORE AREA
;SET LINE CARD 1 STAT AND SYNC
MOV #226,(R2)+ ;
MOV #226,(R2)+ ;SET LINE CARD 2 STAT AND SYNC
MOV #226,(R2)+ ;
MOV #226,(R2)+ ;SET LINE CARD 3 STAT AND SYNC
MOV #226,(R2)+ ;
MOV #226,(R2)+ ;SET LINE CARD 4 STAT AND SYNC
MOV #226,(R2)+ ;
MOV #226,(R2)+ ;
INCB DVNUM ;UPDATE DEVICE COUNTER
CMPB #10,DVNUM ;ARE MAX. NO. OF DEV FOUND?
BREQ 1006 ;YES DON'T LOOK FOR ANY MORE.
ADD #10,R1 ;UPDATE CSR PCINTER ADDRESS
CMP #175400,R1 ;
BNE 25 ;OR IF MORE ADDRESS TO CHECK.
MOV #177777,(R2)+ ;TERMINATER.
CLR B DVACTV ;WERE ANY DV11'S FOUND AT ALL?
TST B DVNUM ;ERROR AUTO SIZER FOUND NO DV11'S IN THIS SYS.
BREQ 55 ;
MOV DVNUM,R1 ;SAVE NUMBER OF DEVICES
MOV R1,SAVNUM ;
CLC ;GENERATE ACTIVE REGISTER OF DEVICES.
ROLB DVACTV ;SET THE BIT
INCB DVACTV ;
DEC R1 ;
BNE 45 ;OR IF MORE TO GENERATE
MOV #6,D#4 ;RESTORE TRAP VECTOR
MOVB DVACTV,SAVACT ;SAVE ACTIVE REGISTER
LMP VECMAP ;GO FIND THE VECTOR NOW.
TYPE MERR2 ;NOTIFY OPR THAT NO DV11'S FOUND.
CLR R0 ;MAKE DATA LIGHTS ZERO
HALT ;STOP THE SHOW
BR -1 ;DISABLE CONT. SW.
MOJ #39,(SP) ;ENTERED BY NON-EXISTANT TIME-OUT.
RTI ;RETURN TO MAINSTREAM

007:000 006:000 005:000 000000 VECMAP: MOV #340,D#22 ;SET IOT TRAP PRIO TO 7
007:000 006:000 005:000 007232 MOV #45,D#20 ;SET IOT TRAP VECTOR
007:000 006:000 005:000 001500 MOV #DV.MAP,R2 ;SET SOFTWARE POINTER
007:000 006:000 005:000 000300 MOV #300,R0 ;FLOATING VECTORS START HERE.
007:000 006:000 005:000 000302 MOV #302,R1 ;PC OF IOT INSTR.
15: MOV R1,(R0)+ ;START FILLING VECTOR AREA
MOV #4,(R1)+ ;WITH .+2: IOT
CMP (R0)+(R1)+ ;ADD 2 TO R0 +R1
CMP R1,#1000 ;
BLOS 15 ;OR IF MORE TO FILL
MOVB DVACTV,TEMP1 ;STORE TEMPORALLY
ROR TEMP1 ;BRING OUT A BIT
BCC 55 ;OR IF ALL DONE
CLR FS ;ZERO CPU PRIO
MOV #BIT9+BIT7+BIT6,D(R2) ;
CLR R0 ;ATTEMPT TO FORCE AN INTERRUPT

```


M03

***** TEST 1 *****
*VERIFY THAT ADDRESSING DEVICE DOES *NOT* CAUSE
*A TIME-OUT TRAP.

: TEST 1

17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493

TST1: MOV #1,TSTNO
MOV #TST2,NEXT
MOV #1\$,LOCK
MOV #8.,R0
MOV DVSCR,R1
MOV #2\$,4
MOV #340.6
1\$: TST (R1)
NOP
NOP
SCOPI
ADD #2,R1
DEC R0
BNE 1\$
MOV #5,4
CLR 2#5
2\$: SCOPE
MOV (SP),R2
HLT
RTI

:SET FOR MAX. 8 PRI. REGISTERS
:GET FIRST PRI. ADDRESS
:SET FOR TIME-OUT TRAP.
:SAFE GUARD.
:REFERENCE THE ADDRESS.
:STALL
:FOR TIME.
:IF SW09=1; GOTO 1\$
:UPDATE TO NEXT ADDRESS.
:ARE ALL ADDRESS CHECKED?
:BR IF NO.
:RESET TRAP ZONE.
:SCOPE THIS TEST
:SAVE THE TRAP PC
:REPORT TIME-OUT TRAP
:RETURN TO MAIN PROGRAM

***** TEST 2 *****
*PRIMARY REGISTER ADDRESSING TEST
*LOAD EACH PRIMARY REGISTER WITH A
*DIFFERENT NUMBER AND VERIFY EACH
*WAS INDIVIDUALLY ADDRESSED.

: TEST 2

1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793

TST2: MOV #2,TSTNO
MOV #TST3,NEXT
MOV #1\$,LOCK
MOV #3\$,R0
MOV DVSCR,R3
CLR (R3)
CLR @DVSR5
CLR @DVSR4
MOV #8.,R2
1\$: MOV (R0),R5
MOV R5,(R3)
MOV (R3),R4
CMP R5,R4
BEQ 64\$
HLT 3
64\$: SCOPI
CMP (R0)+,(R3)+
CMP R3,DVNSR

:SET DATA TABLE POINTER
:SET DV POINTER
:START REG AT ZERO
:ZERO SEC. REG SEL.
:ZERO SEC REG ACCESS
:SET FOR EIGHT PRIMARY REGISTERS.
:PUT DATA INTO EXPECTED
:WRITE EXPECTED INTO DV REGISTER
:READ REGISTER INTO FOUND LOC
:DOES EXPECTED=RECEIVED?
:BR IF YES
:THIS IS A DATA ERROR *NOT* A DUEL ADDRESSING ERROR. NOT
:SW09=1?
:POP DATA POINTERS AND HDW POINTER
:DON'T DO THE DVNSR!

```

1794 007462 001002      BNE      4$      :BR IF NOT DVNSR
1795 007464 022320      CMP      (R3)+,(R0)+ :POP POINTERS AROUND DVNSR
1796 007466 005302      DEC      R2       :UPDATE REGISTER COUNTER
1797 007470 020337 001370 4$:  CMP      R3,DVLCR   :DON'T DO THE DVLCR!
1798 007474 001002      BNE      6$      :BR IF NOT THE DVLCR
1799 007476 022320      CMP      (R3)+,(R0)+ :POP POINTERS AROUND THE DVLCR
1800 007500 005302      DEC      R2       :UPDATE THE REGISTER COUNTER
1801 007502 005302      DEC      R2       :DITTO
1802 007504 001354      BNE      1$      :BR IF MORE TO GO
1803      :CHECK DUEL ADDRESSING.....
1804 007506 012700 007600  MOV      #3$,R0     :SET DATA POINTER
1805 007512 013703 001362  MOV      DVSCR,R3   :SET HRDW POINTER
1806 007516 012737 007530 001220  MOV      #2$,LOCK   :SET IF SW09=1
1807 007524 012702 000010  MOV      #8,R2      :SET EIGHT PRIMARY REGISTERS
1808 007530 011005 2$:  MOV      (R0),R5    :LOAD DATA INTO EXPECTED
1809 007532 011304      MOV      (R3),R4    :READ THE DV REGISTER
1810 007534 020504      CMP      R5,R4     :DOES THE DATA COMPARE
1811 007536 001401      BEQ      65$      :BR IF OK
1812 007540 104003      HLT      3         :NOW THIS WAS A DUEL ADDRESSING ERROR.
1813 007542 104401 55$:  SCOPE1          :SW09=1?
1814 007544 022023      CMP      (R0)+,(R3)+ :POP POINTERS
1815 007546 020337 001402  CMP      R3,DVNSR   :DON'T DO THE DVNSR
1816 007552 001002      BNE      5$      :BR IF NOT DVNSR
1817 007554 022320      CMP      (R3)+,(R0)+ :POP POINTERS
1818 007556 005302      DEC      R2       :SET REG COUNTER
1819 007560 020337 001370 5$:  CMP      R3,DVLCR   :DON'T DO THE DVLCR
1820 007564 001002      BNE      7$      :BR IF NOT DVLCR
1821 007566 022320      CMP      (R3)+,(R0)+ :POP POINTERS
1822 007570 005302      DEC      R2       :SET REG POINTER
1823 007572 005302 7$:  DEC      R2       :DITTO
1824 007574 001355      BNE      2$      :BR IF MORE TO GO
1825 007576 104400 3$:  SCOPE          :SCOPE THIS TEST
1826 007600 000010      .WORD   000010    :DVSCR
1827 007602 000000      .WORD   000000    :DVRIC
1828 007604 000000      .WORD   SKIP      :DVLCR
1829 007606 001400      .WORD   001400    :DVSRS
1830 007610 000300      .WORD   000300    :DVSRA
1831 007612 100000      .WORD   100000    :DVSFR
1832 007614 000000      .WORD   SKIP      :DVNSR
1833 007616 000060      .WORD   000060    :RESV16

```

```

:***** TEST 3 *****
:*SYSTEM CONTROL REGISTER READ/WRITE TEST.
:*SET BIT2, VERIFY BIT2 WAS SET.
:*CLEAR BIT2, VERIFY BIT2 WAS CLEARED.
:*****

```

: TEST 3

```

1844 007620 012737 000003 001226 TST3:  MOV      #3,TSTNO
1845 007626 012737 007674 00121E  MOV      #TST4,NEXT
1846 007634 013703 001362      MOV      DVSCR,R3   :SET REGISTER TO BE TESTED.
1847 007640 012705 000004      MOV      #BIT2,R5   :SET "EXPECTED"
1848 007644 010513      MOV      R5,(R3)    :WRITE THE REGISTER.
1849 007646 011304      MOV      (R3),R4    :READ THE REGISTER.

```


011744 001401
011746 104003
011750 040513
011752 011304
011754 005005
011756 020504
011760 001401
011762 104003
011764 104400

18: BEQ 18 ;ARE THEY THE SAME?
HLT 3 ;COMPARISON ERROR.
BIC R5,(R3) ;CLEAR BIT2
MOV (R3),R4 ;READ THE REGISTER.
CLR R5 ;SET "EXPECTED"
CMP R5,R4 ;R5=GOOD; R4=?
BEQ 28 ;BR IF OK
HLT 3 ;COMPARISON ERROR
28: SCOPE ;SCOPE THIS TEST

***** TEST 33 *****
*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
*SET BIT3, VERIFY BIT3 WAS SET.
*CLEAR BIT3, VERIFY BIT3 WAS CLEARED.

TEST 33

011766 012737 000033 001226
011774 012737 012042 001216
012002 013703 001372
012006 012705 000010
012012 010513
012014 011304
012016 020504
012020 001401
012022 104003
012024 040513
012026 011304
012030 005005
012032 020504
012034 001401
012036 104003
012040 104400

TEST33: MOV #33,TSTNC ;SET REGISTER TO BE TESTED.
MOV #TST34,NEXT ;SET "EXPECTED"
MOV DVSRS,R3 ;WRITE THE REGISTER.
MOV #BIT3,R5 ;READ THE REGISTER.
MOV (R3),R4 ;R5=GOOD; R4=UNKNOWN.
CMP R5,R4 ;ARE THEY THE SAME?
BEQ 18 ;COMPARISON ERROR.
HLT 3 ;CLEAR BIT3
18: BIC R5,(R3) ;READ THE REGISTER.
MOV (R3),R4 ;SET "EXPECTED"
CLR R5 ;R5=GOOD; R4=?
CMP R5,R4 ;BR IF OK
BEQ 28 ;COMPARISON ERROR
HLT 3 ;SCOPE THIS TEST
28: SCOPE

***** TEST 34 *****
*SECONDARY REGISTER SELECTOR READ/WRITE TEST.
*SET BIT8, VERIFY BIT8 WAS SET.
*CLEAR BIT8, VERIFY BIT8 WAS CLEARED.

TEST 34

012042 012737 000034 001226
012050 012737 012116 001216
012056 013703 001372
012062 012705 000400
012066 010513
012070 011304
012072 020504
012074 001401
012076 104003
012100 040513
012102 011304

TEST34: MOV #34,TSTNO ;SET REGISTER TO BE TESTED.
MOV #TST35,NEXT ;SET "EXPECTED"
MOV DVSRS,R3 ;WRITE THE REGISTER.
MOV #BIT8,R5 ;READ THE REGISTER.
MOV (R3),R4 ;R5=GOOD; R4=UNKNOWN.
CMP R5,R4 ;ARE THEY THE SAME?
BEQ 18 ;COMPARISON ERROR.
HLT 3 ;CLEAR BIT8
18: BIC R5,(R3) ;READ THE REGISTER.
MOV (R3),R4

012104	005005	CLR	R5	;SET "EXPECTED"
012106	020504	CMP	R5,R4	;R5=GOOD; R4=?
012110	001401	BEQ	2\$;BR IF OK
012112	104003	HLT	3	;COMPARISON ERROR
012114	104400	SCOPE		;SCOPE THIS TEST

2\$:

***** TEST 35 *****
 ;SECONDARY REGISTER SELECTOR READ/WRITE TEST.
 ;SET BIT9, VERIFY BIT9 WAS SET.
 ;CLEAR BIT9, VERIFY BIT9 WAS CLEARED.
 ;*****

; TEST 35

012116	012737	000035	001226	1\$T35:	MOV	#35,TSTNO	
012124	012737	012172	001216		MOV	#TST36,NEXT	
012132	013703	001372			MOV	DVSRS,R3	;SET REGISTER TO BE TESTED.
012136	012705	001000			MOV	#BIT9,R5	;SET "EXPECTED"
012142	010513				MOV	R5,(R3)	;WRITE THE REGISTER.
012144	011304				MOV	(R3),R4	;READ THE REGISTER.
012146	020504				CMP	R5,R4	;R5=GOOD; R4=UNKNOWN.
012150	001401				BEQ	1\$;ARE THEY THE SAME?
012152	104003				HLT	3	;COMPARISON ERROR.
012154	040513			1\$:	BIC	R5,(R3)	;CLEAR BIT9
012156	011304				MOV	(R3),R4	;READ THE REGISTER.
012160	005005				CLR	R5	;SET "EXPECTED"
012162	020504				CMP	R5,R4	;R5=GOOD; R4=?
012164	001401				BEQ	2\$;BR IF OK
012166	104003				HLT	3	;COMPARISON ERROR
012170	104400			2\$:	SCOPE		;SCOPE THIS TEST

***** TEST 36 *****
 ;SECONDARY REGISTER SELECTOR READ/WRITE TEST.
 ;SET BIT10, VERIFY BIT10 WAS SET.
 ;CLEAR BIT10, VERIFY BIT10 WAS CLEARED.
 ;*****

; TEST 36

012172	012737	000036	001226	1\$T36:	MOV	#36,TSTNO	
012200	012737	012246	001216		MOV	#TST37,NEXT	
012206	013703	001372			MOV	DVSRS,R3	;SET REGISTER TO BE TESTED.
012212	012705	002000			MOV	#BIT10,R5	;SET "EXPECTED"
012216	010513				MOV	R5,(R3)	;WRITE THE REGISTER.
012220	011304				MOV	(R3),R4	;READ THE REGISTER.
012222	020504				CMP	R5,R4	;R5=GOOD; R4=UNKNOWN.
012224	001401				BEQ	1\$;ARE THEY THE SAME?
012226	104003				HLT	3	;COMPARISON ERROR.
012230	040513			1\$:	BIC	R5,(R3)	;CLEAR BIT10
012232	011304				MOV	(R3),R4	;READ THE REGISTER.
012234	005005				CLR	R5	;SET "EXPECTED"
012236	020504				CMP	R5,R4	;R5=GOOD; R4=?
012240	001401				BEQ	2\$;BR IF OK
012242	104003				HLT	3	;COMPARISON ERROR

N05

```

014626 012737 000060 001225 TST60: MOV #60,TSTNO
014634 012737 015042 001216 MOV #TST61,NEXT
014642 012737 000340 177776 MOV #340,P5 ;LOCK OUT INTERRUPTS.
014650 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER FOR LOADING
014654 005077 164512 CLR DVSR5 ;CLEAR LINE POINTER
014660 005077 164512 CLR DVSRA ;CLEAR ACCESS REG.
014664 012723 173777 MOV #10<BIT11>,(R3)+
014670 012702 000007 MOV #7,R2 ;SET ALL BITS BUT MSTCLR
014674 012723 177777 18: MOV #-1,(R3)+ ;LOAD ALL OTHER REGISTERS WITH ALL 1'S
014700 005302 DEC R2 ;ALL REGISTERS LOADED?
014702 001374 BNE 15 ;BR IF NO
014704 000005 RESET ;ISSUES A BUS INIT (RESET INSTR.)
014706 005200 INC R0 ;FLASH THE CPU LIGHTS!!!
014710 013703 001362 MOV DVSCR,R3 ;SET REGISTER POINTER
014714 005005 CLP R5 ;SET "EXPECTED" FOR DVSCR
014716 011304 MOV (R3),R4 ;READ THE DVSCR REG.
014720 020504 CMP R5,R4 ;IS BITS ALONE SET?
014722 001401 BEQ 35 ;BR IF YES
014724 104003 HLT 3 ;DVSCR HAS WRONG DATA
014726 005723 28: TST (R3)+ ;POP POINTER TO DVRIC
014730 005005 CLR R5 ;SET EXPECTED TO ZERO
014732 011304 MOV (R3),R4 ;DVRIC (EXPECT ALL 0'S)
014734 001401 BEQ 35 ;BR IF OK
014736 104003 HLT 3 ;DVRIC NO ALL 0'S
014740 005723 38: TST (R3)+ ;POP POINTER TO DVLOR REG
014742 011304 MOV (R3),R4 ;DVLOR (READ DVLOR INTO R4)
014744 042704 000063 BIC #BITS+BIT4+BIT1+BIT0,R4
014750 020504 CMP R5,R4 ;DISREGUARD BR TEST POINTS AND MEM EXT BITS.
014752 001401 BEQ 45 ;DVLOR OK?
014754 104003 HLT 3 ;DVLOR INCORRECT (DISREGUARD BITS.4,1,0)
014756 005723 48: TST (R3)+ ;POP POINTER TO DVSRS REG
014760 011304 MOV (R3),R4 ;DVSRS (EXPECT ALL 0'S)
014762 001401 BEQ 55 ;BR IF OK
014764 104003 HLT 3 ;DVSRS REG NOT ALL ZEROS
014766 005723 58: TST (R3)+ ;POP POINTER TO DVSRA REG
014770 011304 MOV (R3),R4 ;DVSRA (EXPECT ALL 0'S)
014772 001401 BEQ 65 ;BR IF GOOD
014774 104003 HLT 3 ;DVSRA NOT ALL 0'S
014776 005723 68: TST (R3)+ ;POP POINTER TO DVSFR
015000 011304 MOV (R3),R4 ;DVSFR (EXPECT ALL 1'S (THATS RIGHT))
015002 012705 177777 MOV #177777,R5 ;SET EXPECTED
015006 020504 CMP R5,R4 ;EXPECED =FOUND?
015010 001401 BEQ 75 ;BR IF YES
015012 104003 HLT 3 ;DVSFR NOT ALL 1'S
015014 005723 78: TST (R3)+ ;POP POINTER TO DVNSR REG
015016 005713 TST (R3) ;DVNSR S/B PLUS (15=0)
015020 100001 BPL 645
015022 104000 HLT 0
015024 005723 648: TST (R3)+ ;POP POINTER TO RESV16 REG
015026 011304 MOV (R3),R4 ;RESV16 (EXPECT ALL 0'S)
015030 005005 CLR R5 ;SET EXPECTED TO 0'S
015032 020504 CMP R5,R4 ;WELL DOES IT =1'S?
015034 001401 BEQ 85 ;BR IF OK
015036 104003 HLT 3 ;RESV16 NOT ALL 0'S
015040 104400 88: SCOPE ;SCOPE THIS TEST:
  
```


CENTRAL EQUIP. CORP.

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

REGISTRATION INSTRUCTIONS

1. ALL REGISTRATIONS MUST BE MADE AT THE REGISTRATION OFFICE.
2. REGISTRATIONS MUST BE MADE AT LEAST 30 DAYS BEFORE THE START OF THE COURSE.
3. REGISTRATIONS MUST BE MADE AT LEAST 14 DAYS BEFORE THE START OF THE COURSE FOR COURSES WITH A WAITING LIST.
4. REGISTRATIONS MUST BE MADE AT LEAST 7 DAYS BEFORE THE START OF THE COURSE FOR COURSES WITH A WAITING LIST AND A LIMITED SEATING.
5. REGISTRATIONS MUST BE MADE AT LEAST 3 DAYS BEFORE THE START OF THE COURSE FOR COURSES WITH A WAITING LIST AND A LIMITED SEATING AND A LIMITED SEATING.
6. REGISTRATIONS MUST BE MADE AT LEAST 1 DAY BEFORE THE START OF THE COURSE FOR COURSES WITH A WAITING LIST AND A LIMITED SEATING AND A LIMITED SEATING AND A LIMITED SEATING.

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

UNIVERSITY OF CALIFORNIA
REGISTRATION
OFFICE
1000 UNIVERSITY AVENUE
LOS ANGELES, CALIF. 90024

L06

```

017300 005000 648: DEC R0 : IS SILO FULL-1 BIT
017301 005000 BNE 16 : BR IF NOT 127 TIMES YET
017302 005000 250021 16206 25: MOV #S.C+BIT4+BIT0, R2 : S/C "SILO IN"
017303 104415 ROMCLK :
017304 000240 NOP : WAIT INSTRUCTION TIME
017305 012777 007400 162074 MOV #BIT11+BIT10+BIT9+BIT8, R2 : BR-A "SILO FULL"?
017306 162070 MOV R2, R2 : SAVE DVSFR
017307 162054 MOV R2, R4 : READ BR TEST POINTS
017308 000001 BIC #BIT0, R5 : ALTER EXPECTED RESULTS
017309 020504 CMP R5, R4 : BR TEST POINTS OK??
017310 001401 BEQ 35 : BR IF YES
017311 004006 HLT 6 : BR TEST POINTS WRONG
017312 012777 050020 162044 35: MOV #S.C+BIT4, R2
017313 104415 ROMCLK : S/C "SILO OUT"
017314 000240 NOP : WAIT INSTR TIME
017315 012777 007400 162032 MOV #BIT11+BIT10+BIT9+BIT8, R2 : BR-A "SILO FULL"?
017316 005002 CLR R2 : DELAY AT LEAST 32US
017317 032777 000001 162012 45: BIT #BIT0, R2 : IS SILO *NOT FULL*?
017318 001003 BNE 55 : BR IF OK.
017319 002702 000001 ADD #1, R2 : DELAY.....
017320 001371 BNE 45 : GOTO 45
017321 162006 55: MOV R2, R2 : SAVE DVSFR
017322 161772 MOV R2, R4 : READ BR TEST POINTS
017323 000001 BIS #BIT0, R5 : SET EXPECTED RESULTS
017324 020504 CMP R5, R4 : OK??
017325 001401 BEQ 65 : YES
017326 004006 HLT 6 : SILO STILL FULL.
017327 104400 65: SCOPE : SCOPE TEST

```

```

***** TEST 72 *****
*TEST THAT AFTER AN INIT
*THAT "RCV CHARACTER WAITING"
*IS FALSE (HIGH) AND THEN VERIFY
*THAT WHEN "SILO IN" IS ASSERTED THAT
*THAT "RCVD CHARACTER WAITING" IS TRUE (LOW)
*AND MAKES "BRANCH A" TRUE.
*****

```

: TEST 72

```

017412 012737 000072 001226 TST72: MOV #72, TSTNO
017413 012737 017616 001216 MOV #TST73, NEXT
017414 004412 MSTCLR : CLEAR DVI1
017415 012777 000010 161724 MOV #BIT3, R2 : SET SOURCE SEL
017416 012705 000003 MOV #BIT1+BIT0, R5 : SET EXPECTED RESULTS
017417 012702 001400 MOV #BIT9+BIT8, R2 : BR-A "RCVD CHAR WAITING"?
017418 010277 161726 MOV R2, R2 : LOAD DV INSTR
017419 012704 161712 MOV R2, R4 : READ TEST POINTS
017420 020504 CMP R5, R4 : OK??
017421 001401 BEQ 645 : YES
017422 004006 HLT 6 : TEST POINT RCV CHAR WAITING WRONG
017423 012702 050021 645: MOV #S.C+BIT4+BIT0, R2 : S/C "SILO IN"

```

M06

017548	017470	010277	161754		MOV	R2, DV5FR	: LOAD INSTR
	017474	104415			ROMCLK		: CLOCK
	017476	005004			CLR	R4	: PREPARE COUNTER
	017500	012702	001400		MOV	#BIT9+BIT8, R2	: BR-A RCV CHAR WAITING
							: BR-A "RCVD CHAR WAITING"?
	017504	010277	161670		MOV	R2, DV5FR	: LOAD INSTR
	017510	012705	000002		MOV	#BIT1, R5	: SET GOOD RESULTS
	017514	032777	000001	161646	15:	BIT	#BIT0, DVLCR
	017522	001403			BEQ	2\$: BR IF OK
	017526	062704	000001		ADD	#1, R4	: DELAY
	017530	001371			BNE	1\$: GOTO 1\$
	017532	017704	161632		23:	MOV	DVLCR, R4
	017534	020504			CMP	R5, R4	
	017540	001401			BEQ	3\$	
	017542	104006			HLT	6	: BR POINT RCV CHAR WAITING WRONG
							: *TEST THAT SETTING DVSCRO7
							: *INHIBITS RCV CHAR WAITING FROM APPEARING
							: *TRUE AND THAT CLEARING
							: *DVSCRO7 MAKES IT APPEAR TRUE AGAIN.
	017544	012705	000003		3\$:	MOV	#BIT1+BIT0, R5
	017550	052777	001200	161604		BIS	#BIT9+BIT7, DVSCR
	017556	017704	161606		MOV	DVLCR, R4	: READ DV BR POINTS
	017562	020504			CMP	R5, R4	
	017564	001401			BEQ	4\$	
	017566	104006			HLT	6	: BR TEST POINTS WRONG
	017570	042705	000001		4\$:	BIC	#BIT0, R5
	017574	042777	000200	161582		BIC	#BIT7, DVSCR
	017602	017704	161562		MOV	DVLCR, R4	: READ BR POINTS
	017606	020504			CMP	R5, R4	
	017610	001401			BEQ	5\$	
	017612	104006			HLT	6	: BR TEST POINTS WRONG
	017614	104400			5\$:	SCOPE	: SCOPE THIS TEST

***** TEST 73 *****
 : *BASIC TEST OF THE "DATA TRANSFER INSTRUCTION"
 : *BITS 07,06,05,04 OF DV5FR INDICATE THE SOURCE
 : *BITS 03,02,01,00 OF DV5FR INDICATE THE DESTINATION.
 : *****

: TEST 73

017616	012737	000073	001226		TST73:	MOV	#73, TSTNO
017624	012737	020156	001216			MOV	#TST74, NEXT
017632	012737	017732	0C1220			MOV	#1\$, LOCK
017640	104412					MSTCLR	: CLEAR DV11
017642	012777	000010	161512			MOV	#BIT3, DV5FR
017650	013700	001400				MOV	DV5FR, R0
							: SET SOURCE SEL
							: SET DV5FR POINTER INTO R0

: *TEST TO XFR SOURCE REGISTERS TO THE DV11C
 : *REGISTER VERIFYING THAT THE FOLLOWING REGISTERS
 : *ARE CLEARED AND THAT THE XFR BUS IS CLEAR AFTER
 : *A MSTCLR.
 : *REGISTER FUNCTION
 : * 0000 GROUND

40000
40001
40002
40003
40004
40005
40006
40007
40008
40009
40010
40011
40012
40013
40014
40015
40016
40017
40018
40019
40020
40021
40022
40023
40024

:* 0001 GROUND
:* 0010 GROUND
:* 0011 GROUND
:* 0100 GROUND
:* 0101 MASTER SCAN 0-3/0-3
:* 0110 ALU RESULT 8-11/0-3
:* 0111 ALU RESULT 5-7/0-2
:* 1000 LOW BYTE=B REG 8-15 ; HIGH BYTE=GRND
:* 1001 LO BYTE=NPR OUT ; HI BYTE=CCO REG
:* 1010 RAM OUTPUT 0-2/8-10
:* 1011 RAM OUTPUT
:* 1101 NPR INPUT REGISTER
:* 1110 BCC REGISTER
:* 1111 ALU RESULT REGISTER

```
017654 005005 CLR R5 ;SET EXPECTED TO 0
017655 012703 030000 MOV #XFR,R2 ;SET DATA XFR INSTR.
017662 052702 000006 BIS #BIT2+BIT1,R2 ;SET DESTINATION TO DVRIC REG.
017666 005003 CLR R3 ;ZERO SOURCE REG POINTER
017670 042702 000360 65$: BIC #BIT7+BIT6+BITS+BIT4,R2
017674 050302 BIS R3,R2 ;SET SOURCE REGISTER
017676 010210 MOV R2,(R3) ;LOAD SFR WITH XFR INSTR
017700 104415 ROMCLK ;EXECUTE INSTR
017702 017724 151460 MOV @DVRIC,R4 ;READ SOURCE REGISTER
017706 001401 BEQ 65$ ;BR IF IT WAS ZERO
017710 104006 HLT 6 ;SOURCE REGISTER IN SFR NOT ZERO
017712 052702 000020 65$: ADD #BIT4,R2 ;UPDATE SOURCE REGISTER
017716 022702 000300 CMP #300,R3 ;DON'T DO SILO REGISTER!!
017722 001772 BEQ 65$ ;GET NEXT REG IF THIS IS SILO.
017724 032702 000360 BIT #BIT7+BIT6+BITS+BIT4,R3
017730 001357 BNE 65$ ;BR IF MORE TO DO.
```

```
:*TEST OF SET RAM OUTPUT BIT0
:*AND THE USE OF THE DATA XFER INSTR.
:*PLACE RAM BIT0 INTO THE DVRIC REG
017732 012705 000400 1$: MOV #BIT8,R5
017736 012703 030000 MOV #XFR,R3 ;-DATA XFER-
017742 052703 000246 BIS #BIT7+BITS+BIT2+BIT1,R3
017746 004237 020076 JSR R2,10$ ;S= RAM OUTPUT 0-2. D= DVRIC
017752 000047 BITS+BIT2+BIT1+BIT0
017754 000043 BITS+BIT1+BIT0
```

```
:*TEST TO SET RAM OUTPUT DATA BIT3
:*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
:*TO PLACE BIT3 INTO THE DVRIC REGISTER.
017756 012737 017764 001220 3$: MOV #3$,LOCK ;SET RETURN IF SW09=1
017764 012705 000010 MOV #BIT3,R5 ;SET EXPECTED DATA
017770 012703 030000 MOV #XFR,R3 ;-DATA XFER-
017774 052703 000266 BIS #BIT7+BITS+BIT4+BIT2+BIT1,R3
020000 004237 020076 JSR R2,10$ ;S= RAM OUTPUT. D=DVRIC
020004 000044 BITS+BIT2
020006 000040 BITS
```

```
:*TEST TO SET RAM OUTPUT DATA BIT4
:*AND THE USE OF THE "DATA TRANSFER" INSTRUCTION
:*TO PLACE BIT4 INTO THE DVRIC REGISTER.
```


DIGITAL EQUIP. CORP.

Item No.	Description	Quantity	Unit Price	Total Price
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100

1000
 1001
 1002
 1003
 1004
 1005
 1006
 1007
 1008
 1009
 1010
 1011
 1012
 1013
 1014
 1015
 1016
 1017
 1018
 1019
 1020
 1021
 1022
 1023
 1024
 1025
 1026
 1027
 1028
 1029
 1030
 1031
 1032
 1033
 1034
 1035
 1036
 1037
 1038
 1039
 1040
 1041
 1042
 1043
 1044
 1045
 1046
 1047
 1048
 1049
 1050
 1051
 1052
 1053
 1054
 1055
 1056
 1057
 1058
 1059
 1060
 1061
 1062
 1063
 1064
 1065
 1066
 1067
 1068
 1069
 1070
 1071
 1072
 1073
 1074
 1075
 1076
 1077
 1078
 1079
 1080
 1081
 1082
 1083
 1084
 1085
 1086
 1087
 1088
 1089
 1090
 1091
 1092
 1093
 1094
 1095
 1096
 1097
 1098
 1099
 1100

:*TEST OF THE RAM WRITE OPERATION.
:*WRITE ALL SECONDARY REGISTERS FOR ALL LINES
:*WITH DIFFERENT DATA BY USING THE ROM
:*AND VERIFY THE DATA BY THE UNIBUS.
:*****

: TEST 102

4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800

023362 012737 000102 001226
023370 012737 023776 001216
023376 104412
023400 012777 000010 155754
023406 013700 001400
023412 012702 010077

023416 012703 020760
023422 012704 030361

023426 025005
023430 025001
023432 110577 155734
023436 110177 155732
023442 012777 177777 155726
023450 042703 000017
023454 050103
023456 010310
023460 104415
023462 012777 077000 155710
023470 010546
023472 010446
023474 010246
023476 012705 000001
023502 017704 155662
023506 042704 177774
023512 020504
023514 001401
023516 104006
023520 022777 177777 155650
023526 001401
023530 104000
023532 012602
023534 012604
023536 012605
023540 012710 020000
023544 050110
023546 104415
023550 010210
023552 104415
023554 042703 000017
023560 050103
023562 010310
023564 104415
023566 012777 077000 155604
023574 010546
023576 010446

```
TST102: MOV #102,TSTNO
MOV #TST103,NEXT
MSTCLR ;CLEAR ALL DV11 REGISTERS
MOV #BIT3,DVSCR ;SET SOURCE SEC
MOV DVSFR,R0 ;SET DVSFR POINTER IN R0
MOV #ALU+BIT5+BIT4+BIT3+BIT2+BIT1+BIT0,R2 ;FUNCTION "F=A+1"
MOV #RAM+BIT8+BIT7+BIT6+BIT5+BIT4,R3 ;RAM WRITE FROM ALU RESULT.
MOV #XFR+BIT7+BIT6+BIT5+BIT4+BIT0,R4 ;MOVE ALU RESULT TO "A" REG.
CLR R5 ;CLEAR LINE NUMBER COUNTER
CLR R1 ;ZERO SEC REG POINTER
MOVB R5,DVSR5 ;LOAD LINE
MOVB R1,DVSRSH ;LOAD SEC REG.
MOV #-1,DVSR4 ;SET "FOOT PRINT"
BIC #17,R3 ;CLEAR LINER
BIS R1,R3 ;SET LINE
MOV R3,(R0) ;DO "RAM WRITE"
ROMCLK
MOV #BRB+BIT11+BIT10+BIT9,DVSR ;BIT9,DVSR
MOV R5,-(SP) ;SAVERS
MOV R4,-(SP) ;SAVE R4
MOV R2,-(SP) ;SAVE R2
MOV #BIT0,R5 ;EXPECTED
MOV DVLCR,R4 ;READ BR. RESULT
BIC #C<BIT11+BIT0>,R4 ;STRIP JUNK
CMP R5,R4 ;WRITE INHIBIT TRUE?
BEQ +4 ;WRITE INHIBIT FAILED
HLT 6 ;WAS WRITE
CMP #-1,DVSR4 ;REALLY
BEQ +4 ;INHIBITED?
HLT 0 ;RESTORE
MOV (SP)+,R2 ;REGISTERS
MOV (SP)+,R4
MOV (SP)+,R5
MOV #RAM,(R0) ;PLACE RAM INSTR IN SFR
BIS R1,(R0) ;PLACE SEC REG POINTER IN SFR
ROMCLK ;EXECUTE INSTR.
MOV R2,(R0) ;"F=A+1"
ROMCLK ;EXECUTE
BIC #17,R3 ;CLEAR SEC REG POINTER
BIS R1,R3 ;SET SEC REG POINTER
MOV R3,(R0) ;RAM WRITE FROM ALU RESULT
ROMCLK ;EXECUTE
MOV #BRB+BIT11+BIT10+BIT9,DVSR ;BIT9,DVSR
MOV R5,-(SP) ;TEST WRITE
MOV R4,-(SP) ;INHIBIT
```



```

027000 027020 005037 177776 CLR PS ;ZERO CPU PRIO.
027024 012777 010000 152330 MOV #BIT12,ADVSCR ;SET AN INTERRUPT RELATIVE BIT.
027032 000240 NOP ;WAST TIME
027034 012777 003000 153330 MOV #BIT10,ADVSCR ;SET THE ALTERNATE RELATIVE BIT.
027042 000240 NOP ;WAST
027044 005077 152312 CLR ADVSCR ;ZERO REG
027050 004537 031654 JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
027054 027126 ;"A"
027056 027114 ;"B"
027060 340 340 .BYTE 340,340 ;PRIO. AT 7
027062 052777 012000 152272 BIS #BIT12!BIT10,ADVSCR
027070 000240 NOP ;SET BOTH INTERRUPT RELATIVE BITS.
027072 104010 HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
027074 004537 031654 1$: JSR R5,SETVEC ;RESET VECTORS
027100 031676 NO.ATRIP ;"A"
027102 031702 NO.BTRIP ;"B"
027104 340 340 .BYTE 340,340
027106 005077 152250 CLR ADVSCR ;DISABLE DV11
027112 104400 SCOPE ;SCOPE THIS TEST.
027114 012706 001200 2$: MOV #STACK,SP ;RESET STACK
027120 005077 152236 CLR ADVSCR ;DISABLE DV11
027124 000763 BR 1$ ;RETURN
027126 104011 3$: HLT 11 ;VECTOR HERE WAS WRONG SIDE
027130 000771 BR 2$

```

```

:***** TEST 113 *****
: *TEST THAT SETTING BIT15!BIT9 AND BIT13!BIT9
: *NPR STAT INTR AND NPR STAT IE PRODUCE AN INTERRUPT ON VECTOR "B"
:*****

```

: TEST 113

```

027132 012737 000113 001226 TST113: MOV #13,TSTNO
027140 012737 027310 001216 MOV #TST114,NEXT
027142 012737 000340 177776 MOV #340,PS ;LOCK OUT CPU INTERRUPTS
027154 104412 MSTCLR ;ISSUE DVRESET
027156 004537 031654 JSR R5,SETVEC ;GO SET VECTOR "A" AND "B"
027162 031676 NO.ATRIP ;"A"
027164 031702 NO.BTRIP ;"B"
027166 340 340 .BYTE 340,340 ;PRIO. AT 7
027170 005037 177776 CLR PS ;ZERO CPU PRIO.
027174 012777 101000 152160 MOV #BIT15!BIT9,ADVSCR ;SET AN INTERRUPT RELATIVE BIT.
027202 000240 NOP ;WAST TIME
027204 012777 021000 152150 MOV #BIT13!BIT9,ADVSCR ;SET THE ALTERNATE RELATIVE BIT.
027212 000240 NOP ;WAST
027214 005077 152142 CLR ADVSCR ;ZERO REG
027220 012777 001000 152134 MOV #BIT9,ADVSCR ;SET SYS MAINT ENABLE
027226 004537 031654 JSR R5,SETVEC ;GO RESET VECTORS "A" AND "B"
027232 027204 ;"A"
027234 027272 ;"B"
027236 340 340 .BYTE 340,340 ;PRIO. AT 7
027240 052777 121000 152114 BIS #BIT15!BIT9!BIT13!BIT9,ADVSCR
027246 000240 NOP ;SET BOTH INTERRUPT RELATIVE BITS.
027250 104010 HLT 10 ;SETTING OF THESE BITS FAILED TO PRODUCE AN INTERRUPT
027252 004537 031654 1$: JSR R5,SETVEC ;RESET VECTORS
027256 031676 NO.ATRIP ;"A"

```


6000	033062	000	002	.BYTE	6.2
6001	033064	001254		SAVR2	
6002	033066	000	004	.BYTE	6.4
6003	033070	001272		SAVR5	
6004	033072	000	001	.BYTE	6.1
6005	033074	001270		SAVR4	
6006	033076	000005		S	
6007	033100	000	003	.BYTE	6.3
6008	033102	001260		SAVR0	
6009	033104	000	001	.BYTE	6.1
6010	033106	001264		SAVR2	
6011	033110	000	004	.BYTE	6.4
6012	033112	001272		SAVR5	
6013	033114	000	001	.BYTE	6.1
6014	033116	001270		SAVR4	
6015	033120	000	001	.BYTE	2.1
6016	033122	001252		SAVR1	

DT6:

.ERRTAB:

6017	033124	000000		0	
6018	033124	000000		0	
6019	033126	000000		0	
6020	033130	000000		0	
6021	033132	03170E		EM1	
6022	033134	032442		DH1	:HALT 1
6023	033136	032760		DT1	
6024	033140	031754		EM2	
6025	033142	032505		DH2	:HALT 2
6026	033144	032772		DT2	
6027	033146	032020		EM3	
6028	033150	032557		DH3	:HALT 3
6029	033152	033020		DT3	
6030	033154	032062		EM4	
6031	033156	032505		DH4	:HALT 4
6032	033160	032772		DT4	
6033	033162	032124		EM5	
6034	033164	032512		DH5	:HALT 5
6035	033166	03303E		DT5	
6036	033170	032124		EM6	
6037	033172	032653		DH6	:HALT 6
6038	033174	033060		DT6	
6039	033176	032157		EM7	
6040	033200	000000		0	:HALT 7
6041	033202	000000		0	
6042	033204	032216		EM7	
6043	033206	000000		0	:HALT 10
6044	033210	000000		0	
6045	033212	032255		EM8	
6046	033214	000000		0	:HALT 11
6047	033216	000000		0	
6048	033220	032320		EM9	
6049	033222	000000		0	:HALT 12
6100	033224	000000		0	
6101	033226	032363		EM10	
6102	033230	032557		DH3	:HALT 13
6103	033232	033020		DT3	
6104	033234	032413		EM11	

B10

1975 DIGITAL EQUIP. CONF.

1975

DIGITAL

EQUIP.

CONF.

1975

101	102	103	104	105	106	107	108	109	110
110	111	112	113	114	115	116	117	118	119
120	121	122	123	124	125	126	127	128	129
130	131	132	133	134	135	136	137	138	139
140	141	142	143	144	145	146	147	148	149
150	151	152	153	154	155	156	157	158	159
160	161	162	163	164	165	166	167	168	169
170	171	172	173	174	175	176	177	178	179
180	181	182	183	184	185	186	187	188	189
190	191	192	193	194	195	196	197	198	199
200	201	202	203	204	205	206	207	208	209
210	211	212	213	214	215	216	217	218	219
220	221	222	223	224	225	226	227	228	229
230	231	232	233	234	235	236	237	238	239
240	241	242	243	244	245	246	247	248	249
250	251	252	253	254	255	256	257	258	259
260	261	262	263	264	265	266	267	268	269
270	271	272	273	274	275	276	277	278	279
280	281	282	283	284	285	286	287	288	289
290	291	292	293	294	295	296	297	298	299
300	301	302	303	304	305	306	307	308	309
310	311	312	313	314	315	316	317	318	319
320	321	322	323	324	325	326	327	328	329
330	331	332	333	334	335	336	337	338	339
340	341	342	343	344	345	346	347	348	349
350	351	352	353	354	355	356	357	358	359
360	361	362	363	364	365	366	367	368	369
370	371	372	373	374	375	376	377	378	379
380	381	382	383	384	385	386	387	388	389
390	391	392	393	394	395	396	397	398	399
400	401	402	403	404	405	406	407	408	409
410	411	412	413	414	415	416	417	418	419
420	421	422	423	424	425	426	427	428	429
430	431	432	433	434	435	436	437	438	439
440	441	442	443	444	445	446	447	448	449
450	451	452	453	454	455	456	457	458	459
460	461	462	463	464	465	466	467	468	469
470	471	472	473	474	475	476	477	478	479
480	481	482	483	484	485	486	487	488	489
490	491	492	493	494	495	496	497	498	499
500	501	502	503	504	505	506	507	508	509

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

↑ * * * * *
↑ * * * * *
↑ * * * * *

מקום המגורים - תל אביב
מספר זהב - 052-123456789
מספר טלפון - 052-987654321

שם המעביד - מ. ש. כהן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ד. ר. גולן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - א. ב. לוי
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ח. ז. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - נ. ט. רוט
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - י. פ. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ר. ק. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - מ. ש. כהן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ד. ר. גולן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - א. ב. לוי
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ח. ז. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - נ. ט. רוט
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - י. פ. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - ר. ק. גורן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

שם המעביד - מ. ש. כהן
תפקיד המעביד - מנהל מחלקת
מספר זהב - 052-123456789

מספר זהב - 052-123456789
מספר טלפון - 052-987654321
שם המעביד - מ. ש. כהן

100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200
100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200

100. 101. 102. 103. 104. 105. 106. 107. 108. 109. 110. 111. 112. 113. 114. 115. 116. 117. 118. 119. 120. 121. 122. 123. 124. 125. 126. 127. 128. 129. 130. 131. 132. 133. 134. 135. 136. 137. 138. 139. 140. 141. 142. 143. 144. 145. 146. 147. 148. 149. 150. 151. 152. 153. 154. 155. 156. 157. 158. 159. 160. 161. 162. 163. 164. 165. 166. 167. 168. 169. 170. 171. 172. 173. 174. 175. 176. 177. 178. 179. 180. 181. 182. 183. 184. 185. 186. 187. 188. 189. 190. 191. 192. 193. 194. 195. 196. 197. 198. 199. 200.

