

DMC11

HIGH SPD JUMP/FREE RUN
MD-11-DZDMH-A

EP DZDMH A DLA


MAR 1977

COPYRIGHT 1977

3050020

FICHE 1 OF 2

MADE IN USA



DMC11

HIGH SPD JUMP/FREE RUN
MD-11-DZDMH-A

EP DZDMH A DLA
COPYRIGHT 1977
FICHE 2 OF 2

MAR 1977
3030000
MADE IN USA

B01

ECF10ZDMHASEQ
PDP10 PAGE: 0001

00010000

770224

PDP10 411

4HDR10ZDMHASEQ

00010000

770224

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDMH-A-D
PRODUCT NAME: DMC11 HIGH SPEED JUMP AND FREE RUNNING TESTS
DATE: JANUARY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZDMH tests the DMC11-AL micro-processor (M8200-YB) with high speed crrom, or the KMC11 micro-processor (M8204). It performs jump tests on the micro-processor, verifies the control ROM of the M8200-YB, and tests the CRAM and other unique functions of the M8204. If a DMC11-AL (M8200-YB) and line unit (M8202-YA or M8202-YD) are present, free-running tests are performed. These tests are skipped if a KMC (M8204) or no line-unit is present. The best test is with a line-unit installed. DZDMH can be used as a Heat Test Diagnostic by Manufacturing.

Currently there are four off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The four diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Low speed jump and Free-running tests (Heat test tape) NOTE: DZDMG IS RUN ONLY ON A DMC11-AR (M8200-YA).
DZDMH [REV] High speed jump and Free-running tests (Heat test tape) NOTE: DZDMH IS RUN ONLY ON A DMC11-AL (M8200-YB).

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8k memory ASR 33 (or equivalent)
DMC11-AL (M8200-YB) or an KMC11-A (M8204) with a DMC11-MA or a DMC11-MD

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 1500 thru 1640; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address *500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	---	----	----	----
001500	160010	145310	177777	000000
001510	160020	145320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11's. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
DOES MICRO-PROCESSOR HAVE CRAM? (Y OR N)N
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC#1 (DDCMP LINE#)?377
SWITCH PAC#2 (BM873 BOOT ADD)?377

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out/abell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect DMC11's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed
while the diagnostic is running. Switches 00-03 and switch 07
are static, and are used only on starting or restarting the
diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active. this means if the system has four DMC11s; bits 00,01,02,03 will be set in loc 'DMACTV' from the switch register. Using this switch(SW00) alters that location; therefore if four DMC11s are in the system ***DO NOT*** set switchs greater than SW 03 in the up position. this would be a fatal error. do not select more active DMC11s than there is information on in the status table.

- METHOD:
- A: Load address 200
 - B: Start with SW 00=1
 - C: Program will type message
 - D: Set a switch for each DMC desired active.
EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
 - E: Number (IF VALID) will be in data lights (excluding 11/05)
 - F: Set with any other switch settings desired.
PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '*' is printed in front of the test no. (ex. *TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermittent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the error message to give the operator an indication of the error.

5.2 ERROR RECOVERY

If for some reason the DMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlayed. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(M8200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(M8204)- Jumper W1 must be in.

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON POSITION.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

END PASS DZDMH CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000

NOTE: The pass count and error counts are cumulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.

NEXT (1216) Contains the address of the next test to be performed.

TSTNO (1226) Contains the number of the test now being performed.

RUN (1316) The bit in 'RUN' always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/00000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCR00-DMCR17
DMST00-DMST17
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11's sequentially. They contain the CSR, VECTOR and STATUS concerning the configuration of each DMC11.

DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/00000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/00000000000010001 Means that DMC11 no. 00,04 will be tested.

DMCSR (1404) Contains the CSR of the current DMC11 under test.

8.4A 'STATUS TABLE' (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11's. The table can contain up to 16 DMC11's. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	--	----	----	----
001500	160010	145310	177777	000000
001510	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations, 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CRAM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 PERFORM FREE RUNNING TESTS ON KMC
(must be set manually. SEE TEST 50)

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 63220 a DMC11 or KMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM, a 125252 indicates a KMC11 with CRAM and a 63220 indicates a DMC11 with the DDCMP CROM. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

DZDMH LST

B02

DECDOC VER 00.04 14-DEC-76 16:37 PAGE 01 PAGE: 0014

DOCUMENT

DZDMH LST

COPYRIGHT 1976
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

6 MAINDEC-11-DZDMH-A DMC11 LOCAL CROM, JUMP, AND FREE RUNNING TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

- 1626 ***** TEST 1 *****
TEST OF BR RIGHT SHIFT
VERIFY THAT A DEST OF BR RSH (011) OF A MICRO-INSTRUCTION
SHIFTS THE RESULTING BR DATA RIGHT ONCE.
- 1666 ***** TEST 2 *****
IOP CRAM WRITE/READ TEST
FLOAT A 1 THROUGH EACH CRAM LOCATION
- 1700 ***** TEST 3 *****
IOP CRAM WRITE/READ TEST
FLOAT A 0 THROUGH EACH CRAM LOCATION
- 1737 ***** TEST 4 *****
IOP CRAM DUAL ADDRESSING TEST
WRITE EACH ADDRESS INTO ITSELF, READ EACH
ADDRESS TO VERIFY CORRECT ADDRESSING
- 1783 ***** TEST 5 *****
IOP CRAM READ TEST
THIS TEST WRITES THE CRAM WITH THE CROM MICRO-CODE MAP
THEN READS IT BACK AND COMPARES EACH ADDRESS WITH THE
DUPLICATE OF THE CROM MICRO-CODE.
- 1820 ***** TEST 6 *****
IOP MAIN MEMORY TEST
FLOAT A 1 THROUGH ALL MAIN MEMORY LOCATIONS
- 1866 ***** TEST 7 *****
IOP MAIN MEMORY TEST
FLOAT A 0 THROUGH ALL MAIN MEMORY LOCATIONS
- 1914 ***** TEST 10 *****
IOP MAIN MEMORY DUAL ADDRESSING TEST
LOAD EACH MEMORY LOCATION WITH ITS OWN ADDRESS
READ BACK EACH LOCATION TO VERIFY CORRECT ADDRESSING
- 1982 ***** TEST 11 *****
IOP MAR TEST
PERFORM DUAL ADDRESSING TEST
USING MAR AUTO-INC FEATURE
- 2022 ***** TEST 12 *****
IOP (CRAM) ODT BITS TEST
LOAD MAR WITH A 0 INC MAR UNTIL IT OVERFLOWS (2000 TIMES)
VERIFY THAT IBUS* 10 BITS IS SET ONLY WHEN MAR BIT 8 IS A ONE
AND THAT IBUS* 10 BIT6 IS SET ON MAR OVERFLOW(2000)

- 2083 ***** TEST 13 *****
CROM READ TEST
THIS TEST READS EACH ROM LOCATION AND COMPARES
IT TO A SOFTWARE DUPLICATE OF THE CROM. THIS TEST
ALSO TESTS THE JUMP(I) MICRO-PROCESSOR INSTRUCTION.
- 2132 ***** TEST 14 *****
CROM TEST OF JUMP(I) NEVER MICRO-PROCESSOR INSTRUCTION.
PERFORM THE JUMP INSTRUCTION
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2189 ***** TEST 15 *****
CROM TEST OF JUMP(I) ALWAYS MICRO-PROCESSOR INSTRUCTION.
PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2242 ***** TEST 16 *****
CROM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.
SET THE C BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2298 ***** TEST 17 *****
CROM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
SET THE Z BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2354 ***** TEST 20 *****
CROM TEST OF JUMP(I) ON BR0 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR0 BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2410 ***** TEST 21 *****
CROM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR1 BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2466 ***** TEST 22 *****
CROM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR4 BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2522 ***** TEST 23 *****
CROM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR7 BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
- 2578 ***** TEST 24 *****
CROM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE C BIT, PERFORM THE JUMP INSTRUCTION
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).

- 2635 ***** TEST 25 *****
CROM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE Z BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2692 ***** TEST 26 *****
CROM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2749 ***** TEST 27 *****
CROM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR1 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2806 ***** TEST 30 *****
CROM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR4 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2863 ***** TEST 31 *****
CROM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR7 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THAT THE JUMP DID NOT OCCUR BY READING
THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
- 2920 ***** TEST 32 *****
CRAM TEST OF JUMP(I) NEVER MICRO-PROCESSOR INSTRUCTION.
PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
- 2926 THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 2982 ***** TEST 33 *****
CRAM TEST OF JUMP(I) ALWAYS MICRO-PROCESSOR INSTRUCTION.
PERFORM THE JUMP INSTRUCTION
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT.
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37

- 3041 ***** TEST 34 *****
CRAM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.
SET THE C BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37
- 3103 ***** TEST 35 *****
CRAM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
SET THE Z BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37
- 3165 ***** TEST 36 *****
CRAM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
SET THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37
- 3227 ***** TEST 37 *****
CRAM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR1 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37
- 3289 ***** TEST 40 *****
CRAM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR4 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37

- 3351 ***** TEST 41 *****
CRAM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
SET THE BR7 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
THEN PORT4 WILL CONTAIN A 37
- 3413 ***** TEST 42 *****
CRAM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE C BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 3475 ***** TEST 43 *****
CRAM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE Z BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 3537 ***** TEST 44 *****
CRAM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
- 3542 BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 3599 ***** TEST 45 *****
CRAM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR1 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37

- 3661 ***** TEST 46 *****
CRAM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR4 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 3723 ***** TEST 47 *****
CRAM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
CLEAR THE BR7 BIT, PERFORM THE JUMP INSTRUCTION,
VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
THEN PORT4 CONTAINS A 37
- 3795 ***** TEST 50 *****
FREE RUNNING FLAG MODE DATA TEST
TRANSMIT A MESSAGE AND VERIFY THE RECEIVED DATA
IF NO TURNAROUND CONNECTOR IS ON LINE UNIT LOOP IS SET.
ALL FOLLOWING TESTS ARE FREE RUNNING AND ARE PERFORMED
ONLY ON DMC'S WITH LINE UNITS. IF YOU WISH TO PERFORM
THESE FREE RUNNING TESTS ON A KMC (NORMALLY THE FREE RUNNING TESTS
WILL FAIL ON A KMC, THE TIMER IS TOO FAST) THEN YOU MUST
MANUALLY SET BIT0 OF STAT3 IN THE STATUS MAP.
- 3960 ***** TEST 51 *****
OVERUN TEST
IN FREE RUNNING MODE SEND MESSAGE WITH NO RECEIVE
BUFFER AVAILABLE, VERIFY THAT AN OVERRUN ERROR OCCURS
- 4016 ***** TEST 52 *****
LOST DATA TEST
IN FREE RUNNING MODE SEND A MESSAGE LONGER THAN THE RECEIVE
BUFFER, VERIFY THAT A LOST DATA ERROR OCCURS.
- 4065 ***** TEST 53 *****
TRANSMIT NON-EXISTENT MEMORY TEST
IN FREE RUNNING MODE, LOAD A TRANSMIT BA THAT WILL TIME OUT
VERIFY THAT A NON-EXISTENT MEMORY ERROR OCCURS
- 4111 ***** TEST 54 *****
RECEIVE NON-EXISTENT MEMORY TEST
IN FREE RUNNING MODE, LOAD A RECEIVE BA THAT WILL TIME OUT
VERIFY THAT A NON-EXISTENT MEMORY ERROR OCCURS

DZDMH LST

- 4160 ***** TEST 55 *****
PROCESSOR ERROR TEST
IN FREE RUNNING MODE, DO A BASE TRANSFER REQUEST AFTER A
BASE HAS BEEN SET UP, VERIFY THAT A PROCESSOR ERROR OCCURS.
- 4204 ***** TEST 56 *****
PROCESSOR ERROR TEST
IN FREE RUNNING MODE DO A RQI WITH AN ILLEGAL 10 CODE
VERIFY THAT A PROCESSOR ERROR OCCURS
- 4248 ***** TEST 57 *****
HALF DUPLEX TEST
IN FREE RUNNING MODE, SET HALF DUPLEX AND L U LOOP
SEND A MESSAGE AND VERIFY THAT THERE ARE NO DONES
- 4288 ***** TEST 60 *****
FREE RUNNING DATA TEST (INTERRUPT DRIVEN EXERCISER)
THIS TEST REPEATEDLY QUEUES UP 7 RECEIVE BUFFERS AND
7 TRANSMIT BUFFERS AND CHECKS DATA WHEN ALL 7 BUFFERS
ARE RECEIVED. TRANSMIT COUNTS RANGE FROM 1 TO 104. ALSO
ODD AND EVEN TRANSMIT AND RECEIVE BA'S ARE USED. DATA
IS A BINARY COUNT PATTERN. THE RESUME FUNCTION IS CHECKED IN THIS TEST

J02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 2
 DZDMH.P11 09-DEC-76 14:59 INTRODUCTION TO DMC11 DIAGNOSTIC

PAGE: 0022

```

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

:MAINDEC-11-DZDMH-A DMC11 LOCAL CROM, JUMP, AND FREE RUNNING TESTS
:COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
;-----  

:STARTING PROCEDURE
:LOAD PROGRAM
:LOAD ADDRESS 000200
:SWR=0 AUTOSIZE DMC11
:SW07=1 USE CURRENT DMC11 PARAMETERS
:SW00=1 INPUT NEW DMC11 PARAMETERS
:PRESS START
:PROGRAM WILL TYPE "MAINDEC-11-DZDMH-A DMC11 LOCAL CROM, JUMP, AND FREE RUNNIN
:PROGRAM WILL TYPE STATUS MAP
:PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
:AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
:AND THEN RESUME TESTING
:SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE

:SWITCH REGISTER OPTIONS
;-----  

100000 SW15=100000      :=1,HALT ON ERROR
040000 SW14=40000       :=1,LOOP ON CURRENT TEST
020000 SW13=20000       :=1,INHIBIT ERROR TIMEOUT
010000 SW12=10000       :=1,DELETE TIMEOUT/BELL ON ERROR.
004000 SW11=4000        :=1,INHIBIT ITERATIONS
002000 SW10=2000        :=1,ESCAPE TO NEXT TEST ON ERROR
001000 SW09=1000        :=1,LOOP WITH CURRENT DATA
000400 SW08=400         :=1,LOOP ON ERROR
000200 SW07=200         :=1,USE CURRENT DMC11 PARAMETERS, =0,AUTOSIZE DMC11
000100 SW06=100         :=1, HALT BEFORE CLOCKING MICRO-PROCESSOR INSTRUCTION
000040 SW05=40          :=
000020 SW04=20          :=
000010 SW03=10          :=RESELECT DMC11'S TO BE TESTED (ACTIVE)
000004 SW02=4           :=LOCK ON TEST SELECT
000002 SW01=2           :=RESTART PROGRAM AT SELECTED TEST
000001 SW00=1           :=INPUT DMC11 PARAMETERS

```

```

46
47
48 ;REGISTER DEFINITIONS
49 ;-----
50
51     000000      R0=%0      ;GENERAL REGISTER
52     000001      R1=%1      ;GENERAL REGISTER
53     000002      R2=%2      ;GENERAL REGISTER
54     000003      R3=%3      ;GENERAL REGISTER
55     000004      R4=%4      ;GENERAL REGISTER
56     000005      R5=%5      ;GENERAL REGISTER
57     000006      SP=%6      ;PROCESSOR STACK POINTER
58     000007      PC=%7      ;PROGRAM COUNTER
59
60 ;LOCATION EQUIVALENCIES
61 ;-----
62
63     177776      PS=177776 ;PROCESSOR STATUS WORD
64     001200      STACK=1200 ;START OF PROCESSOR STACK
65
66 ;INSTRUCTION DEFINITIONS
67 ;-----
68
69     005746      PUSH1SP=5746 ;DECREMENT PROCESSOR STACK 1 WORD
70     005726      POP1SP=5726 ;INCREMENT PROCESSOR STACK 1 WORD
71     010046      PUSHR0=10046 ;SAVE R0 ON STACK
72     012600      POPR0=12600 ;RESTORE R0 FROM STACK
73     024646      PUSH2SP=24646 ;DECREMENT STACK TWICE
74     022626      POP2SP=22626 ;INCREMENT STACK TWICE
75     .EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
76
77 ;BIT DEFINITIONS
78 ;-----
79
80     100000      BIT15=100000
81     040000      BIT14=40000
82     020000      BIT13=20000
83     010000      BIT12=10000
84     004000      BIT11=4000
85     002000      BIT10=2000
86     001000      BIT9=1000
87     000400      BIT8=400
88     000200      BIT7=200
89     000100      BIT6=100
90     000040      BIT5=40
91     000020      BIT4=20
92     000010      BIT3=10
93     000004      BIT2=4
94     000002      BIT1=2
95     000001      BIT0=1
96
97

```

L02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 4
 DZDMH.P11 09-DEC-76 14:59 TRAPCATCHER FOR UNEXPECTED INTERRUPTS

PAGE: 0024

```

98
99      ;*****
100      ;-----  

101      ;TRAPCATCAER FOR ILLEGAL INTERRUPTS
102      ;THE STANDARD "TRAP CATCHER" IS PLACED
103      ;BETWEEN ADDRESS 0 TO ADDRESS 776.
104      ;IT LOOKS LIKE "PC+2 HALT".
105      ;-----
106      ;*****
107
108      000000
109      .=0
110      ;STANDARD INTERRUPT VECTORS
111      ;-----
112      000024
113      000024 005240      .PFAIL          ;POWER FAIL HANDLER
114      000026 000340      340             ;SERVICE AT LEVEL 7
115      000030 004656      .HLT            ;ERROR HANDLER
116      000032 000340      340             ;SERVICE AT LEVEL 7
117      000034 004624      .TRPSRV         ;GENERAL HANDLER DISPATCH SERVICE
118      000036 000340      340             ;SERVICE AT LEVEL 7
119      000040
120      000040 000000      0               ;SAVE FOR ACT-11 OR XXDP
121      000042 000000      0               ;RETURN ADDRESS IF UNDER ACT-11 OR XXDP
122      000044 000000      0               ;SAVE FOR ACT-11 OR XXDP
123      000046 003432      SENDAD          ;FOR USE WITH ACT-11 OR XXDP
124      000052
125      000052 000000      0               ;ACT-11 PROGRAM CHARACTERISTICS
126
127      000174
128      000174 000000      DISPREG:0       ;SOFTWARE DISPLAY REGISTER
129      000176 000000      SWREG: 0        ;SOFTWARE SWITCH REGISTER
130
131      000200
132      000200 000137 002002      JMP   .START      ;GO TO START OF PROGRAM
133
134
135      001000 001000      .=1000
136      001000 005377 040515 047111      MTITLE: .ASCII  <377><12>/MAINDEC-11-DZDMH-A/<377>
137      (2) 001025      104 041515 030461      .ASCIZ  /DMC11 LOCAL CROM, JUMP, AND FREE RUNNING TESTS/<377>
138      (2)
139      001200      .=1200
140      ;INDIRECT POINTERS TO SWITCH REGISTER AND LIGHT DISPLAY
141      ;-----
142      001200 177570      DISPLAY:177570
143      001202 177570      SWR: 177570

```

M02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 5
 DZDMH.P11 09-DEC-75 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0025

```

144
145 ;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
146 ;
147
148 001204 177560 TKCSR: 177560 ;TELETYPE KEYBOARD CONTROL REGISTER
149 001206 177562 TKDBR: 177562 ;TELETYPE KEYBOARD DATA BUFFER
150 001210 177564 TPCSR: 177564 ;TELEPRINTER CONTROL REGISTER
151 001212 177566 TPDBR: 177566 ;TELEPRINTER DATA BUFFER

152
153 ;PROGRAM CONTROL PARAMETERS
154 ;
155
156 001214 000000 RETURN: 0 ;SCOPE ADDRESS FOR LOOP ON TEST
157 001216 000000 NEXT: 0 ;ADDRESS OF NEXT TEST TO BE EXECUTED
158 001220 000000 LOCK: 0 ;ADDRESS FOR LOCK ON CURRENT DATA
159 001222 000003 ICOUNT: 3 ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE
160 001224 000000 LPCNT: 0 ;NUMBER OF ITERATIONS COMPLETED
161 001226 000000 TSTNO: 0 ;NUMBER OF TEST IN PROGRESS
162 001230 000000 PASCNT: 0 ;NUMBER OF PASSES COMPLETED
163 001232 000000 ERRCNT: 0 ;TOTAL NUMBER OF ERRORS
164 001234 000000 LSTERR: 0 ;PC OF LAST ERROR CALL

165
166 ;PROGRAM VARIABLES
167 ;
168
169 001236 000000 STRTSW: 0 ;SWITCHES AT START OF PROGRAM
170 001240 000000 STAT: 0 ;DM STATUS WORD STORAGE
171 001242 000000 CLKX: 0
172 001244 000000 MASKX: 0
173 001246 000000 TEMP1: 0 ;TEMPORARY STORAGE
174 001250 000000 TEMP2: 0 ;TEMPORARY STORAGE
175 001252 000000 TEMP3: 0 ;TEMPORARY STORAGE
176 001254 000000 TEMP4: 0 ;TEMPORARY STORAGE
177 001256 000000 TEMP5: 0 ;TEMPORARY STORAGE
178 001260 000000 SAVR0: 0 ;R0 STORAGE
179 001262 000000 SAVR1: 0 ;R1 STORAGE
180 001264 000000 SAVR2: 0 ;R2 STORAGE
181 001266 000000 SAVR3: 0 ;R3 STORAGE
182 001270 000000 SAVR4: 0 ;R4 STORAGE
183 001272 000000 SAVR5: 0 ;R5 STORAGE
184 001274 000000 SAVSP: 0 ;STACK POINTER STORAGE
185 001276 000000 SAVPC: 0 ;PROGRAM COUNTER STORAGE
186 001300 000000 ZERO: 0
187 001302 000001 ONE: 1
188 001304 000000 MEMLIM: 0 ;HIGHEST LOCATION FOR NPR'S
189 001306 000001 DMACTV: .BLKW 1 ;DMC11'S SELECTED ACTIVE.
190 001310 000001 DMNUM: .BLKW 1 ;OCTAL NUMBER OF DMC11'S.
191 001312 000001 SAVACT: .BLKW 1 ;ORIGINAL ACTV DEVICES
192 001314 000001 SAVNUM: .BLKW 1 ;WORKABLE NUMBER
193 001316 000000 RUN: 0 ;pointer to running device.
194 .EVEN
195 001320 001472 CREAM: DM.MAP-6 ;TABLE POINTER.
196 001322 001676 MILK: CNT.MAP-4 ;TABLE POINTER

```

NO2

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 6
 DZDMH.P11 09-DEC-76 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0026

```

197
198          ;PROGRAM CONTROL FLAGS
199          ;-----
200
201 001324    000      INIFLG: .BYTE 0      ;PROGRAM INITIALIZATION FLAG
202 001325    000      ERRFLG: .BYTE 0      ;ERROR OCCURED FLAG
203 001326    000      LOKFLG: .BYTE 0      ;LOCK ON CURRENT TEST FLAG
204 001327    000      QV.FLG: .BYTE 0      ;QUICK VERIFY FLAG.
205                                     ;ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE
206                                     .EVEN
207
208          ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
209          ;POINTERS TO SUBROUTINES CAN BE FOUND
210          ;IN THE TABLE IMMEDIATELY FOLLOWING THE DEFINITIONS
211
212          ;:*****-
213          ;-----
214 001330    104400   :TRPTAB:
215          003506   SCOPE=TRAP+0      ;CALL TO SCOPE LOOP AND ITERATION HANDLER
216          104401   .SCOPE
217          003644   SCOP1=TRAP+1      ;CALL TO LOOP ON CURRENT DATA HANDLER
218          104402   .SCOP1
219          003674   TYPE=TRAP+2      ;CALL TO TELETYPE OUTPUT ROUTINE
220          104403   .TYPE
221          003756   INSTR=TRAP+3      ;CALL TO ASCII STRING INPUT ROUTINE
222          104404   .INSTR
223          004062   INSTER=TRAP+4      ;CALL TO INPUT ERROR HANDLER
224          104405   .INSTER
225          004102   PARAM=TRAP+5      ;CALL TO NUMERICAL DATA INPUT ROUTINE
226          104406   .PARAM
227          004302   SAV05=TRAP+6      ;CALL TO REGISTER SAVE ROUTINE
228          104407   .SAV05
229          004342   RES05=TRAP+7      ;CALL TO REGISTER RESTORE ROUTINE
230          104410   .RES05
231          004374   CONVRT=TRAP+10     ;CALL TO DATA OUTPUT ROUTINE
232          104411   .CONVRT
233          004400   CNVRT=TRAP+11     ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
234          104412   .CNVRT
235          005370   MSTCLR=TRAP+12     ;CALL TO ISSUE A MASTER CLEAR
236          104413   .MSTCLR
237          005340   DELAY=TRAP+13      ;CALL TO DELAY
238          104414   .DELAY
239          005406   ROMCLK=TRAP+14     ;CALL TO CLOCK ROM ONCE
240          104415   .ROMCLK
241          005454   DATACLK=TRAP+15     ;CALL TO CLK DATA
242          104416   .DATACLK
243          005520   TIMER=TRAP+16      ;CALL TO DELAY A CLOCK TICK
244                                     .TIMER
245
246          ;-----
247          ;:*****

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 7
 DZDMH.P11 09-DEC-76 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0027

```

248
249          ;DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST
250          ;-----
251
252 001366 000000      STAT1: 0
253 001370 000000      STAT2: 0
254 001372 000000      STAT3: 0
255
256          ;DMC11 VECTOR AND REGISTER INDIRECT POINTERS
257          ;-----
258
259 001374 000000      DMRVEC: 0      :POINTER TO DMC11 RECEIVER INTERRUPT VECTOR
260 001376 000000      DMRLVL: 0      :POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS
261 001400 000000      DMTVEC: 0      :POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR
262 001402 000000      DMTLVL: 0      :POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS
263 001404 000000      DMCSR: 0      :POINTER TO DMC11 CONTROL STATUS REGISTER
264 001406 000000      DMCSRH: 0     :POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE.
265 001410 000000      DMCTL: 0      :POINTER TO DMC11 CONTROL OUT REGISTER
266 001412 000000      DMP04: 0      :POINTER TO DMC11 PORT REGISTER(SEL 4)
267 001414 000000      DMP06: 0      :POINTER TO DMC11 PORT REGISTER(SEL 6)
268
269          ;TEMP STORAGE
270          ;-----
271
272 001416 000000      TEMP: 0
273 001460      .=+40
274
275          ;DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
276          ;-----
277
278 001500      .=1500
279 001500 000001      DM.MAP:
280 001500 000001      DMCR00: .BLKW 1      :CONTROL STATUS REGISTER FOR DMC11 NUMBER 00
281 001502 000001      DMS100: .BLKW 1      :VECTOR FOR DMC11 NUMBER 00
282 001504 000001      DMS200: .BLKW 1      :DDCMP LINE# FOR DMC11 NUMBER 00
283 001506 000001      DMS300: .BLKW 1      :3RD STATUS WORD
284
285 001510 000001      DMCR01: .BLKW 1      :CONTROL STATUS REGISTER FOR DMC11 NUMBER 01
286 001512 000001      DMS101: .BLKW 1      :VECTOR FOR DMC11 NUMBER 01
287 001514 000001      DMS201: .BLKW 1      :DDCMP LINE# FOR DMC11 NUMBER 01
288 001516 000001      DMS301: .BLKW 1      :3RD STATUS WORD
289
290 001520 000001      DMCR02: .BLKW 1      :CONTROL STATUS REGISTER FOR DMC11 NUMBER 02
291 001522 000001      DMS102: .BLKW 1      :VECTOR FOR DMC11 NUMBER 02
292 001524 000001      DMS202: .BLKW 1      :DDCMP LINE# FOR DMC11 NUMBER 02
293 001526 000001      DMS302: .BLKW 1      :3RD STATUS WORD
294
295 001530 000001      DMCR03: .BLKW 1      :CONTROL STATUS REGISTER FOR DMC11 NUMBER 03
296 001532 000001      DMS103: .BLKW 1      :VECTOR FOR DMC11 NUMBER 03
297 001534 000001      DMS203: .BLKW 1      :DDCMP LINE# FOR DMC11 NUMBER 03
298 001536 000001      DMS303: .BLKW 1      :3RD STATUS WORD
299
300 001540 000001      DMCR04: .BLKW 1      :CONTROL STATUS REGISTER FOR DMC11 NUMBER 04
301 001542 000001      DMS104: .BLKW 1      :VECTOR FOR DMC11 NUMBER 04
302 001544 000001      DMS204: .BLKW 1      :DDCMP LINE# FOR DMC11 NUMBER 04
303 001546 000001      DMS304: .BLKW 1      :3RD STATUS WORD

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 8
 DZDMH.P11 09-DEC-76 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0028

```

304
305 001550 000001      DMCR05: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
306 001552 000001      DMS105: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 05
307 001554 000001      DMS205: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 05
308 001556 000001      DMS305: .BLKW  1      ;3RD STATUS WORD
309
310 001560 000001      DMCR06: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
311 001562 000001      DMS106: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 06
312 001564 000001      DMS206: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 06
313 001566 000001      DMS306: .BLKW  1      ;3RD STATUS WORD
314
315 001570 000001      DMCR07: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
316 001572 000001      DMS107: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 07
317 001574 000001      DMS207: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 07
318 001576 000001      DMS307: .BLKW  1      ;3RD STATUS WORD
319
320 001600 000001      DMCR10: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
321 001602 000001      DMS110: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 10
322 001604 000001      DMS210: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 10
323 001606 000001      DMS310: .BLKW  1      ;3RD STATUS WORD
324
325 001610 000001      DMCR11: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
326 001612 000001      DMS111: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 11
327 001614 000001      DMS211: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 11
328 001616 000001      DMS311: .BLKW  1      ;3RD STATUS WORD
329
330 001620 000001      DMCR12: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
331 001622 000001      DMS112: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 12
332 001624 000001      DMS212: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 12
333 001626 000001      DMS312: .BLKW  1      ;3RD STATUS WORD
334
335 001630 000001      DMCR13: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
336 001632 000001      DMS113: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 13
337 001634 000001      DMS213: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 13
338 001636 000001      DMS313: .BLKW  1      ;3RD STATUS WORD
339
340 001640 000001      DMCR14: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
341 001642 000001      DMS114: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 14
342 001644 000001      DMS214: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 14
343 001646 000001      DMS314: .BLKW  1      ;3RD STATUS WORD
344
345 001650 000001      DMCR15: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
346 001652 000001      DMS115: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 15
347 001654 000001      DMS215: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 15
348 001656 000001      DMS315: .BLKW  1      ;3RD STATUS WORD
349
350 001660 000001      DMCR16: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
351 001662 000001      DMS116: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 16
352 001664 000001      DMS216: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 16
353 001666 000001      DMS316: .BLKW  1      ;3RD STATUS WORD
354
355 001670 000001      DMCR17: .BLKW  1      ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
356 001672 000001      DMS117: .BLKW  1      ;VECTOR FOR DMC11 NUMBER 17
357 001674 000001      DMS217: .BLKW  1      ;DDCMP LINE# FOR DMC11 NUMBER 17
358 001676 000001      DMS317: .BLKW  1      ;3RD STATUS WORD
359

```

D03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 9
DZDMH.P11 09-DEC-76 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0029

360 001700 000000

DM.END: 000000

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 10
 DZDMH.P11 09-DEC-76 14:59 PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0030

```

361
362          :DMC11 PASS COUNT AND ERROR COUNT TABLE
363          :-----
364
365 001702      CNT.MAP:
366 001702 000000  PACT00: 0      ;PASS COUNT FOR DMC11 NUMBER 00
367 001704 000000  ERCT00: 0      ;ERROR COUNT FOR DMC11 NUMBER 00
368
369 001706 000000  PACT01: 0      ;PASS COUNT FOR DMC11 NUMBER 01
370 001710 000000  ERCT01: 0      ;ERROR COUNT FOR DMC11 NUMBER 01
371
372 001712 000000  PACT02: 0      ;PASS COUNT FOR DMC11 NUMBER 02
373 001714 000000  ERCT02: 0      ;ERROR COUNT FOR DMC11 NUMBER 02
374
375 001716 000000  PACT03: 0      ;PASS COUNT FOR DMC11 NUMBER 03
376 001720 000000  ERCT03: 0      ;ERROR COUNT FOR DMC11 NUMBER 03
377
378 001722 000000  PACT04: 0      ;PASS COUNT FOR DMC11 NUMBER 04
379 001724 000000  ERCT04: 0      ;ERROR COUNT FOR DMC11 NUMBER 04
380
381 001726 000000  PACT05: 0      ;PASS COUNT FOR DMC11 NUMBER 05
382 001730 000000  ERCT05: 0      ;ERROR COUNT FOR DMC11 NUMBER 05
383
384 001732 000000  PACT06: 0      ;PASS COUNT FOR DMC11 NUMBER 06
385 001734 000000  ERCT06: 0      ;ERROR COUNT FOR DMC11 NUMBER 06
386
387 001736 000000  PACT07: 0      ;PASS COUNT FOR DMC11 NUMBER 07
388 001740 000000  ERCT07: 0      ;ERROR COUNT FOR DMC11 NUMBER 07
389
390 001742 000000  PACT10: 0      ;PASS COUNT FOR DMC11 NUMBER 10
391 001744 000000  ERCT10: 0      ;ERROR COUNT FOR DMC11 NUMBER 10
392
393 001746 000000  PACT11: 0      ;PASS COUNT FOR DMC11 NUMBER 11
394 001750 000000  ERCT11: 0      ;ERROR COUNT FOR DMC11 NUMBER 11
395
396 001752 000000  PACT12: 0      ;PASS COUNT FOR DMC11 NUMBER 12
397 001754 000000  ERCT12: 0      ;ERROR COUNT FOR DMC11 NUMBER 12
398
399 001756 000000  PACT13: 0      ;PASS COUNT FOR DMC11 NUMBER 13
400 001760 000000  ERCT13: 0      ;ERROR COUNT FOR DMC11 NUMBER 13
401
402 001762 000000  PACT14: 0      ;PASS COUNT FOR DMC11 NUMBER 14
403 001764 000000  ERCT14: 0      ;ERROR COUNT FOR DMC11 NUMBER 14
404
405 001766 000000  PACT15: 0      ;PASS COUNT FOR DMC11 NUMBER 15
406 001770 000000  ERCT15: 0      ;ERROR COUNT FOR DMC11 NUMBER 15
407
408 001772 000000  PACT16: 0      ;PASS COUNT FOR DMC11 NUMBER 16
409 001774 000000  ERCT16: 0      ;ERROR COUNT FOR DMC11 NUMBER 16
410
411 001776 000000  PACT17: 0      ;PASS COUNT FOR DMC11 NUMBER 17
412 002000 000000  ERCT17: 0      ;ERROR COUNT FOR DMC11 NUMBER 17
413

```

F03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 11
DZDMH.P11 09-DEC-76 14:59

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

PAGE: 0031

414
415
416
417
418
419

FORMAT OF STATUS TABLE

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
CSR	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
	I	C	0	N	T	R	0	L	R	E	G	I	S	T	E	R
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
STAT1	I	*	I	*	I	*	I	*	I	*	V	E	C	T	O	R
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
STAT2	I	*	B	M	A	D	D	*	I	L	I	N	E	*	*	I
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
STAT3	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	*
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I

DEFINITION OF FORMAT

CSR: CONTAINS DMC11 CSR ADDRESS

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CRAM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 ??? TURNAROUND CONNECTOR IS CN
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
(MUST BE SET TO A ONE MANUALLY [PROGRAMS G AND H ONLY])

GO3

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 12
 DZDMH.P11 09-DEC-76 14:59 PROGRAM INITIALIZATION AND START UP.

PAGE: 0032

```

470
471 ;PROGRAM INITIALIZATION
472 ;LOCK OUT INTERRUPTS
473 ;SET UP PROCESSOR STACK
474 ;SET UP POWER FAIL VECTOR
475 ;CLEAR PROGRAM CONTROL FLAGS AND COUNTS
476 ;TYPE TITLE MESSAGE
477

478 002002 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
479 002010 012706 001200 000024 MOV #STACK,SP ;SET UP STACK
480 002014 012737 005240 000024 MOV #.PFAIL,2#24 ;SET UP POWER FAIL VECTOR
481 002022 013737 001310 001314 MOV DMNUM,SAVNUM ;SAVE NUMBER OF DEVICES IN SYSTEM.
482 002030 005037 007556 CLR SWFLG ;CLEAR SOFT TYPEOUT FLAG
483 002034 105037 001325 CLRB ERRFLG ;CLEAR ERROR FLAG
484 002040 105037 001327 CLRB QV.FLG ;ZERO QUICK VERIFY FLAG
485 002044 012737 001470 001320 MOV #DM.MAP-10,CREAM ;GET MAP POINTER.
486 002052 012737 001676 001322 MOV #CNT.MAP-4,MILK ;GET PASS COUNT MAP POINTER
487 002060 012737 100000 001316 MOV #BIT15,RUN ;POINT POINTER TO FIRST DEVICE.
488 002066 012700 001702 MOV #CNT.MAP,RO ;PASS COUNT POINTER TO RO
489 002072 005020 CLR (RO)+ ;CLEAR TABLE
490 002074 022700 002002 CMP #CNT.MAP+100,RO ;DONE YET?
491 002100 001374 BNE 23$ ;KEEP GOING
492 002102 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
493 002106 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
494 002114 012737 002002 001214 MOV #STAR,RETURN ;SET UP FOR POWER FAIL BEFORE
495 ;TESTING STARTS
496 002122 013746 000006 MOV 2#6,-(SP) ;SAVE CURRENT VECTORS
497 002126 013746 000004 MOV 2#4,-(SP)
498 002132 012737 002166 000004 MOV #6$,2#4 ;SET UP FOR TIMEOUT
499 002140 012737 177570 001202 MOV #177570,SWR ;SET SWR TO HARD SWR ADDRESS
500 002146 012737 177570 001200 MOV #177570,DISPLAY ;SET DISPLAY TO HARD SWR ADDRESS
501 002154 022777 177777 177020 CMP #-1,DSWR ;REFERENCE HARDWARE SWITCH REGISTER
502 002162 001402 BEQ 6$+2 ;IF = -1 USE SOFT SWR ANYWAY
503 002164 000407 BR 7$ ;IF IT EXISTS AND NOT = -1 USE HARD SWR
504 002166 022626 CMP (SP)+(SP)+ ;ADJUST STACK
505 002170 012737 000176 001202 MOV #SWREG,SWR ;pointer to soft swr
506 002176 012737 000174 001200 MOV #DISPREG,DISPLAY ;pointer to soft display reg
507 002204 012637 000004 7$: MOV (SP)+,2#4 ;RESTORE VECTORS
508 002210 012637 000006 MOV (SP)+,2#6
509 002214 105737 001324 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
510 002220 001006 BNE 20$ ;BR IF YES
511 002222 022737 003432 000042 CMP #SENDAD,2#42 ;IF ACT-II AUTOMATIC MODE, DON'T TYPE ID
512 002230 001402 BEQ 20$ ;BR IF NO
513 002232 104402 001000 TYPE MTITLE ;TYPE TITLE MESSAGE
514 002236 004737 007362 JSR PC,CKSWR ;CHECK FOR SOFT SWR
515 002242 017737 176734 001236 MOV 2$WR,STRTSW ;STORE STARTING SWITCHES
516 002250 005737 000042 TST 2#42 ;IS IT RUNNING IN AUTO MODE?
517 002254 001402 BEQ .+6 ;BR IF NO
518 002256 005037 001236 CLR STRTSW ;IF YES, CLEAR SWITCHES
519 002262 032737 000001 001236 BIT #SW00,STRTSW ;IF SW00=1, QUESTIONS ARE ASKED.
520 002270 001012 BNE 17$ ;BR IF SW00=1
521 002272 105737 001236 TSTB STRTSW ;BIT7=1??
522 002276 100007 BPL 17$ ;BR IF SW07=0
523 002300 005737 001306 TST DMACTV ;ARE ANY DEVICES SELECTED?
524 002304 001006 BNE 16$ ;BR IF YES
525 002306 104402 007056 TYPE, NOACT ;NO DEVICES SELECTED.

```

DZOMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 13
 DZOMH.P11 09-DEC-75 14:59 PROGRAM INITIALIZATION AND START UP.

PAGE: 0033

```

526 002312 000000          HALT      ;STOP THE SHOW
527 002314 000776          BR       .-2      ;DISQUALIFY CONTINUE SWITCH
528 002316 004737 010252      17$: JSR     PC.AUTO.SIZE ;GO DO THE AUTO SIZE
529 002322 105737 001324      16$: TSTB    INIFLG   ;FIRST TIME?
530 002326 001410            BEQ     21$      ;BR IF YES
531 002330 105737 001236      TSTB    STRTSW   ;IF USING SAME PARAMETERS CONT TYPE MAP
532 002334 100431            BMI     1$       ;STOP THE SHOW
533 002336 032737 000006 001236      BIT     #BIT1!BIT2,STRTSW;IS TEST NO. OR LOCK SELECTED
534 002344 001403            BEQ     24$      ;IF NO THEN TYPE STATUS
535 002346 000424            BR      1$       ;IF YES DO NOT TYPE STATUS
536 002350 005137 001324      21$: COM    INIFLG   ;SET FLAG
537 002354 104402 006126      24$: TYPE   XHEAD   ;TYPE HEADER
538 002360 012704 001500      5$:   MOV    #DM.MAP.R4 ;SET POINTER
539 002364 010437 001246      MOV    R4,TEMP1 ;SET ADDRESS
540 002370 012437 001250      MOV    (R4)+,TEMP2;SET CSR
541 002374 001411            BEQ     1$       ;ALL DONE IF ZERO
542 002376 012437 001252      MOV    (R4)+,TEMP3;SET STAT1
543 002402 012437 001254      MOV    (R4)+,TEMP4;SET STAT2
544 002406 012437 001256      MOV    (R4)+,TEMP5;SET STAT3
545 002412 104410            CONVRT ;TYPE OUT STATLS MAP
546 002414 007230            XSTATQ ;:
547 002416 000762            BR      5$       ;:
548 002420 012700 001500      1$:   MOV    #DM.MAP.R0 ;R0 POINTS TO STATUS TABLE
549
550
551
552
553
554
555
556
557
558
559
560 002424 013746 000004          MOV    @#4,-(SP) ;SAVE LOC 4
561 002430 013746 000006          MOV    @#6,-(SP) ;SAVE LOC 6
562 002434 005037 000006          CLR    @#6      ;CLEAR VEC+2
563 002440 005037 001252          CLR    TEMP3   ;CLEAR FLAG
564 002444 005005            CLR    R5      ;R5=0=DMC, R5=-1=KMC
565 002446 011037 001404          AUSTRT:MOV    (R0),DMCSR ;GET NEXT DMC CSR
566 002452 001530            BEQ    AUDONE ;BR IF DONE
567 002454 005705            TST    RS      ;DMC OR KMC?
568 002456 001009            BNE    1$      ;BR IF KMC
569 002460 032760 100000 000002          BIT    #BIT15,2(R0) ;CHECK FOR DMC CSR
570 002466 001044            BNE    OK      ;S, IP IF NOT DMC
571 002470 000404            BR     2$      ;ITS A DMC SO CONTINUE
572 002472 032760 100000 000002          1$:   BIT    #BIT15,2(R0) ;CHECK FOR KMC CSR
573 002500 001437            BEQ    OK      ;SKIP IF NOT KMC
574 002502 012737 002606 000004          2$:   MOV    #NODEV,@#4 ;SET UP FOR TIMEOUT
575 002510 005705            TST    R5      ;DMC OR KMC?
576 002512 001003            BNE    3$      ;BR IF KMC
577 002514 012703 000006          MOV    #6,R3   ;R3 IS COUNT OF DEVICES BEFORE DMC
578 002520 000402            BR     4$      ;GO ON
579 002522 012703 000010          3$:   MOV    #10,R3  ;R3 IS COUNT OF DEVICES BEFORE KMC
580 002526 012702 002722          4$:   MOV    #DEVTAB,R2 ;R2 IS DEVICE TABLE PONTER
581 002532 012701 1E001C          MOV    #16001C,R1 ;START WITH ADDRESS 160010

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 14
 DZDMH.P11 09-DEC-76 14:59 PROGRAM INITIALIZATION AND START UP.

PAGE: 0034

582 002536 005711	FLOAT:	TST (R1)	:CHECK ADDRESS IN R1
583 002540 111204		MOVB (R2), R4	:IF NO TIMEOUT, GET NEXT ADDRESS
584 002542 060401		ADD R4, R1	:IN R1
585 002544 005201		INC R1	
586 002546 040401		BIC R4, R1	
587 002550 005703		TST R3	:ANY MORE DEVICES TO CHECK FOR?
588 002552 001371		BNE FLOAT	:BR IF YES
589 002554 012737 002612 000004		MOV #ERR, @#4	:OK ONLY DMC'S ARE LEFT. SET UP FOR TIMEOUT
590 002562 005711	FY:	TST (R1)	:CHECK DMC ADDRESS
591 002564 020137 001404		CMP R1, DMCSR	:DOES IT MATCH
592 002570 001403		BEQ OK	:BR IF YES
593 002572 062701 000010		ADD #10, R1	:GET NEXT DMC ADDRESS
594 002576 000771		BR FY	:DO IT AGAIN
595 002600 062700 000010		ADD #10, R0	:SKIP TO NEXT DMC CSR
596 002604 000720		BR AJSTRT	:CONTINUE
597 002606 122243		CMPB (R2)+, -(R3)	:ON TIMEOUT, INC R2, DEC R3
598 002610 000002		RTI	:RETURN
599 002612 005737 001252		TST TEMP3	:CHECK FLAG IF = 0 TYPE HEADER
600 002616 001014		BNE 1\$:SKIP HEADER
601 002620 104402		TYPE CONERR	:TYPEOUT HEADER MESSAGE
602 002622 007125		MOV #ERR, SAVPC	:CONFIGURATION ERROR!!!!
603 002624 012737 002612 001276		CNVRT	:SAVE PC FOR TYPEOUT
604 002632 104411		ERRPC	:TYPE OUT ERROR PC
605 002634 002702		TYPE	
606 002636 104402		CNERR	:TYPE REST OF HEADER
607 002640 007167		MOV #-1, TEMP3	
608 002642 012737 177777 001252		MOV R1, SAVRI	:SET FLAG SO IT ONLY GETS TYPED ONCE
609 002650 010137 001262	1\$:	CONVRT	:SAVE R1 FOR TYPEOUT
610 002654 104410		CONTAB	
611 002656 002710		TST RS	:TYPE CSR VALUES
612 002660 005705		BNE 3\$:DMC OR KMC ?
613 002662 001003		TYPE	:BR IF KMC
614 002664 104402		DMCM	
615 002666 007210		BR 4\$:CONTINUE
616 002670 000402		TYPE	
617 002672 104402		KMCM	
618 002674 007220		4\$: CMP (SP)+, (SP)+	:ADJUST STACK
619 002676 022626		BR OK	:BR TO GET OUT
620 002700 000737		ERRPC: 1	
621 002702 000001	002	.BYTE 6.2	
622 002704 006		SAVPC	
623 002706 001276		CONTAB: 2	
624 002710 000002		.BYTE 6.4	
625 002712 006	004	SAVRI	
626 002714 001262		.BYTE 6.2	
627 002716 006	002	DMCSR	
628 002720 001404		DEVTAB: .BYTE 7	:DJ
629 002722 007		.BYTE 17	:DH
630 002723 017		.BYTE 7	:DQ
631 002724 007		.BYTE 7	:DU
632 002725 007		.BYTE 7	:DUP
633 002726 007		.BYTE 7	:LK
634 002727 007		.BYTE 7	:DMC
635 002730 007		.BYTE 7	:DZ
636 002731 007		.BYTE 7	:KMC
637 002732 007			

J03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 15
 DZDMH.P11 09-DEC-76 14:59 PROGRAM INITIALIZATION AND START UP.

PAGE: 0035

638	002734		.EVEN			
639	002734	005705	AUDONE: TST	R5	;DMC?	
640	002736	001005	BNE	1\$;BR IF KMC AND ALL DONE	
641	002740	012705	MOV	#-1,R5	;SET R5 TO -1 (KMC)	
542	002744	012700	MOV	#DM.MAP,RO	;RESET RO TO START OF TABLE	
643	002750	000636	BR	AUSTRT	;GO DO KMC'S	
644	002752	012637	MOV	(SP)+,0#6	;RESTORE LOC 6	
645	002756	012637	MOV	(SP)+,0#4	;RESTORE LOC 4	
646	002762	032737	BIT	#SW03,STRTSW	;SELECT SPECIFIC DEVICES??	
647	002770	001422	BEQ	3\$;BR IF NO.	
648	002772	104402	TYPE	MNEW	;TYPE THE MESSAGE.	
649	002776	005000	CLR	RO	;ZERO DATA LIGHTS	
650	003000	000000	HALT		;WAIT FOR USER TO TELL WHAT DEVICES TO RUN	
651	003002	027737	CMP	@SWR.SAVACT	;IS THE NUMBER VALID?	
652	003010	101404	BLOS	2\$;BR IF NUMBER IS OK.	
653	003012	104402	TYPE	,MERR3	;TELL USER OF INVALID NUMBER.	
654	003016	000000	HALT		;STOP EVERY THING.	
655	003020	000776	BR	.-2	;RESTART THE PROGRAM AGAIN.	
656	003022	017737	176154	001306	2\$: MOV @SWR.DMACTV	
657	003030	013700	001306		MOV DMACTV,RO	
658	003034	000000	HALT		;SHOW THE USER WHAT HE SELECTED.	
659	003036	012700	000300	3\$: MOV #300,RO	;CONTINUE DYNAMIC SWITCHES.	
660	003042	012701	000302	MOV #302,R1	;PREPARE TO CLEAR THE FLOATING	
661	003046	010120	4\$: MCV R1,(RO)+	VECTOR AREA. 300-776		
662	003050	005021	CLR (R1)+	;START PUTTING "PC+2 - HALT"		
663	003052	022021	CMP (RO)+,(R1)+	;IN VECTOR AREA.		
664	003054	022700	CMP #1000,RO	;POP POINTERS		
665	003060	001000	BNE 4\$;ALL DONE??		
666					;BR IF NO.	
667					:TEST START AND RESTART	
668					-----	
669						
670	003062	012706	001200	.BEGIN: MOV #STACK,SP	;SET UP STACK	
671	003066	013746	000006	MOV #6,-(SP)	;SAVE LOC 6	
672	003072	013746	000004	MOV #4,-(SP)	;SAVE LOC 4	
673	003076	005000	CLR RO	;START AT 0		
674	003100	012737	003144	000004	MOV #2\$,#4	;SET UP FOR TIME OJT
675	003106	005037	000006	CLR #6	;TO AUTOSIZE MEMORY	
676	003112	005720	6\$: TST (RO)+	CHECK ADDRESS IN RO		
677	003114	022700	157776	CMP #157776,RO	;IS IT AT LEAST 28K	
678	003120	001374	BNE 6\$;BR IF NO		
679	003122	162700	007776	SUB #7776,RO	;SAVE 2K FOR MONITORS	
680	003126	010037	001304	7\$: MOV RO,MEMLIM	;STORE MEMORY LIMIT	
681	003132	012637	000004	MOV (SP)+,0#4	;RESTORE LOC 4	
682	003136	012637	000006	MOV (SP)+,0#6	;RESTORE LOC 6	
683	003142	000413	BR 10\$;CONTINUE		
684	003144	022526	2\$: CMP (SP)+,(SP)+	;ADJUST STACK		
685	003146	162700	000004	SUB #4,RO	;GET LAST GOOD ADDRESS	
686	003152	162700	007776	SUB #7776,RO	;SAVE 2K FOR MONITORS	
687	003156	022700	030000	CMP #30000,RO	;IS IT 8K?	
688	003162	001361	BNE 7\$;BR IF NO		
689	003164	012700	037400	MOV #37400,RO	;IF 8K DON'T SAVE 2K	
690	003170	000756	BR 7\$			
691	003172	012737	000340	10\$: MOV #340,PS	;LOCK OUT INTERRUPTS	
692	003200	032737	000004	BIT #8172,STRTSW	;CHECK FOR LOCK ON TEST	
693	003206	001411	BEC 1\$;BR IF NO LOCK DESIRED.		

K03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 16
DZDMH.P1! 09-DEC-76 14:59 PROGRAM INITIALIZATION AND START UP.

PAGE: 0036

694	003210	104402	005745			TYPE	MLOCK	TYPE LOCK SELECTED.
695	003214	012737	000240	003522		MOV	\$NOP,TTST	ADJUST SCOPE ROUTINE.
696	003222	012737	000240	003524		MOV	\$NOP,TTST+2	SET UP TO LOCK
697	003230	000406				SR	3S	CONTINUE ALONG.
698	003232	013737	003640	003522	IS:	MOV	BRW,TTST	PREPARE NORMAL SCOPE ROUTINE
699	003240	013737	003642	003524		MOV	BRX,TTST+2	LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
700	003246	012737	007620	001214	3S:	MOV	#CYCLE,RETURN	START AT "CYCLE" FIND WHICH DEVICE TO TEST
701	003254	032737	000002	001236	4S:	BIT	#SW01,STRTSW	IS TEST NO. SELECTED?
702	003262	001002				BNE	5S	BR IF YES
703	003264	104402	005657			TYPE	MR	TYPE R
704	003270	000177	175720		5S:	JMP	\$RE*LRN	START TESTING

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 17
 DZDMH.P11 09-DEC-76 14:59 END OF PASS ROUTINE

PAGE: 0037

```

705 ;END OF PASS
706 ;TYPE NAME OF TEST
707 ;UPDATE PASS COUNT
708 ;CHECK FOR EXIT TO ACT-11
709 ;RESTART TEST
710
711 003274 000005 .EOP: RESET      ;MAKE THE WORLD CLEAN AGAIN.
712 003276 005037 001234 CLR       LSTERR    ;CLEAR LAST ERROR PC
713 003302 105037 001325 CLR6      ERRFLG    ;CLEAR ERROR FLAG
714 003306 005237 001230 INC       PASCNT   ;UPDATE PASS COUNT
715 003312 013777 001230 MOV       PASCNT, @DISPLAY ;DISPLAY PASS COUNT
716 003320 104402 005635 TYPE     ,MEPASS  ;TYPE END PASS
717 003324 104402 005774 TYPE     ,MCSR    ;TYPE CSR
718 003330 104411 003456 CNVRT    ,XCSR    ;SHOW IT
719 003334 104402 006002 TYPE     ,MVECX   ;TYPE VECTOR
720 003340 104411 003464 CNVRT    ,XVEC    ;SHOW IT
721 003344 104402 006010 TYPE     ,MPASSX  ;TYPE PASSES
722 003350 104411 003472 CNVRT    ,XPASS   ;SHOW IT
723 003354 104402 006021 TYPE     ,MERRX   ;TYPE ERRORS
724 003360 104411 003500 CNVRT    ,XERR    ;SHOW IT
725 003364 013700 001322 MOV      MILK, R0  ;GET POINTER TO PASS COUNT
726 003370 013720 001230 MOV      PASCNT, (R0)+ ;STORE PASS COUNT FOR THIS DMC11
727 003374 013720 001232 MOV      ERRCNT, (R0)+ ;STORE ERROR COUNT FOR THIS DMC11
728 003400 005337 001314 DEC      SAVNUM   ;ARE ALL DEVICES TESTED?
729 003404 001017 BNE      RESTRT   ;BR IF NO.
730 003406 112737 000377 001327 MOVB     #377, QV.FLG ;SET THE QUICK VERIFY FLAG.
731 003414 013737 001310 001314 MOV      DMNUM, SAVNUM ;RESTORE THE COUNT
732 003422 013701 000042 MOV      @#42, R1  ;CHECK FOR ACT-11 OR DDP
733 003426 001406 BEQ      RESTRT   ;IF NOT, CONTINUE TESTING
734 003430 000005 RESET    ;STOP THE SHOW-CLEAR THE WORLD
735 003432
736 003432 004711 JSR      PC,(R1)
737 003434 000240 NOP
738 003436 000240 NOP
739 003440 000240 NOP
740 003442 000240 NOP
741 003444 012737 007620 001214 RESTRT: MOV      #CYCLE, RETURN
742 003452 000137 007620          JMP      CYCLE
743 003456 000001          XCSR:   1
744 003460 006           002          .BYTE   6,2
745 003462 001404          XVEC:   DMCSR
746 003464 000001          .BYTE   1
747 003466 004           002          .BYTE   4,2
748 003470 001374          XPASS:  DMRVEC
749 003472 000001          .BYTE   1
750 003474 006           002          .BYTE   6,2
751 003476 001230          XERR:   PASCNT
752 003500 000001          .BYTE   1
753 003502 006           002          .BYTE   6,2
754 003504 001232          ERRCNT
755
756 ;SCOPE LOOP AND INTERATION HANDLER
757 ;-----
758
759 003506 004737 007362 .SCOPE: JSR      PC,CKSWR ;CHECK FOR SOFT SWR
760 003512 010016          MOV      R0,(SP)  ;SAVE R0 ON THE STACK
  
```

M103

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 18
DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0038

NO3

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 19
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0039

```

817          ;-----
818
819 003756 010346      .INSTR: MOV    R3,-(SP)      ;SAVE R3 ON STACK
820 003760 010446      MOV    R4,-(SP)      ;SAVE R4 ON STACK
821 003762 017637 000004 004000      MOV    @4(SP),MSG
822 003770 062766 000002 000004      ADD    #2,4(SP)
823 003776 104402      .INST1: TYPE   0
824 004000 000000      .MSG:   O
825 004002 112704 007256      MOV    $INBUF,R4
826 004006 012703 000007      MOV    #7,R3
827 004012 105777 175166      1$:    TSTB   @TKCSR
828 004016 100375      BPL   1$           ;-----  

829 004020 117714 175162      MOV    @TKDBR,(R4)
830 004024 142714 000200      BICB   #200,(R4)
831 004030 122427 000015      CMPB   (R4)+,#15
832 004034 001417      BEQ    INSTR2
833 004036 105777 175146      TSTB   @TPCSR
834 004042 100375      BPL   2$           ;-----  

835 004044 017777 175136 175140      MOV    @TKDBR,@TPDBR
836 004052 005303      DEC    R3
837 004054 001356      BNE    1$           ;-----  

838 004056 012604      MOV    (SP)+,R4
839 004060 012603      MOV    (SP)+,R3
840 004062 104402 005570      .INSTE: TYPE   MQM
841 004066 010346      MOV    R3,-(SP)
842 004070 010446      MOV    R4,-(SP)
843 004072 000741      BR    .INST1
844 004074 012604      INSTR2: MOV    (SP)+,R4      ;RESTORE R4
845 004076 012603      MOV    (SP)+,R3      ;RESTORE R3
846 004100 000002      RTI
847
848          ;CONVERT ASCII STRING TO OCTAL
849          ;-----
850
851 004102 010546      .PARAM: MOV    R5,-(SP)
852 004104 010446      MOV    R4,-(SP)
853 004106 016605 000004      MOV    4(SP),R5
854 004112 012537 004272      MOV    (R5)+,LOLIM
855 004116 012537 004274      MOV    (R5)+,HILIM
856 004122 012537 004276      MOV    (R5)+,DEVADR
857 004126 112537 004300      MOV    (R5)+,LOBITS
858 004132 112537 004301      MOV    (R5)+,ADRCNT
859 004136 010566 000004      MOV    R5,4(SP)
860 004142 005005      PARAM1: CLR    R5
861 004144 012704 007256      MOV    $INBUF,R4
862 004150 122714 000015      CMPB   #15,(R4)
863 004154 001420      BEQ    PARERR
864 004156 121427 000060      1$:    CMPB   (R4),#60
865 004162 002415      BLT    PARERR
866 004164 121427 000067      CMPB   (R4),#67
867 004170 003012      BGT    PARERR
868 004172 142714 000060      BICB   #60,(R4)
869 004176 152405      BISB   (R4)+,R5
870 004200 122714 000015      CMPB   #15,(R4)
871 004204 001406      BEQ    LIMITS
872 004206 006305      ASL    RS

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 20
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0040

```

873 004210 006305          ASL      R5
874 004212 006305          ASL      R5
875 004214 000760          BR       1$  

876 004216 104404          PARERR: INSTER
877 004220 000750          BR       PARAM1

878
879          ; TEST TO SEE IF NUMBER IS WITHIN LIMITS
880          ;-----
881
882 004222 020537 004274    LIMITS: CMP     R5,HILIM
883 004226 101373           BHI     PARERR
884 004230 020537 004272    CMP     R5,LOLIM
885 004234 103770           BLO     PARERR
886 004236 133705 004300    BITB    LOBITS,R5
887 004242 001365           BNE     PARERR

888
889          ; STORE NUMBER AT SPECIFIED ADDRESS
890
891 004244 013704 004276    1$:    MOV     DEVADR,R4
892 004250 010524           MOV     R5,(R4)+  

893 004252 062705 000002    ADD     #2,R5
894 004256 105337 004301    DECB    ADRCNT
895 004262 001372           BNE     1$  

896 004264 012604           MOV     (SP)+,R4
897 004266 012605           MOV     (SP)+,R5
898 004270 000002           RTI
899 004272 000000           LOLIM: 0
900 004274 000000           HILIM: 0
901 004276 000000           DEVADR: 0
902 004300 000000           LOBITS: 0
903 0043C1                 ADRCNT=LOBITS+1

904
905          ; SAVE PC OF TEST THAT FAILED AND R0-R5
906          ;-----
907
908 004302 016637 000004 001276    .SAV05: MOV     4(SP),SAVPC   ;SAVE R7 (PC)
909
910          ; SAVE R0-R5
911
912 004310 010537 001272    S05:   MOV     R5,SAVR5    ;SAVE R5
913 004314 010437 001270    MOV     R4,SAVR4    ;SAVE R4
914 004320 010337 001266    MOV     R3,SAVR3    ;SAVE R3
915 004324 010237 001264    MOV     R2,SAVR2    ;SAVE R2
916 004330 010137 001262    MOV     R1,SAVR1    ;SAVE R1
917 004334 010037 001260    MOV     R0,SAVRO    ;SAVE R0
918 004340 000002           RTI     LEAVE.

919
920          ; RESTORE R0-R5
921
922 004342 013700 001260    .RES05: MOV     SAVRO,R0    ;RESTORE R0
923 004346 013701 001262    MOV     SAVR1,R1    ;RESTORE R1
924 004352 013702 001264    MOV     SAVR2,R2    ;RESTORE R2
925 004356 013703 001266    MOV     SAVR3,R3    ;RESTORE R3
926 004362 013704 001270    MOV     SAVR4,R4    ;RESTORE R4
927 004366 013705 001272    MOV     SAVR5,R5    ;RESTORE R5
928 004372 000002           RTI     LEAVE

```

C04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 21
 DZDMH.P11 09-DEC-76 14:59

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0041

```

929
930 ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
931 ;
932 ;
933 004374 104402 005574 .CONVR: TYPE    MCRLF
934 004400 010046 .CNVRT: MOV      R0,-(SP)
935 004402 010146     MOV      R1,-(SP)
936 004404 010346     MOV      R3,-(SP)
937 004406 010446     MOV      R4,-(SP)
938 004410 010546     MOV      R5,-(SP)
939 004412 017601 000012     MOV      @12(SP),R1
940 004416 062766 000002 000012     ADD      #2,12(SP)
941 004424 012137 004616     MOV      (R1)+,WRDCNT
942 004430 112137 004620     MOVB     (R1)+,CHRCNT
943 004434 112137 004621     MOVB     (R1)+,SPACNT
944 004440 013137 004622     MOV      @R1+,BINWRD
945 004444 122737 000003 004620     CMPB     #3,CHRcnt
946 004452 001003     BNE      2S
947 004454 042737 177400 004622     BIC      #177400,BINWRD
948 004462 013704 004622     MOV      BINWRD,R4
949 004466 113705 004620     MOVB     CHRCNT,R5
950 004472 012700 001416     MOV      #TEMP,R0
951 004476 010403     MOV      R4,R3
952 004500 042703 177770     BIC      #177770,R3
953 004504 062703 000060     ADD      #060,R3
954 004510 110320     MOVB     R3,(R0)+,CLC
955 004512 000241     ROR      R4
956 004514 006004     CLC
957 004516 000241     ROR      R4
958 004520 006004     CLC
959 004522 000241     ROR      R4
960 004524 006004     DEC      R5
961 004526 005305     BNE      3S
962 004530 001362     MOV      #MDATA,R3
963 004532 012703 007320     MOVB     -(R0),(R3)+,4S
964 004536 114023     DECB     CHRCNT
965 004540 105337 004620     BNE      4S
966 004544 001374     TSTB     SPACNT
967 004546 105737 004621     BEQ      6S
968 004552 001405     MOVB     #040,(R3)+,5S
969 004554 112723 000040     DECB     SPACNT
970 004560 105337 004621     BNE      5S
971 004564 001373     CLR8     (R3)
972 004566 105013     TYPE    ,MDATA
973 004570 104402 007320     DEC      ,WRDCNT
974 004574 005337 004616     BNE      1S
975 004600 001313     MOV      (SP)+,R5
976 004602 012605     MOV      (SP)+,R4
977 004604 012604     MOV      (SP)+,R3
978 004606 012603     MOV      (SP)+,R1
979 004610 012601     MOV      (SP)+,R0
980 004612 012600     RTI
981 004614 000002     WRDCNT: 0
982 004616 000000     CHRCNT: 0
983 004620 000000     SPACNT=CHRCNT+1
984

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 22
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0042

985 004622 000000	BINWRD: 0	
986		
987		
988		:TRAP DISPATCH SERVICE
989		;ARGUMENT OF TRAP IS EXTRACTED
990		;AND USED AS OFFSET TO OBTAIN POINTER
991		;TO SELECTED SUBROUTINE
992		
993 004624 011646	.TRPSR:	MOV (SP), -(SP) ;GET PC OF RETURN
994 004626 162716		SUB #2, (SP) ;=PC OF TRAP
995 004632 017616		MOV @(\$P), (SP) ;GET TRP
996 004636 006316		ASL (SP) ;MULTIPLY TRAP ARG BY 2
997 004640 042716		BIC #177001, (SP) ;CLEAR UNWANTED BITS
998 004644 062716		ADD #.TRPTAB, (SP) ;pointer TO SUBROUTINE ADDRESS
999 004650 017616		MOV @(\$P), (SP) ;SUBROUTINE ADDRESS
1000 004654 000136		JMP @(\$P) ;GO TO SUBROUTINE
1001		
1002		:ERROR HANDLER
1003		-----
1004		
1005 004656 004737	.HLT:	JSR PC, CKSWR ;CHECK FOR SOFT SWR
1006 004662 032777		BIT #SW12, @SWR ;BELL ON ERROR?
1007 004670 001406		BEQ XBX ;BR IF NO BELL
1008 004672 105777		TSTB @TPCSR ;TTY READY.
1009 004676 100003		BPL XBX ;DON'T WAIT IF TTY NOT READY.
1010 004700 112777		MOV#207, @TP0BR ;PUSH A BELL AT THE TTY.
1011 004706 032777		BIT #SW13, @SWR ;DELETE ERROR PRINT OUT?
1012 004714 001105		BNE HALTS ;BR IF NO PRINT OUT WANTED.
1013 004716 021637		CMP (SP), LSTERR ;WAS THIS ERROR FOUND LAST TIME?
1014 004722 001404		BEQ 1\$;BR IF YES
1015 004724 011637		MOV (SP), LSTERR ;RECORD BEING HERE
1016 004730 105037		CLRB ERRFLG ;PREPARE HEADER
1017 004734 104406	1\$:	SAV05 (SP), R5 ;SAVE ALL PROC REGISTERS
1018 004736 011605		SUB #2, R5 ;GET THE PC OF ERROR
1019 004740 162705		MOV (R5), R4 ;GET ADDRESS OF TRAP CALL
1020 004744 011504		TSTB R4 ;GET HLT INSTRUCTION
1021 004746 006304		ASL R4 ;MULT BY TWO
1022 004750 061504		ADD (R5), R4 ;DOUBLE IT
1023 004752 006304		ASL R4 ;MULT AGAIN
1024 004754 042704		BIC #177001, R4 ;CLEAR JUNK
1025 004760 062704		ADD #.ERRTAB, R4 ;GET POINTER
1026 004764 012437		MOV (R4)+, ERRMSG ;GET ERROR MESSAGE
1027 004770 012437		MOV (R4)+, DATAHD ;GET DATA HEADER
1028 004774 011437		MOV (R4), DATABP ;GET DATA TABLE
1029 005000 105737		TSTB ERRFLG ;TYPE HEADREER
1030 005004 001403		BEQ TYPMSG ;BR IF YES
1031 005006 005737		TST DATABP ;DOES DATA TABLE EXIST?
1032 005012 001040		BNE TYPDAT ;BR IF YES.
1033 005014 104402	TYPMSG:	TYPE ,MCRLF
1034 005020 104402		TYPE ,MCRLF
1035 005024 005737		TST LOCK
1036 005030 001402		BEQ 1\$
1037 005032 104402		TYPE ,MASTEK
1038 005036 104402		TYPE ,MTSTN
1039 005042 104411		CNVRT :XTSTN
1040 005046 104402		TYPE ,MERRPC ;SHOW IT

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 23
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0043

1041	005052	104411	005224		CNVRT	,ERTABO	;SHOW IT
1042	005056	104402	005574		TYPE	,MCRLF	;GIVE A CR/LF
1043	005062	112737	177777	001325	MOV B	*-1,ERRFLG	;NO MORE HEADER UNLESS NO DATA TABLE.
1044	005070	005737	005100		TST	ERRMSG	;IS THERE AN ERROR MESSAGE?
1045	005074	001402			BEQ	WRKO.FM	;BR IF NO.
1046	005076	104402			TYPE		;TYPE
1047	005100	000000			ERRMSG:	0	;ERROR MESSAGE
1048	005102				WRKU.FM:		
1049	005102	005737	005112		TST	DATAHD	;DATA HEADER?
1050	005106	001402			BEQ	TYPDAT	;BR IF NO
1051	005110	104402			TYPE		;TYPE
1052	005112	000000			DATAHD:	0	;DATA HEADER
1053	005114	005737	005124		TYPDAT:	TST	;DATA TABLE?
1054	005120	001402			BEQ	RESREG	;BR IF NO.
1055	005122	104410			CONVRT		;SHOW
1056	005124	000000			DATABP:	0	;DATA TABLE
1057	005126	104407			RESREG:	RESOS	;RESTORE PROC REGISTERS
1058	005130	022737	003432	000042	HALTS:	CMP	*SENDAD.0#42
1059	005136	001403			BEQ	1\$;IF ACT-11 AUTOMATIC MODE, HALT!!
1060	005140	005777	174036		TST	@SWR	
1061	005144	100005			BPL	EXITER	;HALT ON ERROR?
1062	005146	010046			1\$:	PUSHRO	;BR IF NO HALT ON ERROR
1063	005150	016600	000002		MOV	2(SP),R0	;SAVE R0
1064	005154	000000			HALT		;SHOW ERROR PC IN DATA LIGHTS
1065	005156	012600			POPRO		;HALT
1066	005160	005237	001232		EXITER:	INC	;GET R0
1067	005164	032777	000400	174010	BIT	ERRCNT	;UPDATE ERROR COUNT
1068	005172	001007			BNE	*SW08,@SWR	;GOTO TOP OF TEST?
1069	005174	032777	002000	174000	BIT	1\$;BR IF YES
1070	005202	001407			BEQ	*SW10,@SWR	;GOTO NEXT TEST?
1071	005204	013737	001216	001214	MOV	2\$;BR IF NO
1072	005212	012706	001200		NEXT_RETURN		;SET FOR NEXT TEST
1073	005216	000177	173772		1\$:	MOV	;RESET SP
1074	005222	000002			JMP	*STACK SP	;GOTO SPECIFIED TEST
1075	005224	000001			2\$:	@RETURN	;RETURN
1076	005226	006	002		ERTABO:	RTI	
1077	005230	001276			1		
1078	005232	000001			.BYTE	6,2	
1079	005234	003	002		XTSTN:	SAVPC	
1080	005236	001226			1		
1081					.BYTE	3,2	
1082					TSTNO		;ENTER HERE ON POWER FAILURE
1083							-----
1084							
1085	005240				.PFAIL:		
1086	005240	012737	005252	000024	MOV	*RESTART,24	;SET UP FOR POWER UP TRAP
1087	005246	000000			HALT		;HALT ON POWER DOWN NORMAL
1088	005250	000777			BR	.	
1089							
1090							;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED
1091							
1092	005252				RESTAR:		
1093	005252	012737	005240	000024	MOV	*.PFAIL,24	;SET UP FOR POWER FAILURE
1094	005260	012706	001200		MOV	*STACK SP	;RESET THE STACK POINTER
1095	005264	013701	001404		MOV	DMCSR,R1	;RESTORE R1
IC96	005270	005037	001416		CLR	TEMP	;READY FOR TIMER

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 24
 DZDMH.P11 09-DEC-76 14:59

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0044

I097	005274	005237	001416		INC	TEMP	PLUS ONE TO THE TIMER!	
I098	005300	001375			BNE	.-4	:BR IF MORE TO GO	
I099	005302	104402	005577		TYPE	,MPFAIL	:TYPE THE MESSAGE	
I100	005306	104411	005332		CNVRT	,PFTAB	:TELL WHAT TEST TO RETURN TO.	
I101	005312	105037	001325		CLR8	ERRFLG	:START CLEAN	
I102	005316	005037	001234		CLR	LSTERR	:.....	
I103	005322	005011			CLR	(R1)	:CLEAR MAINT BITS	
I104	005324	104412			MSTCLR		:START CLEAN UP OF DEVICE	
I105	005326	000177	173562		JMP	RETURN	:START DOING THAT TEST AGAIN.	
I106	005332	000001		PFTAB:	1			
I107	005334	003	002	.BYTE	3,2			
I108	005336	001226			T\$TNO			
I109				.DELAY:				
I110	005340				MOV	#20,ADMPO4		
I111	005340	012777	000020	174044	ROMCLK		:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304	
I112	005346	104414			121111		:POKE CLOCK DELAY BIT	
I113	005350	121111		I\$:	ROMCLK			
I114	005352				121224		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
I115	005352	104414			BIT	#BIT4,ADMPO4	:PORT4+IBUS#11	
I116	005354	121224			BEQ	I\$:IS CLOCK BIT SET?	
I117	005356	032777	000020	174026	RTI		:BR IF NO	
I118	005364	001772		.MSTCLR:				
I119	005366	000002			BISB	#BIT6,ADMCSRH	:SET MASTER CLEAR	
I120					BICB	#BIT6!BIT7,ADMCSRH	:CLEAR MASTER CLEAR AND RUN	
I121	005370				RTI		:RETURN	
I122	005370	152777	000100	174010	.ROMCLK:			
I123	005376	142777	000300	174002		BISB	#BIT1,ADMCSRH	:SET ROMI
I124	005404	000002			MOV	#(SP)+ADMPO6	:LOAD INSTRUCTION IN SELS	
I125					ADD	#2,-(SP)	:ADJUST STACK	
I126	005406				BIT	#SW06,ASWR	:HALT IF SW06 =1	
I127	005406	152777	000002	173772		BEQ	I\$:BR IF SW06 =0
I128	005414	013677	173774		HALT		:HALT BEFORE CLOCKING INSTRUCTION	
I129	005420	062746	000002		I\$:	BISB	#BIT1!BIT0,ADMCSRH	:CLOCK INSTRUCTION
I130	005424	032777	000100	173550		BICB	#BIT2!BIT1!BIT0,ADMCSRH	:CLEAR ROMO, ROMI, STEF
I131	005432	001401			RTI			
I132	005434	000000		.DATACLK:				
I133	005436	152777	000003	173742		MOV	#(SP)+ TEMP	:PUT TICK COUNT IN TEMP
I134	005444	142777	000007	173734		ADD	#2,-(SP)	:ADJUST STACK
I135	005452	000002			BISB	#BIT4,ADMCSRH	:SET STEP LU	
I136					CMP	#DMCSR,DMCSR	:WASTE TIME	
I137	005454				BICB	#BIT4,ADMCSRH	:CLEAR STEP LU	
I138	005454	013637	001416		DEC	TEMP	:DEC TICK COUNT	
I139	005460	062746	000002		BNE	I\$:BR IF NOT DONE	
I140	005464	152777	000020	173714		RTI		:RETURN
I141	005472	027777	173706	173704	3\$:	.BLKW 1		
I142	005500	142777	000020	173700	.TIMER:			
I143	005506	005337	001416			MOV	#(SP)+ TEMP	:MOVE COUNT TO TEMP
I144	005512	001364				ADD	#2,-(SP)	:ADJUST STACK
I145	005514	000002				ROMCLK		:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
I146	005516	000001						
I147								
I148	005520							
I149	005520	013637	001416					
I150	005524	062746	000002					
I151	005530							
I152	005530	104414						

G04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 25
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0045

1153 005532 021364	021364			
1154 005534 032777	000002 173650		BIT #2, QDMP04	;PORT4+IBUS* REG11
1155 005542 001772			BEQ 1\$;IS PGM CLOCK BIT CLEAR? ;BR IF YES
1156 005544		2\$:		
i157 005544 104414			ROMCLK 02'364	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1158 005546 021364			BIT #2, QDMP04	;PORT4+IBUS* REG11
1159 005550 032777	000002 173634		BNE 2\$;IS PGM CLOCK BIT SET? ;BR IF YES
1160 005556 001372			DEC TEMP	;DEC COUNT
1161 005560 005337	001416		BNE 1\$;BR IF NOT DONE
1162 005564 001361			RTI	;RETURN
1163 005566 000002				
1164				
1165 005570 020040	000077		MQM: .ASCIZ / ?	
(2) 005574 005015	000		MCRLF: .ASCIZ <15><12>	
(2) 005577 377	053520 020122		MPFAIL: .ASCIZ <377>/PWR FAILED. RESTART AT TEST /	
(2) 005635 377	047105 020104		MEPASS: .ASCIZ <377>/END PASS DZDMH /	
(2) 005657 377	000122		MR: .ASCIZ <377>/R/	
(2) 005662 047377	020117 042504		MERR2: .ASCIZ <377>/NO DEVICES PRESENT./	
(2) 005707 377	047111 052523		MERR3: .ASCIZ <377>/INSUFFICIENT DATA! /	
(2) 005733 377	042524 052123		MTSTPC: .ASCIZ <377>/TEST PC-/	
(2) 005745 377	047514 045503		MLOCK: .ASCIZ <377>/LOCK ON SELECTED TEST/	
(2) 005774 051503	035122 000040		MCSR: .ASCIZ /CSR: /	
(2) 006002 042526	035103 000040		MVECX: .ASCIZ /VEC: /	
(2) 006010 040520	051523 051505		MPASSX: .ASCIZ /PASSES: /	
(2) 006021 105	051122 051117		MERRX: .ASCIZ /ERRORS: /	
(2) 006032 042524	052123 047040		MTSTN: .ASCIZ /TEST NO: /	
(2) 006044 000052			MASTEK: .ASCIZ /*	
(2) 006046 051777	052105 051440		MNEW: .ASCIZ <377>/SET SWITCH REG TO DMC11'S DESIRED ACTIVE./	
(2) 006121 120	035103 000040		MERRPC: .ASCIZ /PC: /	
(2) 006126 020212	020040 020040		XHEAD: .ASCII <212>/ MAP OF DMC11 STATUS/	
(2) 006165 377	020040 020040		.ASCII <377>/-----/	
(2) 006224 020212	050040 020103		.ASCII <212>/ PC CSR STAT1 STAT2 STAT3/	
(2) 006276 026777	026455 026455		.ASCIZ <377>/-----/	
(2) 006352 044377	053517 046440		NUM: .ASCIZ <377>/HOW MANY DMC11'S TO BE TESTED? /	
(2) 006412 041777	051123 040440		CSR: .ASCIZ <377>/CSR ADDRESS? /	
(2) 006430 053377	041505 047524		VEC: .ASCIZ <377>/VECTOR ADDRESS? /	
(2) 006451 377	051102 050040		PRI0: .ASCIZ <377>/BR PRIORITY LEVEL? (4,5,6,7)? /	
(2) 006510 044777	020106 046504		CRAM: .ASCIZ <377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CROM (M8200) TYPE "N"	
(2) 006606 053777	044510 044103		MODU: .ASCIZ <377>/WHICH LINE UNIT? IF NONE TYPE "N", IF M9201 TYPE "1", IF M	
(2) 006720 051777	044527 041524		LINE: .ASCIZ <377>/SWITCH PAC#1 (DDCMP LINE #)? /	
(2) 006756 051777	044527 041524		BM: .ASCIZ <377>/SWITCH PAC#2 (BM873 BOOT ADD)? /	
(2) 007016 044777	020123 044124		CONN: .ASCIZ <377>/IS THE LOOP BACK CONNECTOR ON? /	
(2) 007056 047377	020117 042504		NOACT: .ASCIZ <377>/NO DEVICES ARE SELECTED/	
(2) 007107 377	051412 051127		SWMES: .ASCIZ <377><12>/SWR= /	
(2) 007117 116	053505 020077		SWMES1: .ASCIZ /NEW? /	
(2) 007125 377	042377 041515		CONERR: .ASCIZ <377><377>/DMC11 CONFIGURATION ERROR PC: /	
(2) 007167 377	054105 042520		CNERR: .ASCIZ <377>/EXPECTED FOUND/	
(2) 007210 024040	046504 024503		DMCM: .ASCIZ / (DMC) /	
(2) 007220 024040	046513 024503		KMCM: .ASCIZ / (KMC) /	
(2) 007230 000005			EVEN	
1166 007232 006	003		XSTATQ: 5	
1167 007234 001246			BYTE TEMP1	6,3
1168 007236 006	003		BYTE TEMP2	6,3
1169 007240 001250			BYTE	6,3
1170 007242 006	003			

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 26
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0046

```

1171 007244 001252
1172 007246 006      003
1173 007250 001254
1174 007252 006      002
1175 007254 001256

1176
1177
1178
1179
1180 007256 000000
1181      007320
1182 007320 000000
1183      007362

1184
1185
1186 ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1187 ;REGISTER USING THE CONSOLE TERMINAL
1188 -----
1189
1190 007362 022737 000176 001202
1191 007370 001071
1192 007372 022777 000007 171606
1193 007400 001404
1194 007402 022777 000207 171576
1195 007410 001061
1196 007412 010246
1197 007414 010346
1198 007416 010446
1199 007420 012737 177777 007556
1200 007426 005002
1201 007430 012704 177777
1202 007434 004402 007107
1203 007440 104411
1204 007442 007612
1205 007444 104402 007117
1206 007450 004737 007560
1207 007454 022703 000015
1208 007460 001424
1209 007462 022703 000012
1210 007466 001416
1211 007470 022703 000025
1212 007474 001754
1213 007476 022703 000007
1214 007502 001762
1215 007504 005004
1216 007506 042703 177770
1217 007512 006302
1218 007514 006302
1219 007516 006302
1220 007520 050302
1221 007522 000752
1222 007524 012766 002002 000006
1223 007532 005704
1224 007534 001002
1225 007536 010277 171440
1226 007542 005037 007556

TEMP3
BYTE 6,3
TEMP4
BYTE 6,2
TEMP5

.EVEN

;BUFFERS FOR INPUT-OUTPUT

INBUF: 0
.=.+40
MDATA: 0
.=.+40

;ROUTINE USED TO CHANGE SOFTWARE SWITCH
;REGISTER USING THE CONSOLE TERMINAL
-----

CKSWR: CMP #SWREG,SWR ;IS THE SOFT SWR BEING USED?
BNE CKSWRS ;BR IF NO
CMP #7,ATKDBR ;WAS CTRL G TYPED? (7 BIT ASCII)
BEQ 1$ ;BR IF YES
CMP #207,ATKDBR ;WAS CTRL G TYPED? (8 BIT ASCII)
BNE CKSWRS ;BR IF NO
1$: MOV R2,-(SP) ;STORE R2
MOV R3,-(SP) ;STORE R3
MOV R4,-(SP) ;STORE R4
MOV #-1,SWFLG ;SET SOFT TYPE OUT FLAG
CKSWR1: CLR R2 ;CLEAR NEW SWR CONTENTS
MOV #1,R4 ;SET FLAG TO ALL ONES
TYPE ,SWMES ;TYPE "SWR="
CKSWR2: CNVRT SOFTSW ;TYPE OUT PRESENT CONTENTS
OF SOFT SWITCH REGISTER
CKSWR3: TYPE SWMES1 ;TYPE "NEW? "
CKSWR4: JSR PC,INCHAR ;GET RESPONSE
CMP #15,R3 ;WAS IT A CR?
BEQ 5$ ;BR IF YES
CMP #12,R3 ;WAS IT A LF?
BEQ 4$ ;BR IF YES
CMP #25,R3 ;WAS IT CTRL U?
BEQ CKSWR1 ;BR IF YES(START OVER)
CMP #7,R3 ;IF CNTL G GET NEXT CHAR
BEQ CKSWR4
CLR R4 ;IT MUST BE A DIGIT SO CLR FLAG
BIC #177770,R3 ;ONLY 0-7 ARE LEGAL SO MASK OFF BITS
ASL R2 ;SHIFT R2 3 TIMES
ASL R2
ASL R2
BIS R3,R2 ;ADD LAST DIGIT
BR CKSWR4 ;GET NEXT CHARACTER
4$: MOV #.START,6(SP) ;LF WAS TYPED SO GO TO START
5$: TST R4 ;IS FLAG CLEAR?
BNE 6$ ;IF NOT DON'T CHANGE SOFT SWR
MOV R2,DSWR ;IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
6$: CLR SWFLG ;CLEAR TYPEOUT FLAG

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 27
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0047

1227	007546	012604		MOV	(SP)+,R4	; RESTORE R4
1228	007550	012603		MOV	(SP)+,R3	; RESTORE R3
1229	007552	012602		MOV	(SP)+,R2	; RESTORE R2
1230	007554	00C207	CKSWR5:	RTS	PC	; RETURN
1231						
1232	007556	000000		SWFLG:	0	
1233						
1234	007560	105777	171420	INCHAR:	TSTB	@TKCSR
1235	007564	100375			BPL	-4
1236	007566	017703	171414		MOV	@TKDBR,R3
1237	007572	105777	171412		TSTB	@TPCSR
1238	007576	100375			BPL	-4
1239	007600	010377	171406		MOV	R3,@TPDBR
1240	007604	042703	000200		BIC	#BIT7,R3
1241	007610	000207			RTS	PC
1242						
1243	007612	000001		SOFTSW:	1	
1244	007614	006	002		.BYTE	6,2
1245	007616	000176			SWREG	

1246
 1247
 1248 :ROUTINE USED TO "CYCLE" THROUGH UP TO 16 DMC11'S
 1249 :THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC
 1250 :AND RUNS THE SPECIFIED DMC11'S. THIS ROUTINE *MUST*
 1251 :BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE
 1252 :SETUP NECESSARY.
 1253 ;
 1254 ;
 1255 007620 005737 001306 CYCLE: TST DMACTV ;ARE ANY DMC11'S TO BE TESTED?
 1256 007624 001004 BNE 1\$;BR IF OK;
 1257 007626 104402 007056 TYPE, ,NOACT ;NO DMC11'S SELECTED!!
 1258 007632 000000 HALT ;STOP THE SHOW.
 1259 007634 000776 BR .-2 ;DISQUALIFY CONT. SW.
 1260 007636 000241 CLC ;CLEAR PROC. CARRY BIT.
 1261 007640 006137 001316 ROL ;UPDATE POINTER
 1262 007644 005537 001316 ADC ;CATCH CARRY FROM RUN
 1263 007650 062737 000004 001322 ADD ;UPDATE POINTER
 1264 007656 062737 000010 001320 ADD ;UPDATE ADDRESS POINTER.
 1265 007664 022737 001700 001320 CMP ;\$DM.MAP+200, CREAM
 1266 007672 001006 BNE 2\$;KEEP GOING. NOT ALL TESTED FOR.
 1267 007674 012737 001500 001320 MOV ;RESET ADDRESS POINTER.
 1268 007702 012737 001702 001322 MOV ;RESET PASS COUNT POINTER
 1269 007710 033737 001316 001306 2\$: BIT RUN, DMACTV ;IS THIS ONE ACTIVE?
 1270 007716 001747 BEQ 1\$;BR IF NO
 1271 007720 013700 001320 MOV ;GET ADDRESS POINTER
 1272 007724 013702 001322 MOV ;GET PASS COUNT POINTER
 1273 007730 012037 001404 MOV ;LOAD SYSTEM CTRL. REG
 1274 007734 011037 001374 MOV ;LOAD VECTOR
 1275 007740 042737 177000 001374 BIC ;\$177000, DMRVEC ;CLEAR UNWANTED BITS
 1276 007746 012037 001366 MOV ;(R0)+, STAT1 ;LOAD STAT1
 1277 007752 012037 001370 MOV ;(R0)+, STAT2 ;LOAD STAT2
 1278 007756 012037 001372 MOV ;(R0)+, STAT3 ;LOAD STAT3
 1279 007762 012237 001230 MOV ;(R2)+, PASCNT ;LOAD PASS COUNT
 1280 007766 012237 001232 MOV ;(R2)+, ERRCNT ;LOAD ERROR COUNT
 1281 007772 012700 000002 MOV ;#2, R0 ;SAVE CORE THIS WAY!
 1282 007776 013737 001404 001406 MOV ;DMCSR, DMCSRH
 1283 010004 005237 001406 INC DMCSRH
 1284 010010 013737 001406 001410 MOV DMCSRH, DMCTL
 1285 010016 005237 001410 INC DMCTL
 1286 010022 013737 001410 001412 MOV DMCTL, DMP04
 1287 010030 060037 001412 ADD R0, DMP04
 1288 010034 013737 001412 001414 MOV DMP04, DMP06
 1289 010042 060037 001414 ADD R0, DMP06
 1290
 1291 010046 013737 001374 001376 MOV DMRVEC, DMRLVL ;PTY LVL
 1292 010054 060037 001376 ADD R0, DMRLVL
 1293 010060 013737 001376 001400 MOV DMRLVL, DMTVEC ;TX VEC
 1294 010066 060037 001400 ADD R0, DMTVEC
 1295 010072 013737 001400 001402 MOV DMTVEC, DMTLVL ;TX LVL
 1296 010100 060037 001402 ADD R0, DMTLVL
 1297
 1298 010104 032737 000002 001236 4\$: BIT #SW01, STRTSW ;IS TEST NO. SELECTED?
 1299 010112 001450 BEQ 7\$;BR IF NO
 1300 010114
 1301 010114 005737 000042 TST #42 ;RUNNING IN AUTO MODE?

KO4

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 29
DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0049

```

1302 010120 001045          BNE    7$      ;BR IF YES
1303 010122 104402 005574   TYPE   ,MCRLF
1304 010126 104403          INSTR
1305 010130 006032          MTSTN
1306 010132 104405          PARAM
1307 010134 000001          1
1308 010136 001000          1000
1309 010140 001226          TSTNO
1310 010142 000              .BYTE  0
1311 010143 001              .BYTE  1
1312 010144 012700 015766   .SS:   MOV    #TST1, R0
1313 010150 022710          CMP    (PC)+, (R0) ;CMP FIRST WORD TO 12737
1314 010152 012737          MOV    (PC)+, @PC+
1315 010154 001020          BNE    6$      ;BR IF NOT SAME
1316 010156 023760 001226 000002   CMP    TSTNO, 2(R0) ;DOES TSTNO MATCH?
1317 010164 001014          BNE    6$      ;BR IF NO
1318 010166 022760 001226 000004   CMP    #TSTNO, 4(R0) ;IS LAST WORD OK?
1319 010174 001010          BNE    6$      ;BR IF NO
1320 010176 010037 001214          MOV    R0, RETURN ;IT IS A LEGAL TEST SO DO IT
1321 010202 104402 005657          TYPE   ,MR
1322 010206 042737 000062 001236   BIC    $SW01, STRTSW
1323 010214 000412          BR    8$      ;POP R0
1324 010216 005720          6$:   TST    (R0)+ ;AT END YET?
1325 010220 020027 031442          CMP    R0, #TLAST+10 ;BR IF NO
1326 010224 001351          BNE    5$      ;YES ILLEGAL TEST NO.
1327 010226 104402 005570          TYPE   ,MQM
1328 010232 000730          BR    4$      ;TRY AGAIN
1329 010234 012737 015766 001214   ?S:   MOV    #TST1, RETURN ;PREPARE RETURN ADDRESS
1330 010242 013701 001404          8$:   MOV    DMCSR, R1 ;R1 = BASE DMC11 ADDRESS
1331 010246 000177 170742          JMP    @RETURN ;GO START TESTING.

1334
1335
1336
1337
1338
1339
1340
1341
1342
1343 010252 000005          AUTO.SIZE:           ;ROUTINE USED TO "AUTO SIZE" THE DMC11
1344 010252 000005          :CSR AND VECTOR.
1345 010254 012702 001500          :NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
1346 010260 005022          ;ADDRESS RANGE (160000:164000)
1347 010262 022702 001700          ;AND THE VECTOR MAY BE ANY WHERE IN THE
1348 010266 001374          ;FLOATING VECTOR RANGE (300:770)
1349 010270 005037 001310          ;;
1350 010274 012702 001500          ;;
1351 010300 005037 001306          ;;
1352 010304 032737 000001 001236   ;;
1353 010312 001002          ;;
1354 010314 000137 010744          ;;
1355 010320 012737 000001 001256   ;;
1356 010326 104403          ;;
1357 010330 006352          ;;

1343 010252 000005          RESET
1344 010252 000005          CSRMAP: MOV    #DM_MAP, R2 ;INSURE A BUS INIT.
1345 010254 012702 001500          1$:   CLR    (R2)+ ;LOAD MAP POINTER.
1346 010260 005022          CLR    #DM_END, R2 ;ZERO ENTIRE MAP
1347 010262 022702 001700          BNE    1$      ;ALL DONE?
1348 010266 001374          CLR    DMNUM ;BR IF NO
1349 010270 005037 001310          MOV    #DM_MAP, R2 ;SET OCTAL NUMBER OF DMC11'S TO C
1350 010274 012702 001500          CLR    DMACTV ;R2 POINTS TO DMC MAP
1351 010300 005037 001306          BIT    #SW00, STRTSW ;CLEAR ACTIVE
1352 010304 032737 000001 001236   BNE    +6    ;QUESTIONS?
1353 010312 001002          BIT    .+6   ;BR IF YES
1354 010314 000137 010744          JMP    ?$   ;IF NO SKIP QUESTIONS
1355 010320 012737 000001 001256   MOV    #1, TEMPS ;START WITH 1
1356 010326 104403          INSTR
1357 010330 006352          NUM

```

L04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 30
DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0050

1358	010332	104405		PARAM	
1359	010334	000001		1	
1360	010336	000020		16.	
1361	010340	001252		TEMP3	
1362	010342	000		.BYTE	0
1363	010343	001		.BYTE	1
1364	010344	013737	001252	MOV	TEMP3, DMNUM ;DMNUM = HOW MANY
1365	010352	104402	005574	TYPE	, MCRLF
1366	010356	104410		CONVRT	
1367	010360	011450		WHICH	; TYPE WHICH DMC IS BEING DON
1368	010362	005237	001256	INC	TEMPS
1369	010366	104403		INSTR	
1370	010370	006412		CSR	
1371	010372	104405		PARAM	
1372	010374	160000		160000	
1373	010376	164000		164000	
1374	010400	001254		TEMPS	
1375	010402	000		.BYTE	0
1376	010403	001		.BYTE	1
1377	010404	013722	001254	MOV	TEMPS, (R2)+ ;STORE CSR IN MAP
1378	010410	104403		INSTR	
1379	010412	006430		VEC	
1380	010414	104405		PARAM	
1381	010416	000000		0	
1382	010420	000776		776	
1383	010422	001254		TEMPS	
1384	010424	000		.BYTE	0
1385	010425	001		.BYTE	1
1386	010426	013712	001254	MOV	TEMPS, (R2) ;STORE VECTOR IN MAP
1387	010432	104402		TYPE	
1388	010434	006451		PRIOR	
1389	010436	004737	011734	JSR	PC, INTTY ;ASK WHAT BR LEVEL
1390	010442	022703	000024	CMP	#24, R3 ;GET RESPONSE
1391	010446	101014		BHI	SOS
1392	010450	022703	000027	CMP	#27, R3 ;BR IF LESS THAN 4
1393	010454	103411		BLO	SOS
1394	010456	012704	000011	MOV	#11, R4 ;BR IF GREATER THAN 7
1395	010462	006303		ASL	R3 ;R4 = NUMBER OF SHIFTS
1396	010464	005304		DEC	R3 ;SHIFT R3 LEFT
1397	010466	001375		BNE	R4 ;DEC SHIFT COUNT
1398	010470	042703	170777	BIC	-4 ;BR IF NOT DONE
1399	010474	050312		BIS	#170777, R3 ;BIC UNWANTED BITS
1400	010476	000403		BR	R3, (R2) ;PUT BR LEVEL IN STATUS MAP
1401	010500	104402		TYPE	8S ;CONTINUE
1402	010502	005570		MQM	
1403	010504	000752		BR	10S ;RESPONSE IS OUT OF LIMITS
1404	010506	104402		TYPE	
1405	010510	006510		CRAM	8S ;TRY AGAIN
1406	010512	004737	011734	JSR	PC, INTTY ;DOES DMC HAVE CRAM?
1407	010516	022703	000131	CMP	#131, R3 ;GET REPLY
1408	010522	001408		BEQ	9S ;YES
1409	010524	022703	000116	CMP	#116, R3 ;NO
1410	010530	001405		BEQ	16S ;NOT A Y OR N
1411	010532	104402		TYPE	
1412	010534	005570		MQM	
1413	010536	000763		BR	8S ;TYPE "?"
					ASK AGAIN

M04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 31
 DZDMH.P11 09-DEC-76 14:59

PAGE: 0051

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1414	010540	052712	100000	9\$: BIS	#BIT15,(R2)	;SET BIT 15 IF CRAM	
1415	010544	104402		16\$: TYPE			
1416	010546	006606		MODU			
1417	010550	004737	011734	JSR	PC,INTTY	;ASK WHICH LINE UNIT	
1418	010554	022703	000021	CMP	#21,R3	;GET REPLY	
1419	010560	001417		BEQ	30\$;"1"	
1420	010562	022703	000022	CMP	#22,R3	;"2"	
1421	010566	001412		BEQ	31\$		
1422	010570	022703	000116	CMP	#116,R3	;"N"	
1423	010574	001403		BEQ	32\$		
1424	010576	104402		TYPE			
1425	010600	005570		MQM			
1426	010602	000760		BR	16\$;IF NOT A 1,2 OR N TYPE "?"	
1427	010604	052722	010000	32\$: BIS	#BIT12,(R2)+	;TRY AGAIN	
1428	010610	022222		CMP	(R2)+,(R2)+	;SET BIT 12 IN STAT2 IF NO LU	
1429	010612	000447		BR	33\$;POP OVER STAT2 AND STAT3	
1430	010614	052712	020000	31\$: BIS	#BIT13,(R2)	;SET BIT 13 IN STAT2 IF M82C2	
1431	010620	104402		30\$: TYPE			
1432	010622	007016		CONN			
1433	010624	004737	011734	JSR	PC,INTTY	;ASK IF LOOP-BACK IS ON	
1434	010630	022703	000131	CMP	#131,R3	;GET REPLY	
1435	010634	001406		BEQ	17\$;"Y"	
1436	010636	022703	000116	CMP	#116,R3	;"N"	
1437	010642	001406		BEQ	18\$		
1438	010644	104402		TYPE			
1439	010646	005570		MQM			
1440	010650	000763		BR	30\$;IF NOT Y OR N TYPE "?"	
1441	010652	052722	040000	17\$: BIS	#BIT14,(R2)+	;TRY AGAIN	
1442	010656	000402		BR	19\$;TURNAROUND IS CONNECTED	
1443	010660	042722	040000	18\$: BIC	#BIT14,(R2)+	;NO TURNAROUND	
1444	010664	104403		19\$: INSTR			
1445	010666	006720		LINE			
1447	010670	104405		PARAM			
1448	010672	000000		O			
1449	010674	000377		377			
1450	010676	001254		TEMP4			
1451	010700	000		.BYTE	0		
1452	010701	001		.BYTE	1		
1453	010702	113722	001254	MOV8	TEMP4,(R2)+	;STORE SWITCH PAC IN MAP	
1454	010706	104403		INSTR			
1455	010710	006756		BM			
1456	010712	104405		PARAM			
1457	010714	000000		O			
1458	010716	000377		377			
1459	010720	001254		TEMP4			
1460	010722	000		.BYTE	0		
1461	010723	001		.BYTE	1		
1462	010724	113722	001254	MOV8	TEMP4,(R2)+	;STORE SWITCH PAC IN MAP	
1463	010730	005722		TST	(R2)+	;POP OVER STAT3	
1464	010732	005337	001252	33\$: DEC	TEMP3	;DEC DMC COUNT	
1465	010736	001205		BNE	12\$;BR IF MORE TO DO	
1466	010740	000137	011350	JMP	13\$;CONTINUE	
1467	010744	012701	160000	7\$: MOV	\$160000,R1	;SET FOR FIRST ADDRESS TO BE TESTED	
1468	010750	012737	011442	000004	MOV	\$6\$,2#4	;SET FOR NON-EXISTANT DEVICE TIME OUT
1469	010756	005011		2\$: CLR	(R1)	CLEAR SEL0	

NO4

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 32
 DZDMH.P11 09-DEC-76 14:59 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0052

```

1470 010760 005711      TST   (R1)      ;IF DMC11 DMCSR S/B 0
1471 010762 001162      BNE   3S       ;IF NO DEV ; TRAP TO 4. IF NO BIT 8 THEN NO DMC1
1472 010764 005061      CLR   6(R1)    ;CLEAR SEL6
1473 010770 005761      TST   6(R1)    ;IF DMC11 THEN DMRIC S/B =0!
1474 010774 001155      BNE   3S       ;BR IF NOT DMC11
1475 010776 012711      MOV   #BIT10,(R1) ;SET ROMO
1476 011002 005061      CLR   4(R1)    ;CLEAR SEL4
1477 011006 012761      MOV   #125252,6(R1);WRITE THIS TO SEL6
1478 011014 052711      BIS   #BIT13,(R1);WRITE IT!
1479 011020 022761      CMP   #125252,4(R1);WAS IT WRITTFN?
1480 011026 001004      BNE   21$      ;IF NO IT IS NOT CRAM
1481 011030 052762      BIS   #BIT15,2(R2);SET BIT15 IF CRAM
1482 011036 000421      BR    22$      ;
1483 011040 012711      MOV   #BIT9,(R1) ;SET ROMI
1484 011044 012761      MOV   #100400,6(R1);PUT INSTRUCTION IN SEL6
1485 011052 012711      MOV   #BIT9!BIT8,(R1);CLOCK INSTRUCTION (MICRO PROC PC TO 0)
1486 011056 012711      MOV   #BIT10,(R1) ;SET ROMO
1487 011062 022761      CMP   #63220,6(R1);IS IT CROM
1488 011070 001404      BEQ   22$      ;BR IF YES
1489 011072 022761      CMP   #-1,6(R1) ;IF = -1 IT HAS NO CROM
1490 011100 001113      BNE   3S       ;BR IF NOT DMC11
1491 :AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 CSR ADDRESS.
1492 011102 010122      22$: MOV   R1,(R2)+ ;STORE CSR IN CORE TABLE.
1493 011104 012711      15$: MOV   #BIT9,(R1) ;CLEAR LINE UNIT LOOP
1494 011110 005061      CLR   4(R1)    ;CLEAR PORT4
1495 011114 012761      MOV   #122113,6(R1);LOAD INSTRUCTION (CLR DTR)
1496 011122 052711      BIS   #BIT8,(R1) ;CLOCK INSTRUCTION
1497 011126 012761      MOV   #021264,6(R1);LOAD INSTRUCTION
1498 011134 052711      BIS   #BIT8,(R1) ;CLOCK INSTRUCTION
1499 011140 122761      CMPB  #377,4(R1);IS IT ALL ONES?
1500 011146 001003      BNE   .+10     ;BR IF NO
1501 011150 052712      BIS   #BIT12,(R2);IF YES, NO LINE UNIT, SET STATUS BIT
1502 011154 000436      BR    20$      ;
1503 011156 032761      BIT   #BIT1,4(R1) ;IS SWITCH A ONE?
1504 011164 001403      BEQ   .+10     ;BR IF M8201
1505 011166 052712      BIS   #BIT13!BIT14,(R2);M8202 ASSUME CONNECTOR
1506 011172 000427      BR    20$      ;CONNECTOR ON)
1507 011174 032761      BIT   #BIT3,4(R1) ;IS MRDY SET
1508 011202 001023      BNE   20$      ;BR IF M8201 NO CONNECTOR (ON LINE)
1509 011204 012761      MOV   #BIT6,4(R1) ;LOAD PORT4
1510 011212 012761      MOV   #122113,6(R1);LOAD INSTRUCTION
1511 011220 052711      BIS   #BIT8,(R1) ;CLOCK INSTRUCTION(SET DTR)
1512 011224 012761      MOV   #021264,6(R1);LOAD INSTRUCTION
1513 011232 052711      BIS   #BIT8,(R1) ;CLOCK INSTRUCTION(READ MODEM REG)
1514 011236 032761      BIT   #BIT3,4(R1) ;IS MRDY SET NOW?
1515 011244 001402      BEQ   20$      ;BR IF NO CONNECTOR
1516 011246 052712      BIS   #BIT14,(R2) ;SET STATUS BIT FOR CONNECTOR
1517 011252 005722      20$: TST   (R2)+ ;POP POINTER
1518 011254 012761      MOV   #021324,6(R1);PUT INSTRUCTION IN PORT6
1519 011262 012711      MOV   #BIT9!BIT8,(R1);PORT4+LU 15
1520 011266 156122      BISB  4(R1),(R2)+ ;STORE DDCMP LINE # IN TABLE
1521 011272 012761      MOV   #021344,6(R1);PORT6+INSTRUCTION
1522 011300 012711      MOV   #BIT8!BIT9,(R1);CLOCK INSTR.
1523 011304 156122      BISB  4(R1),(R2)+ ;STORE BM873 ADD IN TABLE
1524 011310 005722      TST   (R2)+ ;POP OVER STAT3
1525 011312 005011      CLR   (R1)    ;CLEAR ROMI

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 33
 DZDMH.P11 09-DEC-76 14:59

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0053

1526 011314 005237 001310		INC DMNUM	;UPDATE DEVICE COUNTER
1527 011320 022737 000020 001310		CMP #20,DMNUM	;ARE MAX. NO. OF DEV FOUND?
1528 011326 001410		BEQ 13\$;YES DON'T LOOK FOR ANY MORE.
1529 011330 005011		3\$: CLR (R1)	;CLEAR BIT 10
1530 011332 005061 000006		CLR 6(R1)	;CLEAR SEL 6
1531 011336 062701 000010		14\$: ADD #10,R1	;UPDATE CSR POINTER ADDRESS
1532 011342 022701 164000		CMP #164000,R1	
1533 011346 001203		BNE 2\$;BR IF MORE ADDRESS TO CHECK.
1534 011350 005037 001306		13\$: CLR DMACTV	
1535 011354 005737 001310		TST DMNUM	;WERE ANY DMC11'S FOUND AT ALL?
1536 011360 001423		BEQ 5\$;ERROR AUTO SIZER FOUND NO DMC11'S IN THIS SYS.
1537 011362 013701 001310		MOV DMNUM,R1	
1538 011366 010137 001314		MOV R1,SAVNUM	;SAVE NUMBER OF DEVICES
1539 011372 000241		4\$: CLC	
1540 011374 006137 001306		ROL DMACTV	;GENERATE ACTIVE REGISTER OF DEVICES.
1541 011400 005237 001306		INC DMACTV	;SET THE BIT
1542 011404 005301		DEC R1	
1543 011406 001371		BNE 4\$;BR IF MORE TO GENERATE
1544 011410 012737 000006 000004		MOV #6,J#4	;RESTORE TRAP VECTOR
1545 011416 013737 001306 001312		MOV DMACTV,SAVACT	;SAVE ACTIVE REGISTER
1546 011424 000137 011456		JMP VECMAP	;GO FIND THE VECTOR NOW.
1547 011430 104402 005662		5\$: TYPE MERR2	;NOTIFY OPR THAT NO DMC11'S FOUND.
1548 011434 005000		CLR R0	;MAKE DATA LIGHTS ZERO
1549 011436 000000		HALT	;STOP THE SHOW
1550 011440 000776		BR .-2	;DISABLE CONT. SW.
1551 011442 012716 011336		6\$: MOV #14\$, (SP)	;ENTERED BY NON-EXISTANT TIME-OUT.
1552 011446 000002		RTI	;RETURN TO MAINSTREAM
1553		WHICH: 1	
1554 011450 000001		BYTE 2,2	
1555 011452 002	002	TEMPS	
1556 011454 001256			
1557			
1558 011456 032737 000001 001236		VECMAP: BIT #SW00,STRTSW	
1559 011464 001114		BNE 5\$	
1560 011466 012737 000340 000022		MOV #340,J#22	;SET IOT TRAP PRIO TO 7
1561 011474 012737 011650 000020		MOV #4\$,J#20	;SET IOT TRAP VECTOR
1562 011502 012702 001500		MOV #DM.MAP,R2	;SET SOFTWARE POINTER
1563 011506 012700 000300		MOV #300,R0	;FLOATING VECTORS START HERE.
1564 011512 012701 000302		MOV #302,R1	;PC OF IOT INSTR.
1565 011516 010120		1\$: MOV R1,(R0)+	;START FILLING VECTOR AREA
1566 011520 012721 000004		MOV #4,(R1)+	;WITH .+2; IOT
1567 011524 022021		CMP (R0)+,(R1)+	;ADD 2 TO R0 +R1
1568 011526 020127 001000		CMP R1,#1000	
1569 011532 101771		BLOS 1\$;BR IF MORE TO FILL
1570 011534 013737 001306 001246		MOV DMACTV,TEMP1	;STORE TEMPORALLY
1571 011542 006037 001246		2\$: ROR TEMP1	;BRING OUT A BIT
1572 011546 103063		BCC 5\$;BR IF ALL DONE
1573 011550 012704 000012		MOV #12,R4	R4 IS INDEX REGISTER
1574 011554 016437 011720 177776		MOV BRLVL(R4),PS	;SET PS TO 7
1575 011562 011201		MOV (R2).R1	
1576 011564 012761 000200 000004		MOV #200,4(R1)	
1577 011572 012711 001000 000004		MOV #BIT9,(R1)	;SET ROMI
1578 011576 012761 121111 000006		MOV #1211116(R1)	;PUT INSTRUCTION IN PORT6
1579 011604 012711 001400		MOV #BIT9!BIT8,(R1)	;FORCE AN INTERRUPT
1580 011610 105200		INC R0	;STALL
1581 011612 001376		BNE .-2	;FOR TIME TO INTERRUPT

C05

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 34
 DZDMH.P11 09-DEC-76 14:59

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0054

1582	011614	162704	000002		SUB	#2,R4	;GET NEXT LOWEST PS LEVEL	
1583	011620	001404			BEQ	6\$;BR IF R4 = 0	
1584	011622	016437	011720	177776	MOV	BRLVL(R4),PS	;MOVE NEXT LOWER LEVEL IN PS	
1585	011630	000767			BR	?S	;BR TO DELAY	
1586	011632	052762	005300	000002	6\$:	BIS	#5300,2(R2)	;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMC11
1587	011640	005011			3\$:	CLR	(R1)	;CLEAR ROMI
1588	011642	062702	000010		ADD	#10,R2	;POP SOFTWARE POINTER	
1589	011646	000735			BR	2\$;KEEP GOING	
1590	011650	051662	000002		4\$:	BIS	(SP),2(R2)	;GET VECTOR ADDRESS
1591	011654	042762	000007	000002	BIC	#7,2(R2)	;CLEAR JUNK	
1592	011662	016405	011722		MOV	BR(LVL+2(R4),R5	;GET BR LEVEL OF DMC11	
1593	011666	006305			ASL	R5	;SHIFT LEVEL 4 PLACES	
1594	011670	006305			ASL	R5	;TO THE LEFT FOR THE	
1595	011672	006305			ASL	R5	;STATUS TABLE	
1596	011674	006305			ASL	R5		
1597	011676	042705	170777		BIC	#170777,R5	;CLEAR UNWANTED BITS	
1598	011702	050562	000002		BIS	R5,2(R2)	;PUT BR LEVEL IN STATUS TABLE	
1599	011706	022626			CMP	(SP)+,(SP)+	;POP IOT JUNK OFF STACK	
1600	011710	012716	011640		MOV	#3\$, (SP)	;SET FOR RETURN	
1601	011714	000002			RTI			
1602	011716	000207			5\$:	RTS	PC	;ALL DONE WITH "AUTO SIZING"
1603					BRLVL:	0	:LEVEL 0	
1604	011720	000000				0	:LEVEL 0	
1605	011722	000000				200	:LEVEL 4	
1606	011724	000200				240	:LEVEL 5	
1607	011726	000240				300	:LEVEL 6	
1608	011730	000300				340	:LEVEL 7	
1609	011732	000340						
1610								
1611								
1612	011734	105777	167244		INTTY:	TSTB	@TKCSR	;WAIT FOR DONE
1613	011740	100375				BPL	-4	
1614	011742	017703	167240			MOV	@TKDBR,R3	;PUT CHAR IN R3
1615	011746	105777	167236			TSTB	@TPCSR	;WAIT UNTIL PRINTER IS READY
1616	011752	100375				BPL	-4	
1617	011754	010377	167232			MOV	R3,@TPDBR	;ECHO CHAR
1618	011760	042703	000240			BIC	#BIT7!BITS5,R3	;MASK OFF LOWER CASE
1619	011764	000207				RTS	PC	;RETURN
1620								
1621								
1622	0117EE				15300	RCMMAP:		
					15400			

2 MACRO DEFINITIONS
4 REVISION 00
5 FEBRUARY 25, 1975
6
7 REVISION 01
8 MARCH 18, 1975
9 NEW CSR BOARD CHANGES
10
11 HARVEY M. SCHLESINGER
13 COPYRIGHT 1975 DIGITAL EQUIPMENT CORPORATION
65 MICRO INSTRUCTION DEFINITIONS
66 BRANCH INSTRUCTIONS
117 INDEXED BRANCH INSTRUCTIONS
160 MOVE INSTRUCTIONS
282 INPUT/OUTPUT ASSIGNMENTS
334 PROTOCOL DEPENDANT MACROS
377 DMC11 DDCMP MICRO CODE ASSEMBLED FOR USE WITH THE M820: LINE UNIT
394 VERSION 00A FEBRUARY 26, 1975
385
386 HARVEY M. SCHLESINGER
387
388 COPYRIGHT 1975. DIGITAL EQUIPMENT CORPORATION
389
390 VERSION 00B MARCH 17, 1975
391 CSR AND MICROPROCESSOR CHANGES
392
393 VERSION 00C NOVEMBER 6, 1975
394 RETRANSMISSION CHANGES
395
396 VERSION 00D DECEMBER 3, 1975
397 TRANSMIT DONE CHANGES
398
399 THE LATEST MODIFICATIONS WERE ADDED ON:
400 NOVEMBER 16, 1976
402 MICROPROCESSOR MAIN MEMORY ASSIGNMENTS
467 SCRATCH PAD ASSIGNMENTS
502 INIT--INITIALIZATION ROUTINE
559 IDLE--PROGRAM IDLE LOOP
590 BASSRV---- BASE SERVICE ROUTINE
627 NIDLE2---NO CSR ACTIVITY STATE
668 INWAIT---WAIT FOR RQI TO CLEAR
718 OUTINT---SET UP OUTPUT INTERRUPT [RDY0]
766 OUTWAI--WAIT FOR RDY0 TO GO AWAY
778 CTLSRV--CNTL I SERVICE
798 TBASRV--TRANSMITTER BUFFER ADDRESS SERVICE
818 RBASRV--RECEIVE BUFFER ADDRESS SERVICE
884 RCVA--ROUTINE TO HANDLE FIRST DDCMP CHARACTER
921 RCVB--ROUTINE TO HANDLE FIRST CHARACTER OF COUNT FIELD
958 RCVC--ROUTINE TO HANDLE SECOND CHARACTER OF COUNT FIELD, SELECT AND FINAL
979 RCVD--ROUTINE TO HANDLE RESPONSE FIELD FOR NUMBERED MESSAGES
1000 RCVE--ROUTINE TO HANDLE N FIELD OF NUMBERED MESSAGE
1013 RCVF--ROUTINE TO IGNORE ADDRESS
1021 RCVG--ROUTINE TO IGNORE CRC1
1026 RCVH--ROUTINE TO HANDLE CRC2 AND TO DISPATCH NUMBERED AND UNNUMBERED TYPES
1091 RCVK01--ROUTINE TO HANDLE FIRST BYTE ODD RECEIVE
1103 RCVKO--PROCESS ODD CHARACTER

1121 RCVKE--HANDLE EVEN BYTES
1171 RCVI--STORE UNNUMBERED MESSAGE TYPE
1177 RCVJ--ROUTINE TO HANDLE SUBTYPE FIELD, SELECT AND FINAL
1191 RCVR--UNNUMBERED MESSAGE RESPONSE FIELD
1201 RCVQ--UNNUMBERED MESSAGE--NUMBER FIELD
1207 RCVL--PROCESS CRC3
1229 RCVM--PROCESS CRC4--END OF DATA MESSAGE
1251 EM2--PROCESS RLD MESSAGE
1271 NXMERR ---NON EXISTANT MEMORY HANDLER
1320 TMTDA--TRANSMITTER DISPATCH ROUTINE
1326 TMTA--FIRST CHARACTER OF HEADER
1397 TMTB--OUTPUT FIRST CHAR OF COUNT
1428 TMTC--OUTPUT SECOND CHAR OF COUNT
1452 TMTD--RESPONSE FIELD-NUMBERED MESSAGE
1462 TMTE--NUMBER FIELD--NUMBERED MESSAGE
1471 TMTF--NUMBERED MSG ADDRESS FIELD
1484 TF1--NUMBERED MSG HEADER EOM
1494 TMTG--ROUTINE TO OUTPUT DATA CHARACTERS
1551 TMTI--SEND UNNUMBERED TYPE FIELD
1557 TMTJ--SEND SUB-TYPE FIELD
1562 TMTK--OUTPUT RESPONSE FIELD (UNNUMB MSG)
1570 TMTL--UNNUMB MSG NUMBER FIELD
1588 TMTM--UNNUMB MSG--STATION ADDRESS
1604 TIMSRV--TIMEOUT ROUTINE--SENDS REP
1670 SNDACK--ROUTINE TO SEND AN ACK
1737 REP HANDLER
1745 START HANDLER
1759 STACK HANDLER

DMC-1: MICROPROCESSOR INSTRUCTIONS
DMCHGH.MAC 06-DEC-76 10:31

MACY11 27(1006) 14-DEC-76 16:44 PAGE 1

PAGE: 0057

F05

```
.TITLE DMC-11 MICROPROCESSOR INSTRUCTIONS
.SBTTL MACRO DEFINITIONS
;
;SBTTL REVISION 00
;SBTTL FEBRUARY 25, 1975
;SBTTL
;SBTTL REVISION 01
;SBTTL MARCH 18, 1975
;SBTTL NEW CSR BOARD CHANGES
;SBTTL
;SBTTL HARVEY M. SCHLESINGER
;
;SBTTL COPYRIGHT 1975 DIGITAL EQUIPMENT CORPORATION
```

GOS

DMC-11 MICROPROCESSOR INSTRUCTIONS
DMCHGH.MAC 06-DEC-76 10:31

MACY11 27(1006) 14-DEC-76 16:44 PAGE 1-1
COPYRIGHT 1975 DIGITAL EQUIPMENT CORPORATION

PAGE: 0059

```

16    000000      NEW=0
17          ;MICROPROCESSOR INSTRUCTION WORD DEFINITIONS
18    000000      MOVE=0      ;OPCODE MOVE
19    100000      JUMP=100000 ;OPCODE JUMP
20    020000      IBUS=20000 ;SOURCE IBUS
21    000000      IMM=0      ;SOURCE IMMEDIATE
22    040000      MEMX=40000 ;SOURCE MEMORY
23    060000      BRX=60000 ;SOURCE BR
24    060000      BR=60000  ;SOURCE BR
25
26    060000      DP=60000  ;SOURCE BR
27    010000      LDMAR=10000 ;MA-LOAD MAR LO
28    014000      INCMAR=14000 ;MA-INCREMENT MAR
29    000400      WRTEBR=400  ;DEST-WRITE BR
30    001000      WROUTX=1000 ;DEST-EXTENDED IBUS
31    001400      SHFTBR=1400 ;DEST-SHIFT BR LEFT
32    002000      WROUT=2000  ;DEST-WRITE OUTPUT
33    002400      WRMEM=2400  ;DEST-WRITE MEMORY
34    003000      SPX=3000   ;DEST-WRITE SP
35    003400      SPBRX=3400 ;DEST-WRITE SP AND BR
36
37    000200      SELA=200   ;FUNCTION-SELECT A
38    000220      SELB=220   ;FUNCTION-SELECT B
39    000240      AORNFB=240 ;FUNCTION-A OR NOT B
40    000260      AANDB=260   ;FUNCTION A AND B
41    000300      AORB=300   ;FUNCTION-A OR B
42    000320      AXORB=320   ;FUNCTION A XOR B
43    000340      SUB=340    ;SUBTRACT
44    000360      SUBTC=360   ;FUNCTION- TWOS COMPLEMENT SUBTRACT
45
46    000000      ADD=0      ;ADD A+B
47    000020      ADDC=20    ;A+B+CARRY
48    000040      SUBC=40    ;A-B-C
49    000060      INCA=60    ;INCREMENT A
50    000100      AC=100    ;A PLUS CARRY
51    000120      AA=120    ;A PLUS A
52    000140      AAC=140   ;A PLUS A PLUS C
53    000160      DECA=160  ;DECREMENT A
54
55    004000      :END FUNCTIONS
56    010000      PAGE1=4000
57    014000      PAGE2=10000
58          PAGE3=14000
59
60    001000      CCOND=1000 ;CONDITION C
61    001400      ZCOND=1400 ;CONDITION Z
62    000400      ALCOND=400 ;ALWAYS
63    002000      BR0CON=2000 ;CONDITION BR0
64    002400      BR1CON=2400 ;CONDITION BR1
65    003000      BR4CON=3000 ;CONDITION BR4
66    003400      BR7CON=3400 ;CONDITION BR7

```

```
65      .SBTTL MICRO INSTRUCTION DEFINITIONS
66      .SBTTL BRANCH INSTRUCTIONS
67
68      100000          ;JUMP OP CODE
69      :
70      .MACRO $ZERO
71      MICPC=MICPC+1
72      000000
73
74      .ENDM $ZERO
75
76      .MACRO ALWAYS ADDRES ;JUMP ALWAYS
77      MICPC=MICPC+1
78      <JUMP!ALCOND!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
79
80      .ENDM
81
82      .MACRO BRO ADDRES ;JUMP IF BRO SET
83      MICPC=MICPC+1
84      <JUMP!BROCON!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
85
86      .ENDM
87
88      .MACRO BR1 ADDRES ;JUMP IF BR1 SET
89      MICPC=MICPC+1
90      <JUMP!BR1CON!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
91
92      .ENDM
93
94      .MACRO BR4 ADDRES ;JUMP IF BR4 SET
95      MICPC=MICPC+1
96      <JUMP!BR4CON!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
97
98      .ENDM
99
100     .MACRO BR7 ADDRES ;JUMP IF BR7 SET
101     MICPC=MICPC+1
102     <JUMP!BR7CON!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
103
104     .ENDM
105
106     .MACRO Z ADDRES ;JUMP IF Z BIT SET
107     MICPC=MICPC+1
108     <JUMP!ZCOND!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
109
110     .ENDM
111
112     .MACRO C ADDRES ;JUMP IF C BIT SET
113     MICPC=MICPC+1
114     <JUMP!CCOND!<ADDRES-INIT$3000*4>!<ADDRES-INIT$777/2>>
115
116     .ENDM
117     .SBTTL INDEXED BRANCH INSTRUCTIONS
118
119     .MACRO ALWAY SRC,FUNC,SPLOC :INDEXED JUMP ALWAYS
120     MICPC=MICPC+1
```

```

121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162      000000    MOVE=0      ; MOVE OPCODE
163
164      ; MACRO BRSHTF ; BR SHIFT RIGHT
165      ; MICPC=MICPC+1
166      ; <MOVE!SHFTBR!WRTEBR!SELB>
167
168      ; MACRO BSHFTB ; BR ROTATE
169      ; MICPC=MICPC+1
170      ; <MOVE!SHFTBR!SELB!BR>
171
172      ; MACRO SP SRC, FUNC, SPLOC : LOAD SCRATCH-PAD
173
174
175
176

```

J05

DMC-11 MICROPROCESSOR INSTRUCTIONS
DMCHQH.MAC 06-DEC-76 10:31

MACY11 27(1006) 14-DEC-76 16:44 PAGE 2-2
MOVE INSTRUCTIONS

PAGE: 0061

```

177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
      MICPC=MICPC+1
      <MOVE!SPX!SRC!FUNC!SPLOC>
      .ENDM
      ;
      .MACRO SPBR SRC,FUNC,SPLOC ;LOAD SP AND BR
      MICPC=MICPC+1
      <MOVE!SPBRX!SRC!FUNC!SPLOC>
      .ENDM
      ;
      .MACRO MEM SRC,DATA :MOVE TO MEMORY
      MICPC=MICPC+1
      <MOVE!WRMEM!SRC!<DATA>>
      .ENDM
      ;
      .MACRO MEMADR ADDRES,FUNC ;WRITE ADDRESS TO MEMORY
      MICPC=MICPC+1
      .IF B FUNC
      <MOVE!WRMEM!<ADDRES-INIT&777/2>>
      .IFF
      <MOVE!WRMEM!FUNC!<ADDRES-INIT&777/2>>
      .ENDC
      .ENDM
      ;
      .MACRO MEMINC SRC,DATA :MOVE TO MEM. INCR MAR
      MICPC=MICPC+1
      <MOVE!WRMEM!INCMAR!SRC!<DATA>>
      .ENDM
      ;
      .MACRO BWRTE SRC,DATA :MOVE TO BR
      MICPC=MICPC+1
      <MOVE!WRTEBR!SRC!<DATA>>
      .ENDM
      ;
      .MACRO BRAADDR ADDRES ;PUT RETURN ADDR (1 BYTE) IN BR
      MICPC=MICPC+1
      <MOVE!WRTEBR!<ADDRES-INIT&777/2>>
      .ENDM
      ;
      .MACRO OUTPUT SRC,DATA ;WRITE OUTPUT
      MICPC=MICPC+1
      <MOVE!WROUT!SRC!<DATA>>
      .ENDM
      ;
      .MACRO OUT SRC,DATA
      MICPC=MICPC+1
      <MOVE!WROJTX!SRC!<DATA>>
      .ENDM
      ;

```

```
233      .MACRO LDMA SRC,DATA      ;LOAD MEMORY ADDRESS REG
234      MICPC=MICPC+1
235      :IF IDN SRC IMM
236      <MOVE!LDMAR!IMM!<DATA&377>>
237      .IFF
238      <MOVE!LDMAR!SRC!<DATA>>
239      .ENDC
240
241      .ENDM
242      :
243      .MACRO LDMAP SRC,DATA      ;LOAD MEMORY PAGE NUMBER
244      MICPC=MICPC+1
245      :IF IDN SRC IMM
246      <MOVE!LDMAPG!IMM!<DATA/400>>
247      .IFF
248      <MOVE!LDMAPG!SRC!<DATA>>
249      .ENDC
250
251      .ENDM
252      :
253      .MACRO LDADDR DATA      ;LOAD A LINE TABLE ADDRESS
254      BRWRTE IMM,DATA
255      LDMA   BR,<ADD!SP.RMO>
256      .ENDM
257      :
258      .MACRO CMP SRC,SPADDR    ;COMPARE SOURCE AND SP
259      MICPC=MICPC+1
260      <SUBTC!SRC!SPADDR>
261
262      .ENDM
263      :
264      .MACRO NOP SRC,FUNC,SPADDR :NOP-SOURCE, FUNC. NO DEST
265      MICPC=MICPC+1
266      <SRC!FUNC!SPADDR>
267
268      .ENDM
269
270      .MACRO CALL REG,ADDRES    ;SUBROUTINE CALL
271      DISP=<MICPC+1>&377
272      BRWRTE IMM,DISP+3
273      SP    BR,SELB,REG
274      ALWAYS ADDRES
275      .ENDM
276
277      .MACRO RETURN REG,PAGE    ;SUBROUTINE RETURN
278      .ALWAY BR,SELA,<REG!PAGE>
279      .ENDM
290
```

```

282          .SBTTL INPUT/OUTPUT ASSIGNMENTS
283          :IBUS ASSIGNMENTS
284          IINCON=0+100000 ;IN CONTROL CSR
285          IMAIN=20+100000 ;MAINTENANCE REGISTER
286          IOCON=40+100000 ;OUT CONTROL CSR
287          IUBADDR=60+100000 ;UNUSED
288          IPORT1=100+100000 ;CSR4
289          IPORT2=120+100000 ;CSR5
290          IPORT3=140+100000 ;CSR6
291          IPORT4=160+100000 ;CSR7
292          INPR=200+100000 ;NPR CONTROL
293          IUBBR=220+100000 ;BR(INTERRUPT)CONTROL
294          INDAT1=0 ;INPUT DATA LOW BYTE
295          INDAT2=20 ;INPUT DATA HIGH BYTE
296          IOBA1=140 ;OUTPUT BA LOW BYTE
297          IOBA2=160 ;OUTPUT BA HIGH BYTE
298          IIIBA1=100 ;INPUT BA LOW BYTE
299          IIIBA2=120 ;INPUT BA HIGH BYTE
300          IRCVDAT=2 ;RECEIVE DATA
301          ITMTCON=220 ;TMTR CONTROL
302          IRCVCON=240 ;RCVR CONTROL
303          IMODEM=260 ;MODEM CONTROL
304          ISYNREG=300 ;SYN REGISTER
305          ILNOSW=320 ;LINE NUMBER SWITCH
306          IBM873=340 ;BM873 ADDRESS
307          ILUMAIN=360 ;LINE UNIT MAINTAINENCE
308          :OBUS ASSIGNMENTS
309          :EXTENDED OBUS
310          OINCON=0 ;IN CONTROL CSR
311          OMAIN=1 ;MAINT
312          OOCON=2 ;OUT CONTROL CSR
313          OUBADD=3 ;UNUSED
314          OPORT1=4 ;CSR4
315          OPORT2=5 ;CSR5
316          OPORT3=6 ;CSR6
317          OPORT4=7 ;CSR7
318          ONPR=10 ;NPR CONTROL
319          OBR=11 ;BR CONTROL
320          :UNEXTENDED OBUS
321          OUTDA1=2 ;OUTPUT DATA LOW BYTE
322          OUTDA2=3 ;OUTPUT DATA HIGH BYTE
323          OBA1=6 ;OUTPUT BA LOW BYTE
324          OBA2=7 ;OUTPUT BA HIGH BYTE
325          IBA1=4 ;INPUT BA LOW BYTE
326          IBA2=5 ;INPUT BA HIGH BYTE
327          ITMTDAT=10 ;TMTR DATA
328          OTMTCO=11 ;TMTR CONTROL
329          ORCVCO=12 ;RCVR CONTROL
330          OMODEM=13 ;MODEM CONTROL
331          SYNC=14 ;SYN REGISTER
332          OLUMAN=17 ;LINE UNIT MAINT.

```

```
334 .SBTTL PROTOCOL DEPENDANT MACROS
335 .MACRO RSTATE STATE ;UPDATE RECEIVE STATE POINTER
336 MICPC=MICPC+1
337 <MOVE!WRTEBR!IMM!<STATE-INIT&777/2>>
338 MICPC=MICPC+1
339 <MOVE!SPX!BR!SELB!SP3>
340 .ENDM
341 ;
342 .MACRO TSTATE STATE
343 MICPC=MICPC+1
344 <MOVE!WRTEBR!IMM!<STATE-INIT&777/2>>
345 MICPC=MICPC+1
346 <MOVE!SPX!BR!SELB!SP2>
347 .ENDM
348 ;
349 .MACRO STATE ADDR
350 MICPC=MICPC+1
351 <MOVE!WRTEBR!IMM!<ADDR-INIT&777/2>>
352 .ENDM
353 ;
354 .MACRO PSTATE STATE
355 MEM IMM,<<STATE-INIT&777/2>>
356 .ENDM
357 ;
358 .MACRO PSTATI STATE
359 MEMINC IMM,<<STATE-INIT&777/2>>
360 .ENDM
361 ;
362 .MACRO SYNMAC
363 SP BR,SELB,SP2 ;UPDATE STATE POINTER FROM BR
364 SYNOUT
365 ALWAYS IDLE
366 .ENDM
367 ;
368 .MACRO SYNOUT
369 LDMA IMM,UNMSG :LOAD PTR TO UNNUMB MESSAGE SKELETON
370 OUTPUT <MEMX!INCMAR>,<SELB!OTMTCO> ;SOM TO TMTR CONTROL
371 OUTPUT <MEMX!INCMAR>,<SELB!TMTDAT> ;SYNC TO TMTR SILO
372 .ENDM
373
374 177777 MICPC=177777 ;INIT MICRO PC
375
```

DMC-11 MICROPROCESSOR INSTRUCTIONS
HILOW.MAC 03-DEC-76 10:16

377 000000
378

NOS

MACY11 27(1006) 14-DEC-76 16:44 PAGE 5
DMC11 DDCMP MICRO CODE ASSEMBLED FOR USE WITH THE M8201 LINE UNIT

PAGE: 0065

.SBTTL DMC11 DDCMP MICRO CODE ASSEMBLED FOR USE WITH THE M8201 LINE UNIT
LOW=0

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCMQH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6
DMC11 DDCMP MICRO CODE ASSEMBLED FOR USE WITH THE M8201 LINE UNIT

PAGE: 0066

383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400

.TITLE DMC11 DDCMP PROTOCOL IMPLEMENTATION
.SBTTL VERSION 00A FEBRUARY 26, 1975
.SBTTL
.SBTTL HARVEY M. SCHLESINGER
.SBTTL
.SBTTL COPYRIGHT 1975, DIGITAL EQUIPMENT CORPORATION
.SBTTL
.SBTTL VERSION 00B MARCH 17, 1975
.SBTTL CSR AND MICROPROCESSOR CHANGES
.SBTTL
.SBTTL VERSION 00C NOVEMBER 6, 1975
.SBTTL RETRANSMISSION CHANGES
.SBTTL
.SBTTL VERSION 00D DECEMBER 3, 1975
.SBTTL TRANSMIT DONE CHANGES
.SBTTL
.SBTTL THE LATEST MODIFICATIONS WERE ADDED ON:
.SBTTL NOVEMBER 16, 1976

B06

C06

```

402          .SBTTL MICROPROCESSOR MAIN MEMORY ASSIGNMENTS
403          ; ALLOCATION OF MICROPROCESSOR MAIN MEMORY
404          NAKSR=0      ; NAKS RECD--DYNAMIC
405          NAKST=NAKSR+1 ; NAKS TMTEED--DYNAMIC
406          REPSR=NAKST+1 ; REPS RECD--DYNAMIC
407          REPST=REPSR+1 ; REPS TMTEED--DYNAMIC
408          NP=REPST+3   ; CONSTANT 0
409          NTLR=NP+1    ; NAKS-MSG NO BUFFERS CUMUL.
410          NHDR=NTLR+1  ; NAKS-MSG HEADER BAD
411          NDATR=NHDR+1 ; NAKS-DATA BAD
412          NTLS=NDATR+1  ; NAK SENT --NO BUFFERS
413          NHDS=NTLS+1   ; NAK SENT BAD HEADER
414          NDATS=NHDS+1  ; NAK SENT BAD DATA
415          REPCS=NDATS+1  ; REPS SENT CUMUL
416          REPCR=REPCS+1  ; REPS RECD CUMUL
417          BASE=REPCR+1   ; CORE TABLE BASE ADDRESS
418          SRC=BASE+3    ; START OF INPUT CHAIN--NEXT RECV DONE
419          ERC=SRC+1     ; END OF INPUT CHAIN
420          RCL1=ERC+1    ; RECEIVE LINK #1
421          RCL2=RCL1+5   ; " " " #2
422          RCL3=RCL2+5   ; " " " #3
423          RCL4=RCL3+5
424          RCL5=RCL4+5
425          RCL6=RCL5+5
426          RCL7=RCL6+5
427          STC=RCL7+5   ; START OF OUTPUT CHAIN---NEXT TMT DONE
428          ETC=STC+1    ; END OF TRANSMIT CHAIN
429          TML1=ETC+1    ; TRANSMIT LINK #1
430          TML2=TML1+6   ; " " " #2
431          TML3=TML2+6   ; " " " #3
432          TML4=TML3+6
433          TML5=TML4+6
434          TML6=TML5+6
435          TML7=TML6+6
436          TML8=TML7+6
437          T=TML8+6     ; TYPE FIELD
438          ST=T+1       ; SUBTYPE FIELD
439          ISP17=ST+1    ; MSG ACKED IMAGE
440          IMG10=ISP17+1  ; IMAGE OF BIT 1 OF SP10
441          IMG11=IMG10+1  ; IMAGE OF SP11
442          IMG12=IMG11+1  ; IMAGE OF SP12
443          IMG14=IMG12+1  ; IMAGE OF SP14
444          IMG16=IMG14+1  ; IMAGE OF SP16
445          IMG17=IMG16+1  ; IMAGE OF SP17
446          TYPTAB=IMG17+1 ; TYPE TABLE---
447          72 TYPE TABLE REP
448          73 " " NAK
449          74 " " START
450          75 " " STACK
451
452
453          000167         BC=TYPSTT+3   ; RECEIVE BYTE COUNT
454          000171         ISP11=BC+2   ; SP11 IMAGE
455          000172         ISP12=ISP11+1 ; SP12 IMAGE
456          000173         INCONS=ISP12+1 ; IN CONTROL CSR IMAGE
457          000174         RTHRS=INCONS+1 ; RECV THRESHOLD LINK

```

458 :ALL LOCATIONS FROM 200 ON ARE NOT WRITTEN OUT DURING A TABLE UPDATE

459
460 TABST=210 ;TABLE UPDATE STATE
461 PRTST=TABST+1 ;PORT STATE
462 NXTINT=240 ;NEXT INTERRUPT POSITION
463 NXTSP=NXTINT+1 ;END OF INTERRUPT CHAIN
464 INTSTK=NXTSP+1 ;STACK OF INTERRUPTS
465 MMEND=400 ;MAIN MEMORY END

E06

467 .SBTTL SCRATCH PAD ASSIGNMENTS
468 SPO=0 ;SPO---SCRATCH REGISTER
469 SP1=1 ;SP1---PORT STATUS WORD
470 :BIT ASSIGNMENTS
471 :BIT0--INIT MODE
472 :BIT1--SEC STATION SELECT(UNUSED)
473 :BIT2--NO BUFFER ASSIGNED IN BOOT MODE
474 :BIT3--DLE RECEIVED WHILE NOT IN MAINT MODE
475 :BIT4--INTERRUPT PENDING
476 :BIT6--DISCONNECT ERROR
477 :BIT7--BOOT MODE
478 000002 SP2=2 ;SP2---TRANSMIT STATE POINTER
479 000003 SP3=3 ;SP3---RECEIVE STATE POINTER
480 000004 SP4=4 ;SP4---END RECV ADDRESS
481 000005 SP5=5 ;SP5---END RECEIVE ADDRESS
482 000006 SP6=6 ;SP6---END TRANSMIT ADDRESS
483 000007 SP7=7 ;SP7---END TRANSMIT ADDRESS
484 000010 SP10=10 ;SP10---LINE STATUS WORD
485 :BIT ASSIGNMENTS
486 :BIT0--UNNUMB PENDING
487 :BIT1--MESSAGE IN PROGRESS
488 :BIT2--LINE HAS GONE IDLE
489 :BIT3--START RECEIVED
490 :BIT4--CLEAR ACTIVE ON END
491 :BIT5--START MODE
492 :BIT6--HALF DUPLEX
493 :BIT7--OK TO SEND
494 000011 SP11=11 ;SP11---R FIELD
495 000012 SP12=12 ;SP12---N FIELD
496 000013 SP13=13 ;SP13---TYPE
497 000014 SP14=14 ;SP14---RECEIVE LINK IMAGE
498 000015 SP15=15 ;SP15---TIMER ENTRY---NUMBER OF ONE SECOND TICKS
499 000016 SP16=16 ;SP16---POINTER TO TMT LINK COPY IN MAIN MEM
500 000017 SP17=17 ;SP17---LAST MESSAGE ACKNOWLEDGED

F06

502 .SBTTL INIT--INITIALIZATION ROUTINE
 503 :ZEROS MAIN MEMORY
 504 :LOOPS WAITING FOR RECEIVE DATA(BOOT?)
 505 :OR FOR RQI TO BE SET
 506 :WILL ACCEPT ONLY BASE FORMAT. ALL OTHERS WILL RETURN A PROCEDURE ERROR
 507
 508 :AT INITIALIZATION --- THE HARDWARE CLEARS THE BR AND MAR
 509 :=11766
 510 011766 011766 INIT: SP BR,SELB,SPO ;CLEAR SPO
 (1) 000000 MICPC=MICPC+1
 (1) 011766 063220 <MOVE!SPX!BR!SELB!SPO>
 (1)
 511 011770 000001 SP BR,SELB,SP3 ;PAGE ONE TRANSFER ADDRESS
 (1) 000001 MICPC=MICPC+1
 (1) 011770 063223 <MOVE!SPX!BR!SELB!SP3>
 (1)
 512 011772 000002 SP BR,SELB,SP17 ;CLEAR SP17
 (1) 000002 MICPC=MICPC+1
 (1) 011772 063237 <MOVE!SPX!BR!SELB!SP17>
 (1)
 513 011774 000003 OUT BR,<SELA!OINCON> ;ZERO THE IN CONTROL CSR
 (1) 000003 MICPC=MICPC+1
 (1) 011774 061200 <MOVE!WROUTX!BR!<SELA!OINCON>>
 (1)
 514 011776 000004 OUT BR,<SELA!OOCON> ;ZERO THE OUT CONTROL CSR
 (1) 000004 MICPC=MICPC+1
 (1) 011776 061202 <MOVE!WROUTX!BR!<SELA!OOCON>>
 (1)
 515 012000 000005 SP IMM,370,SP10 ;WRITE 5 ONE BITS TO THE HIGH ORDER
 (1) 000005 MICPC=MICPC+1
 (1) 012000 003370 <MOVE!SPX!IMM!370!SP10>
 (1)
 516
 517 012002 000006 SS: SP BR,AA,SP10 ;BITS OF SP10
 (1) 000006 MICPC=MICPC+1
 (1) 012002 063130 <MOVE!SPX!BR!AA!SP10> ;SHIFT SP10 LEFT SETTING CARRY THE
 (1)
 518
 519 012004 000007 MEMINC BR,ADDC!SP3 ;FIRST 5 TIMES THRU THE LOOP
 (1) 000007 MICPC=MICPC+1
 (1) 012004 076423 <MOVE!WRMEM!INCMAR!BR!<ADDC!SP3>> ;WRITE A ONE TO THE FIRST 5 MEMORY
 (1)
 520
 521 012006 000010 SP BR,INCA,SPO ;LOCATIONS AND ZERO THE REST
 (1) 000010 MICPC=MICPC+1
 (1) 012006 063060 <MOVE!SPX!BR!INCA!SPO> ;INCREMENT COUNTER
 (1)
 522 012010 000011 Z 10\$;ALL DONE
 (1) 000011 MICPC=MICPC+1
 (1) 012010 101413 <JUMP!ZCOND!<10\$-INIT&3000*4>!<10\$-INIT&777/2>>
 (1)
 523 012012 000012 ALWAYS 5\$;KEEP GOING
 (1) 000012 MICPC=MICPC+1
 (1) 012012 10040E <JUMP!ALCOND!<5\$-INIT&3000*4>!<5\$-INIT&777/2>>
 (1)
 524 012014 000013 10\$: SPBR IMM,1,SP1 ;WRITE A ! TO THE BR AND SP1

G06

DMCII DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-5
INIT--INITIALIZATION ROUTINE

PAGE: 0071

```

(1) 012014 000013          MICPC=MICPC+1
(1) 012014 003401          <MOVE!SPBRX!IMM!1!SP1>

525 012016 000014          SP     BR_SELB,SP11      ;WRITE A 1 TO SP11
(1) 012016 063231          MICPC=MICPC+1
(1) 012016 063231          <MOVE!SPX!BR!SELB!SP11>

526 012020 000015          SP     BR_SELB,SP12      ;WRITE A 1 TO SP12
(1) 012020 063232          MICPC=MICPC+1
(1) 012020 063232          <MOVE!SPX!BR!SELB!SP12>

527 012022 000016          LDMA   IMM_TYPTAB    ;POINT MAR TO TYPE TABLE
(1) 012022 001              MICPC=MICPC+1
(1) 012022 010162          .IF IDN IMM IMM
(1) 012022 010162          <MOVE!LDMAR!IMM!<TYPTAB&377>>
(1) 012022 001              .IFF
(1) 012022 010162          <MOVE!LDMAR!IMM!<TYPTAB>>
(1) 012022 000              .ENDC

528 012024 000017          BRWRTE IMM,226      ;WRITE SYNC TO MEMORY
(1) 012024 000626          MICPC=MICPC+1
(1) 012024 000626          <MOVE!WRTEBR!IMM!<226>>

529 012026 000020          OUTPUT  BR_SELB!SYNC    ;LOAD THE SYNC REGISTER
(1) 012026 062234          MICPC=MICPC+1
(1) 012026 062234          <MOVE!WROUT!BR!<SELB!SYNC>>

530 012030 000021          MEMINC IMM,3        ;REP
(1) 012030 016403          MICPC=MICPC+1
(1) 012030 016403          <MOVE!WRMEM!INCMAR!IMM!:3>>

531 012032 000022          MEM    IMM,2        ;NAK
(1) 012032 002402          MICPC=MICPC+1
(1) 012032 002402          <MOVE!WRMEM!IMM!<2>>

532 012034 000023          SP     MEMX!INCMAR,SELB,SP15 ;SET STARTING COUNT
(1) 012034 057235          MICPC=MICPC+1
(1) 012034 057235          <MOVE!SPX!MEMX!INCMAR!SELB!SP15>

533 012036 000024          MEMINC IMM,6        ;START
(1) 012036 016406          MICPC=MICPC+1
(1) 012036 016406          <MOVE!WRMEM!INCMAR!IMM!<6>>

534 012040 000025          MEMINC IMM,7        ;STACK
(1) 012040 016407          MICPC=MICPC+1
(1) 012040 016407          <MOVE!WRMEM!INCMAR!IMM!<7>>

535 012042 000026          MEMINC IMM,1        ;ACK
(1) 012042 016401          MICPC=MICPC+1
(1) 012042 016401          <MOVE!WRMEM!INCMAR!IMM!<1>>

536 012044 000027          LDMA   IMM,TABST    ;POINT TO TABLE UPDATE STATE
(1) 012044 001              MICPC=MICPC+1
(1) 012044 010210          .IF IDN IMM IMM
(1) 012044 010210          <MOVE!LDMAR!IMM!<TABST&377>>
(1) 012044 001              .IFF

```

H06

```

(1)          000      <MOVE!LDMAR!IMM!<TABST>>
(1)          .ENDC

537 012046      PSTATI I3      ;INITIALIZE IT
(1) 012046      MEMINC IMM, <<I3-INIT&777/2>>
(2) 012046 000030      MICPC=MICPC+1
(2) 012046 016460      <MOVE!WRMEM!INCMAR!IMM!<<I3-INIT&777/2>>>

538 012050      PSTATI NIDLE2 ;INITIALIZE PORT STATUS
(1) 012050      MEMINC IMM, <<NIDLE2-INIT&777/2>>
(2) 012050 000031      MICPC=MICPC+1
(2) 012050 016533      <MOVE!WRMEM!INCMAR!IMM!<<NIDLE2-INIT&777/2>>>

539 012052      LDMA   IMM,STC      ;LOAD ADDRESS OF LAST TMT CHAIN
(1) 012052      MICPC=MICPC+1
(1)          001      .IF IDN IMM, IMM
(1) 012052 010067      <MOVE!LDMAR!IMM!<STC&377>>
(1)          .IFF
(1)          .MOVE!LDMAR!IMM!<STC>>
(1)          .ENDC

(1)          000      MEMINC IMM,TML1      ;STORE ADDRESS OF FIRST TMT LINK
(1) 012054 000033      MICPC=MICPC+1
(1) 012054 016471      <MOVE!WRMEM!INCMAR!IMM!<TML1>>

541 012056      MEM   IMM,TML1
(1) 012056 000034      MICPC=MICPC+1
(1) 012056 002471      <MOVE!WRMEM!IMM!<TML1>>

542 012060      SP    MEMX,SELB,SP16      ;INITIALIZE LAST XMIT POINTER
(1) 012060 000035      MICPC=MICPC+1
(1) 012060 043236      <MOVE!SPX!MEMX!SELB!SP16>

543 012062      LDMA   IMM,SRC      ;LOAD ADDRESS OF LAST RECV CHAIN
(1) 012062 000036      MICPC=MICPC+1
(1)          001      .IF IDN IMM, IMM
(1) 012062 010022      <MOVE!LDMAR!IMM!<SRC&377>>
(1)          .IFF
(1)          .MOVE!LDMAR!IMM!<SRC>>
(1)          .ENDC

(1)          000      MEMINC IMM,RCL1      ;SET UP ADDRESS OF FIRST RECV LINK
(1) 012064 000037      MICPC=MICPC+1
(1) 012064 016424      <MOVE!WRMEM!INCMAR!IMM!<RCL1>>

545 012066      MEM   IMM,RCL1
(1) 012066 000040      MICPC=MICPC+1
(1) 012066 002424      <MOVE!WRMEM!IMM!<RCL1>>

546 012070      SP    MEMX,SELB,SP14
(1) 012070 000041      MICPC=MICPC+1
(1) 012070 043234      <MOVE!SPX!MEMX!SELB!SP14>

547 012072      LDMA   IMM,NXTINT      ;ADDRESS OF NEXT INTERRUPT POINTER TO MAR
(1) 012072 000042      MICPC=MICPC+1
(1)          001      .IF IDN IMM, IMM

```

I06

```

(1) 012072 010240           <MOVE!LDMAR!IMM!<NXTINT$377>>
(1)                               .IFF
(1)                               <MOVE!LDMAR!IMM!<NXTINT>>
(1)                               .ENDC

548 012074 000043           MEMINC IMM, INTSTK          ;INITIALIZE NEXT INTERRUPT POINTER
(1)                               MICPC=MICPC+1
(1) 012074 016642           <MOVE!WRMEM!INCMAR!IMM!<INTSTK>>

549 012076 000044           MEM     IMM, INTSTK          ;INITIALIZE INSERTION POINTER
(1)                               MICPC=MICPC+1
(1) 012076 002642           <MOVE!WRMEM!IMM!<INTSTK>>

550 012100 000045           BRWRTE IMM 200          ;WRITE THE RUN BIT TO THE BR
(1)                               MICPC=MICPC+1
(1) 012100 000600           <MOVE!WRTEBR!IMM!<200>>

551 012102 000046           OUT     BR,<SELB!OMAIN>    ;WRITE THE PJDN BIT TO MAINT CSR
(1)                               MICPC=MICPC+1
(1) 012102 061221           <MOVE!WROUTX!BR!<SELB!OMAIN>>

552                               :FALL INTO IDLE LOOP
553                               .IF NDF $LOW
554 012104 001               ALWAYS TEOM2
(1)                               MICPC=MICPC+1
(1) 012104 000047           <JUMP!ALCOND!<TEOM2-INIT$3000*4>!<TEOM2-INIT$777 2:>>

555                               .
556 012106 000050           REXIT: SP     BR,SELB,SP3
(1)                               MICPC=MICPC+1
(1) 012106 063223           <MOVE!SPX!BR!SELB!SP3>

557                               .ENDC

```

559 .SBTTL IDLE--PROGRAM IDLE LOOP
560 ;PROGRAM IDLE LOOP
561 ;DISPATCHES TO APPROPRIATE SERVICE ROUTINES
562 ;USES STATE POINTERS FOR TMT,RCV,CSR ACTIVITY
563
564 012110 000051 IDLE: BRWRTE BR,<SELA!SP10> ;READ TRANSMIT STATUS WORD FROM SP10 TO BR
(1) 012110 060610 MICPC=MICPC+1
(1) <MOVE!WRTEBR!BR!<SELA!SP10>>
565 012112 000052 BR1 TMTDA ;IF DATA TO SEND-- BRANCH
(1) 012112 112400 MICPC=MICPC+1
(1) <JUMP!BRICON!<TMTDA-INIT&3000*4>!<TMTDA-INIT&777/2>>
566 012114 000053 BRO TMTDA ;IF DATA TO SEND-- BRANCH
(1) 012114 112000 MICPC=MICPC+1
(1) <JUMP!BROCON!<TMTDA-INIT&3000*4>!<TMTDA-INIT&777/2>>
567 001 .IF DFL SLOW
568 ALWAYS I1
569
570 XEXIT: SP BR,SELB,SP2
571 000 I1: BRWRTE IBUS,RCVCON ;READ LINE UNIT RECEIVE CONTROL WORD
(1) 012116 000054 MICPC=MICPC+1
(1) 012116 020640 <MOVE!WRTEBR!IBUS!<RCVCON>>
573 012120 000055 BR4 BR SELA,SP3!PAGE1 ;BRANCH BASED UPON RCV STATE
(1) 012120 167203 MICPC=MICPC+1
(1) <JUMP! BR4CON!BR!SELA!SP3!PAGE1>
574 012122 000056 I2: LDMA IMM,TABST ;POINT TO TABLE UPDATE STATE
(1) 001 MICPC=MICPC+1
(1) 012122 010210 .IF IDN IMM IMM
(1) <MOVE!LDMAR!IMM!<TABST&377>>
(1) .IFF
(1) <MOVE!LDMAR!IMM!<TABST>>
(1) .ENDC
(1) 000
575 012124 000057 I3: ALWAY MEMX SELB,0
(1) 012124 140620 MICPC=MICPC+1
(1) <JUMP!ALCOND!MEMX!SELB!0>
576 012126 001
577 012126 STATE TMTA+2 ;GET IDLE TRANSMIT STATE + 1
(1) 000060 MICPC=MICPC+1
(1) 012126 000404 <MOVE!WRTEBR!IMM!<TMTA+2-INIT&777/2>>
579 012130 000061 NOP BR SUB,SP2 ;SUBTRACT FROM CURRENT STATE
(1) 012130 060342 MICPC=MICPC+1
(1) <BR!SUB!SP2>
580 012132 000062 C TMTDA ;NON-IDLE STATE
(1) 012132 111000 MICPC=MICPC+1
(1) <JUMP!CCOND!<TMTDA-INIT&3000*4>!<TMTDA-INIT&777/2>>
581 000 .ENDC

K06

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-9
IDLE--PROGRAM IDLE LOOP

PAGE: 0075

582	012134		IDLE0: SPBR IBUS UBBR,SPO ;TIMER EXPIRES?
(1)	012134	000063	MICPC=MICPC+1 <MOVE!SPBRX!IBUS!UBBR!SPO>
(1)	012134	123620	
(1)			
583	012136		BR4 TIMSRV
(1)	012136	000064	MICPC=MICPC+1
(1)	012136	113255	<JUMP!BR4CON!<TIMSRV-INIT&3000*4>!<TIMSRV-INIT&777/2>>
(1)			
584	012140		SP IBUS RCVCON,SPO ;READ THE RECEIVE CONTROL REGISTER
(1)	012140	000065	MICPC=MICPC+1 <MOVE!SPX!IBUS!RCVCON!SPO>
(1)	012140	023240	
(1)			
585	012142		BRWRTE BR AA!SPO ;SHIFT IT LEFT
(1)	012142	000066	MICPC=MICPC+1 <MOVE!WRTEBR!BR!<AA!SPO>>
(1)	012142	060520	
(1)			
586	012144		BR7 I1 ;RECEIVE ACTIVE. DON'T DO PORT STATUS
(1)	012144	000067	MICPC=MICPC+1 <JUMP!BR7CON!<I1-INIT&3000*4>!<I1-INIT&777/2>>
(1)	012144	103454	
(1)			
587	012146		LDMA IMM,PRTST ;ADDRESS PORT STATE
(1)	012146	000070	MICPC=MICPC+1 .IF IDN IMM, IMM
(1)	012146	001	<MOVE!LDMAR!IMM!<PRTST&377>>
(1)	012146	010211	.IFF
(1)			<MOVE!LDMAR!IMM!<PRTST>>
(1)		000	.ENDC
(1)			
588	012150		.ALWAY MEMX,SELB,0 ;INDEX
(1)	012150	000071	MICPC=MICPC+1 <JUMP!ALCOND!MEMX!SEL_B!>
(1)	012150	140620	
(1)			

```

590
591 012152 .SBTTL BASSRV---- BASE SERVICE ROUTINE
      012152 PSTATE NIDLE2
      (1)      MEM IMM,<<NIDLE2-INIT&777/2>>
      (2)      MICPC=MICPC+1
      (2)      <MOVE!WRMEM!IMM!<<NIDLE2-INIT&777/2>>>
      (2)

592 012154 LDMA IMM,BASE ;CLEAR TO MAR SO IT POINTS TO BASE POINT
      (1)      000073 MICPC=MICPC+1
      (1)      001 .IF IDN IMM IMM
      (1)      010017 <MOVE!LDMAR!IMM!<BASE&377>>
      (1)
      (1)      .IFF
      (1)      <MOVE!LDMAR!IMM!<BASE>>
      (1)      .ENDC
      (1)

593 012156 MEMINC IBUS,PORT1 ;READ CSR4
      (1)      000074 MICPC=MICPC+1
      (1)      136500 <MOVE!WRMEM!INCMAR!IBUS!<PORT1>>
      (1)

594 012160 MEMINC IBUS,PORT2 ;READ CSRS
      (1)      000075 MICPC=MICPC+1
      (1)      136520 <MOVE!WRMEM!INCMAR!IBUS!<PORT2>>
      (1)

595 012162 MEM IBUS,PORT4
      (1)      000076 MICPC=MICPC+1
      (1)      122560 <MOVE!WRMEM!IBUS!<PORT4>>
      (1)

596 012164 SP IBUS,INCON,SPO ;READ INPUT CONTROL CSR
      (1)      000077 MICPC=MICPC+1
      (1)      123000 <MOVE!SPX!IBUS!INCON!SPO>
      (1)

597 012166 BRWRTE IMM,100 ;CLEAR THE BR
      (1)      000100 MICPC=MICPC+1
      (1)      000500 <MOVE!WRTEBR!IMM!<100>>
      (1)

598 012170 OUT BR,<AANDB!OINCON> ;CLEAR THE INCONTROL CSR
      (1)      000101 MICPC=MICPC+1
      (1)      061260 <MOVE!WROUTX!BR!<AANDB!OINCON>>
      (1)

599 012172 OUTPUT IMM,<120!OMODEM> ;MASK FOR HDX AND DTR
      (1)      000102 MICPC=MICPC+1
      (1)      002133 <MOVE!WROUT!IMM!<120!OMODEM>>
      (1)

600 012174 BRWRTE MEMX,SELB ;READ SEL6
      (1)      000103 MICPC=MICPC+1
      (1)      040620 <MOVE!WRTEBR!MEMX!<SELB>>
      (1)

601 012176 BR4 RESUME ;IF SET RESUME
      (1)      000104 MICPC=MICPC+1
      (1)      103113 <JUMP!BR4CON!<RESUME-INIT&3000*4>!<RESUME-INIT&777/2>>
      (1)

602 012200 LDMA IMM,T ;LOAD ADDRESS OF TYPE FIELD
      (1)      000105 MICPC=MICPC+1
      (1)      001 .IF IDN IMM IMM
      (1)      010151 <MOVE!LDMAR!IMM!<T&377>>
      (1)
      (1)      .IFF
      (1)      <MOVE!LDMAR!IMM!<T>>
      (1)

```

M06

```

(1)      000          .ENDC

(1) 603 012202      MEMINC IMM,6          ;WRITE START TYPE TO MEMORY
(1)          000106    MICPC=MICPC+1
(1) 012202 016406    <MOVE!WRMEM!INCMAR!IMM!<6>>

(1) 604 012204      MEM IMM,300        ;WRITE SELECT AND FINAL TO MEMORY
(1)          000107    MICPC=MICPC+1
(1) 012204 002700    <MOVE!WRMEM!IMM!<300>>

(1) 605 012206      SP BR,DECA,SP1     ;TURN OFF INIT MODE
(1)          000110    MICPC=MICPC+1
(1) 012206 063161    <MOVE!SPX!BR!DECA!SP1>

(1) 606 012210      BS1: BRWRTE IMM,241   ;SET OK TO SEND,STARTMODE AND UNNUM PENDING
(1)          000111    MICPC=MICPC+1
(1) 012210 000641    <MOVE!WRTEBR!IMM!<241>>

(1) 607 012212      ALWAYS SA3
(1)          000112    MICPC=MICPC+1
(1) 012212 110737    <JUMP!ALCOND!<SA3-INIT&3000*4>!<SA3-INIT&777/2>>

(1) 608 012214      RESUME: SP IMM,SP4,4   ;SET UP SP4 FOR COUNTING NPRS
(1)          000113    MICPC=MICPC+1
(1) 012214 003004    <MOVE!SPX!IMM!SP4!4>

(1) 609 012216      SP BR,INCA,SP10    ;SET UNNUMB MESSAGE PENDING TO
(1)          000114    MICPC=MICPC+1
(1) 012216 063070    <MOVE!SPX!BR!INCA!SP10>

(1) 610 012220      LDMA IMM,BASE     ;TRICK TRANSMITTER CODE
(1)          000115    MICPC=MICPC+1
(1)          001
(1) 012220 010017    <MOVE!LDMAR!IMM!<BASE&377>>
(1)
(1)
(1)          000
(1)

(1) 612 012222      STATE FUDGE       ;SET TMTR STATE TO ENTER TABLE UPDATE
(1)          000116    MICPC=MICPC+1
(1) 012222 000743    <MOVE!WRTEBR!IMM!<FUDGE-INIT&777/2>>

(1) 613 012224      ALWAYS TBO        ;GO SET UP MXT BITS AND ADDRESS OF BASE FOR NPRS
(1)          000117    MICPC=MICPC+1
(1) 012224 110455    <JUMP!ALCOND!<TBO-INIT&3000*4>!<TBO-INIT&777/2>>

(1) 614 012226      BS2: LDMA IMM,IMG10
(1)          000120    MICPC=MICPC+1
(1)          001
(1) 012226 010154    <MOVE!LDMAR!IMM!<IMG10&377>>
(1)
(1)
(1)          000
(1)

(1) 615 012230      SP MEMX!INCMAR,AOR8,SP10  ;RESTORE BIT 1 OF SP10
(1)          000121    MICPC=MICPC+1

```

N06

```
(1) 012230 057310 <MOVE!SPX!MEMX!INCMAR!AORB!SP10>
(1)
616 012232 000122 SP MEMX!INCMAR,SELB,SP11 ;RESTORE SP11
(1) MICPC=MICPC+1
(1) 012232 057231 <MOVE!SPX!MEMX!INCMAR!SELB!SP11>
(1)
617 012234 000123 SP MEMX!INCMAR,SELB,SP12 ;RESTORE SP12
(1) MICPC=MICPC+1
(1) 012234 057232 <MOVE!SPX!MEMX!INCMAR!SELB!SP12>
(1)
618 012236 000124 SP MEMX!INCMAR,SELB,SP14 ;RESTORE SP14
(1) MICPC=MICPC+1
(1) 012236 057234 <MOVE!SPX!MEMX!INCMAR!SELB!SP14>
(1)
619 012240 000125 SP MEMX!INCMAR,SELB,SP16 ;RESTORE SP16
(1) MICPC=MICPC+1
(1) 012240 057236 <MOVE!SPX!MEMX!INCMAR!SELB!SP16>
(1)
620 012242 000126 SP MEMX,SELB,SP17 ;RESTORE SP17
(1) MICPC=MICPC+1
(1) 012242 043237 <MOVE!SPX!MEMX!SELB!SP17>
(1)
621 012244 000127 SP BR,DECA,SP10 ;TURN OFF UNNUM MESSAGE PENDING AND
(1) MICPC=MICPC+1
(1) 012244 063170 <MOVE!SPX!BR!DECA!SP10>
(1)
622 012246 000130 SP BR,DECA,SP1 ;ZERO THE BRG
(1) MICPC=MICPC+1 ;CLEAR INIT MODE
(1) 012246 063161 <MOVE!SPX!BR!DECA!SP1>
(1)
624 012250 000131 BRWRTE IMM 200 ;SET OK TO SEND
(1) MICPC=MICPC+1
(1) 012250 000600 <MOVE!WRTEBR!IMM!<200>>
(1)
625 012252 000132 ALWAYS SA3
(1) MICPC=MICPC+1
(1) 012252 110737 <JUMP!ALCOND!<SA3-INIT&3000*4>!<SA3-INIT&777/2>>
```

```

627
628 012254 .S8TTL NIDLE2---NO CSR ACTIVITY STATE
629 (1) 012254 000133 NIDLE2: BRWRTE BR, SELA!SP1 ;READ PORT STATUS WORD
(1) 012254 060601 MICPC=MICPC+1
(1)
(1) 012256 001 .IF NDF SLOW
630 012256 NIDLES BR4 NIDLES ;INTERRUPT PENDING?---BRANCH
(1) 012256 000134 MICPC=MICPC+1
(1) 012256 103141 <JUMP!BR4CON!<NIDLES-INIT&3000*4>!<NIDLES-INIT&777/2>>
(1)
631 000 .ENDC
632 001 .IF DF SLOW
633 000 BR4 OUTINT
634 .ENDC
635 012260 SPBR IBUS, INCON, SPO ;READ INPUT CONTROL CSR
(1) 012260 000135 MICPC=MICPC+1
(1) 012260 123400 <MOVE!SPBRX!IBUS!INCON!SPO>
(1)
636 012262 BRSHTF ;SHIFT IT RIGHT
(1) 012262 000136 MICPC=MICPC+1
(1) 012262 001620 <MOVE!SHFTBR!WRTEBR!SELB>
(1)
637 012264 BR4 INWAT1 ;IF RQI SET -- BRANCH
(1) 012264 000137 MICPC=MICPC+1
(1) 012264 103146 <JUMP!BR4CON!<INWAT1-INIT&3000*4>!<INWAT1-INIT&777/2>>
(1)
638 ;TO RE-READ THE IN CNTRL REGISTER TO AVOID
639 ;A RACE IN MICRO-P READ/UNIBUS WRITE
640 012266 001 .IF NDF SLOW
641 (1) 012266 000140 ALWAYS IDLE
(1) 012266 100451 MICPC=MICPC+1
(1) <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)
642 012270 000 .ENDC
643 012270 001 NIDLES:
644 10$: .IF DF SLOW
645 SPBR IBUS, MODEM, SPO :READ MODEM CONTROL CSR
646 BRWRTE BR, AA!SPO :SHIFT IT LEFT
647 BR4 SETDSR :IF DSR SET, CLEAR FLAG
648 BRWRTE BR, SELA!SP10 :READ LINE STATUS WORD
649 BRSHTF
650 BR4 IDLE :START MODE
651 BRWRTE BR, AA!SP1 :READ PORT STATUS WORD
652 BR1 IDLE :INIT MODE
653 BR7 IDLE :DISCONNECT ERROR ALREADY SENT
654 SPBR IBUS, MAIN, SPO :READ THE MAINT REGISTER
655 BRWRTE BR, ADD!SPO :SHIFT LEFT
656 BR4 IDLE :LU LOOP -- EXIT
657 BRWRTE IMM, 100 :WRITE DISCONNECT ERROR
658 SP BR, AORB, SP1 :FLAG ERROR RECORDED
659 ALWAYS ERRXX :MAKE A CONTROL OUT
660 SETDSR: BRWRTE IMM, 277 :CLEAR DISCONNECT ERROR FLAG
661 ALWAYS CLRIDL
662 .ENDC
663 000 .IF NDF SLOW
664 001 NIDLES: PSTATE OUTINT :SET STATE FOR INTERRUPT PROCESSING

```

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-14
NIDLE2---NO CSR ACTIVITY STATE

PAGE: 008C

(1) 012270 MEM IMM,<<OUTINT-INIT&777/2>>
(2) 000141 MICPC=MICPC+1
(2) 012270 002614 <MOVE!WRMEM!IMM!<<OUTINT-INIT&777/2>>>
(2) 012272 ALWAYS IDLE
(1) 000142 MICPC=MICPC+1
(1) 012272 100451 <JUMP!ALCOND:<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1) 668 000 .ENDC

D07

668			SBTTL INWAIT---WAIT FOR RQI TO CLEAR
669	012274	000143	INWAIT: SPBR IBUS,INCON,SPO ;READ INPUT CONTROL CSR
(1)	012274	123400	MICPC=MICPC+1
(1)			<MOVE!SPBRX!IBUS!INCON!SPO>
670	012276	000144	BRWRTE BR,AA!SPO ;SHIFT IT LEFT
(1)	012276	060520	MICPC=MICPC+1
(1)			<MOVE!WRTEBR!BR!AA!SPO>
671	012300	000145	BR7 NIDLE3 ;INTERRUPT ENABLE HAS BEEN SET
(1)	012300	103550	MICPC=MICPC+1
(1)			<JUMP!BR7CON!<NIDLE3-INIT&3000*4>!<NIDLE3-INIT&777/2>>
672			
673	012302	000146	INWAT1: SPBR IBUS,INCON,SPO ;READ THE INPUT CONTROL CSR
(1)	012302	123400	MICPC=MICPC+1
(1)			<MOVE!SPBRX!IBUS!INCON!SPO>
674	012304	000147	BR7 INWAT2 ;READY IN STILL SET
(1)	012304	103557	MICPC=MICPC+1
(1)			<JUMP!BR7CON!<INWAT2-INIT&3000*4>!<INWAT2-INIT&777/2>>
675	012306		NIDLE3: PSTATE INWAT1 ;UPDATE STATE TO INPUT
(1)	012306	000150	MEM IMM,<<INWAT1-INIT&777/2>>
(2)	012306	002546	MICPC=MICPC+1
(2)			<MOVE!WRMEM!IMM!<<INWAT1-INIT&777/2>>>
676	012310	000151	BRWRTE BR,AA!SPO ;SHIFT CSR LEFT
(1)	012310	060520	MICPC=MICPC+1
(1)			<MOVE!WRTEBR!BR!AA!SPO>
677	012312	000152	BR7 ININT
(1)	012312	117460	MICPC=MICPC+1
(1)			<JUMP!BR7CON!<ININT-INIT&3000*4>!<ININT-INIT&777/2>>
678	012314		PSTATE INWAIT ;UPDATE STATE POINTER TO NO INTERRUPT GENERATED
(1)	012314	000153	MEM IMM,<<INWAIT-INIT&777/2>>
(2)	012314	002543	MICPC=MICPC+1
(2)			<MOVE!WRMEM!IMM!<<INWAIT-INIT&777/2>>>
679	012316	000154	NIDLE4: BRWRTE IMM,200
(1)	012316	000600	MICPC=MICPC+1
(1)			<MOVE!WRTEBR!IMM!<200>>
680	012320	000155	OUT BR,AORB!OINCON ;SET THE RDY!
(1)	012320	061300	MICPC=MICPC+1
(1)			<MOVE!WROUTX!BR!AORB!OINCON>>
681	012322	000156	ALWAYS IDLE
(1)	012322	100451	MICPC=MICPC+1
(1)			<JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
682			
683	012324	000157	INWAT2: BRSHFT ;SHIFT THE BR RIGHT
(1)	012324	001E20	MICPC=MICPC+1
(1)			<MOVE!SHFTBR!WRTEBR!SELB>

E07

```

(1)
684      001          .IF DF SLOW
685          BR4 NIDLE6 ;RQI SET--- GO AWAY
686      000          .ENDC
687      001          .IF NDF SLOW
688 012326 000160    BR4 IDLE
(1) 012326 103051    MICPC=MICPC+1
(1)          <JUMP!BR4CON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)
689 012330          PSTATE INSRV ;SET NEXT STATE TO INPUT SERVICE
(1) 012330          MEM IMM,<<INSRV-INIT&777/2>>
(2) 012330 000161    MICPC=MICPC+1
(2) 012330 002563    <MOVE!WRMEM!IMM!<<INSRV-INIT&777/2>>>
(2)
690 012332          ALWAYS IDLE
(1) 012332 000162    MICPC=MICPC+1
(1) 012332 100451    <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)
691 012334 000          .ENDC
692 012334 000163    SPBR IBUS,INCON,SPO ;READ THE INPUT CONTROL CSR
(1) 012334 123400    MICPC=MICPC+1
(1)          <MOVE!SPBRX!IBUS!INCON!SPO>
(1)
693 012336 000164    BR1 30$          ;--SENSE OR BASE
(1) 012336 102600    MICPC=MICPC+1
(1)          <JUMP!BR1CON!<30$-INIT&3000*4>!<30$-INIT&777/2>>
(1)
694 012340 000165    BRO 10$          ;CNTL I
(1) 012340 102172    MICPC=MICPC+1
(1)          <JUMP!BROCON!<10$-INIT&3000*4>!<10$-INIT&777/2>>
(1)
695 012342 000166    BRSHTF          ;MUST BE BA/CC-SHIFT FOR IN OR OUT
(1) 012342 001620    MICPC=MICPC+1
(1)          <MOVE!SHFTBR!WRTEBR!SELB>
(1)
696 012344 000167    BR1 15$          MICPC=MICPC+1
(1) 012344 102574    <JUMP!BR1CON!<15$-INIT&3000*4>!<15$-INIT&777/2>>
(1)
697 012346          PSTATE TBASRV ;TRANSMITTER
(1) 012346          MEM IMM,<<TBASRV-INIT&777/2>>
(2) 012346 000170    MICPC=MICPC+1
(2) 012346 002700    <MOVE!WRMEM!IMM!<<TBASRV-INIT&777/2>>>
(2)
698 012350 000171    ALWAYS 20$        MICPC=MICPC+1
(1) 012350 100575    <JUMP!ALCOND!<20$-INIT&3000*4>!<20$-INIT&777/2>>
(1)
699 012352          10$: PSTATE CTLSRV
(1) 012352          MEM IMM,<<CTLSRV-INIT&777/2>>
(2) 012352 000172    MICPC=MICPC+1
(2) 012352 002657    <MOVE!WRMEM!IMM!<<CTLSRV-INIT&777/2>>>
(2)
700 012354 000173    ALWAYS 20$        MICPC=MICPC+1
(1) 012354 100575    <JUMP!ALCOND!<20$-INIT&3000*4>!<20$-INIT&777/2>>

```

F07

```

(1) 701 012356      15$: PSTATE RBASRV
(1) 012356          MEM IMM, <<RBASRV-INIT&777/2>>
(2) 012356          MICPC=MICPC+1
(2) 012356          <MOVE!WRMEM!IMM!<<RBASRV-INIT&777/2>>>

702 012360      20$: BRWRTE BR SELA!SP1           ; INIT MODE
(1) 012360          MICPC=MICPC+1
(1) 012360          <MOVE!WRTEBR!BR!<SELA!SP1>>

703 012362      BRO PROCER                 ; IF INIT MODE--ERROR
(1) 012362          MICPC=MICPC+1
(1) 012362          <JUMP!BROCON!<PROCER-INIT&3000*4>!<PROCER-INIT&777/2>>

704 012364      ALWAYS IDLE
(1) 012364          MICPC=MICPC+1
(1) 012364          <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>

705 012366      30$: BRO INSRV1                ; IF BASE---PROCESS
(1) 012366          MICPC=MICPC+1
(1) 012366          <JUMP!BROCON!<INSRV1-INIT&3000*4>!<INSRV1-INIT&777/2>>

706 012370      PROCER: PSTATE NIDLE2            ; RESET PORT STATUS
(1) 012370          MEM IMM, <<NIDLE2-INIT&777/2>>
(2) 012370          MICPC=MICPC+1
(2) 012370          <MOVE!WRMEM!IMM!<<NIDLE2-INIT&777/2>>>

707 012372      BRWRTE IMM, 100               ; CLEAR INPUT CONTROL CSR
(1) 012372          MICPC=MICPC+1
(1) 012372          <MOVE!WRTEBR!IMM!<100>>

708 012374      OUT BR AANDB!OINCON          ;;
(1) 012374          MICPC=MICPC+1
(1) 012374          <MOVE!WROUTX!BR!<AANDB!OINCON>>

709 012376      LDMA IMM, <<RTHRS+3>>       ; ADDRESS ERROR LINK
(1) 012376          MICPC=MICPC+1
(1) 012376          .IF IDN IMM IMM
(1) 012376          <MOVE!LDMAR!IMM!<<RTHRS+3>>,<<S377>>>
(1) 012376          .IFF
(1) 012376          <MOVE!LDMAR!IMM!<<RTHRS+3>>>
(1) 012376          .ENDC

710 012400      MEMINC IMM, 2
(1) 012400          MICPC=MICPC+1
(1) 012400          <MOVE!WRMEM!INCMAR!IMM!<2>>

711 012402      MEM IMM, 0
(1) 012402          MICPC=MICPC+1
(1) 012402          <MOVE!WRMEM!IMM!<0>>

712 012404      OUTPUT MEMX, SELB!OMODEM        ; CLEAR DATA TERMINAL READY
(1) 012404          MICPC=MICPC+1
(1) 012404          <MOVE!WROUT!MEMX!<SELB!OMODEM>>

713 012406      ALWAYS PCEXX                  ; POST THE ERROR - FATAL

```

DMCII DDCMP PROTOCOL IMPLEMENTATION
DDCHQH.MAC 06-DEC-76 11:34

MACYII 27(1006) 14-DEC-76 16:44 PAGE 6-18
INWAIT---WAIT FOR RQI TO CLEAR

PAGE: 0084

G07

(1) 000210
(1) 012406 114524

714 012410 000211
(1) 012410 060601

715 012412 000212
(1) 012412 102072

716 012414 000213
(1) 012414 100601

MICPC=MICPC+1
<JUMP!ALCOND!<RCEXX-INIT\$3000*4>!<RCEXX-INIT&777/2>>

INSRV1: BRWRTE BR SELA!SP1 ;INIT MODE?
MICPC=MICPC+1
<MOVE!WRTEBR!BR!<SELA!SP1>>

BRO BASSRV
MICPC=MICPC+1
<JUMP!BROCON!<BASSRV-INIT&3000*4>!<BASSRV-INIT&777/2>>

ALWAYS PROCER ;NO - PROCEDURE ERROR
MICPC=MICPC+1
<JUMP!ALCOND!<PROCER-INIT\$3000*4>!<PROCER-INIT&777/2>>

```

718          .SBTTL OUTINT---SET UP OUTPUT INTERRUPT [RDY0]
719 012416    OUTINT:
720          001      .IF NDF $LOW
721 012416      PSTATE PINT2
722          000      MEM IMM,<<PINT2-INIT&777/2>>
723          001      MICPC=MICPC+1
724          000      <MOVE!WRMEM!IMM!<<PINT2-INIT&777/2>>>
725          000      .ENDC
726          000      .IF DF $LOW
727 012420      PSTATE OUTWAIT      ;PORT STATUS TO WAITING FOR OUT
728          000      .ENDC
729          000      ;COMPLETION
730          000      LDMA IMM,NXTINT      ;ADDRESS OF NEXT INTERRUPT POINTER
731          000      MICPC=MICPC+1
732          000      .IF IDN IMM, IMM
733          000      <MOVE!LDMAR!IMM!<NXTINT&377>>
734          000      .IFF
735          000      <MOVE!LDMAR!IMM!<NXTINT>>
736          000      .ENDC
737          000      LDMA MEMX,SELB      ;NEXT INTERRUPT
738          000      MICPC=MICPC+1
739          000      .IF IDN MEMX, IMM
740          000      <MOVE!LDMAR!IMM!<SELB&377>>
741          000      .IFF
742          000      <MOVE!LDMAR!MEMX!<SELB>>
743          000      .ENDC
744          000      SP IBUS,OCON,SPO      ;READ THE OUTPUT CONTROL CSR
745          000      MICPC=MICPC+1
746          000      <MOVE!SPX!IBUS!OCON!SPO>>
747          000      OUT <MEMX!INCMAR>,<AORB!OOCON>      ;WRITE THE OUT CONTROL CSR
748          000      MICPC=MICPC+1
749          000      <MOVE!WROUTX!MEMX!INCMAR!<AORB!OOCON>>
750          000      LDMA MEMX,SELB      ;ADDRESS LINK
751          000      MICPC=MICPC+1
752          000      .IF IDN MEMX, IMM
753          000      <MOVE!LDMAR!IMM!<SELB&377>>
754          000      .IFF
755          000      <MOVE!LDMAR!MEMX!<SELB>>
756          000      .ENDC
757          000      BRWRTE <BR!INCMAR>,<AA!SPO>      ;KICK PAST LINK STATUS BYTE
758          000      MICPC=MICPC+1
759          000      <MOVE!WRTEBR!BR!INCMAR!<AA!SPO>>
760          000      OUT <MEMX!INCMAR>,<SELB!OPORT1>      ;SHIFT CSRO IMAGE LEFT
761          000      ***DO NOT CHANGE BR UNTIL BR7***  

762          000      MICPC=MICPC+1
763          000      <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPORT1>>
764          000      OUT <MEMX!INCMAR>,<SELB!OPORT2>      ;WRITE LOW BYTE OF BA TO CSR
765          000      MICPC=MICPC+1
766          000      <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPORT2>>
767          000      OUT <MEMX!INCMAR>,<SELB!OPORT3>      ;WRITE HIGH BYTE OF BA TO CSR
768          000      MICPC=MICPC+1
769          000      <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPORT3>>

```

```

(1) 012436 000224          MICPC=MICPC+1
(1) 012436 055225          <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPORT2>>
(1) 012440 000225          OUT    <MEMX!INCMAR>, <SELB!OPCRT4> ;WRITE HIGH BYTE OF COUNT TO CSR
(1) 012440 055227          MICPC=MICPC+1
(1) 012440 000226          <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPORT4>>
(1) 012442 000225          OUT    <MEMX!INCMAR>, <SELB!OPORT3> ;WRITE THE LOW BYTE OF COUNT
(1) 012442 055226          MICPC=MICPC+1
(1) 012442 000226          <MOVE!WROUTX!MEMX!INCMAR!<SELB!OPCRT3>>
(1) 012444 000227          BR7    PE1           ;***HERE IS BR7*** ;INTERPJPT ENABLE IS SET
(1) 012444 10375?          MICPC=MICPC+1
(1) 012444 10375?          <JUMP!BR7CON!<PE1-INIT$3000*4>!<PE1-INIT$777/2>>
(1) 012446 001              ;GENERATE AN INTERRUPT
(1) 012446 000230          .IF NDF $LOW
(1) 012446 100451          ALWAYS IDLE
(1) 012446 000231          MICPC=MICPC+1
(1) 012446 002652          <JUMP!ALCOND!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
(1) 012450 000231          PINT2: PSTATE OUTWAIT
(1) 012450 000231          MEM   IMM, <<OUTWAIT-INIT$777/2>>
(2) 012450 002652          MICPC=MICPC+1
(2) 012450 002652          <MOVE!WRMEM!IMM!<<OUTWAIT-INIT$777/2>>>
(2) 012452 000               ENDC
(2) 012452 001               .IF DF $LOW
(2) 012452 000               PINT2: ENDC
(2) 012452 000               LDMA  IMM, NXTINT ;ADDRESS NEXT INTERRUPT QUEUE
(1) 012452 000232          MICPC=MICPC+1
(1) 012452 001               .IF IDN IMM IMM
(1) 012452 010240          <MOVE!LDMAR!IMM!<NXTINT$377>>
(1) 012452 000               .IFF
(1) 012452 000               <MOVE!LDMAR!IMM!<NXTINT>>
(1) 012454 000233          .ENDC
(1) 012454 043220          SP    MEMX, SELB, SPO ;COPY ADDRESS FOR NEXT INT TO SPO
(1) 012454 043220          MICPC=MICPC+1
(1) 012454 043220          <MOVE!SPX!MEMX!SELB!SPO>
(1) 012456 000234          MEM   IMM, INTSTK ;ASSUME WRAP AROUND CASE
(1) 012456 002642          MICPC=MICPC+1
(1) 012456 002642          <MOVE!WRMEM!IMM!<INTSTK>>
(1) 012460 000235          BRWRTE IMM, <<MMEND-2>> ;ADDRESS OF LAST INT IN STACK
(1) 012460 000776          MICPC=MICPC+1
(1) 012460 000776          <MOVE!WRTEBR!IMM!<<MMEND-2>>>
(1) 012462 000236          CMP    BR, SPO ;SHOULD WE WRAP
(1) 012462 060360          MICPC=MICPC+1
(1) 012462 060360          <SUBTC!BR!SPO>
(1) 012464 000236          Z      SS           ;YES--BRANCH

```

J07

(1)	012464	000237	MICPC=MICPC+1 <JUMP!ZCOND!<5\$-INIT&3000*4>!<5\$-INIT&777/2>>
(1)	012466	101642	BRWRTE IMM,2 ;OFFSET FOR NEXT POINTER
(1)	012466	000240	MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<2>>
(1)	012470	000241	MEM BR,ADD!SPO ;UPDATE POINTER
(1)	012470	062400	MICPC=MICPC+1 <MOVE!WRMEM!BR!<ADD!SPO>>
(1)	012472	000242	SP MEMX,SELB,SPO ;COPY POINTER TO SPO
(1)	012472	043220	MICPC=MICPC+1 <MOVE!SPX!MEMX!SELB!SPO>
(1)	012474	000243	LDMA IMM,NXTSP ;PICK UP START OF IN QUEUE
(1)		001	MICPC=MICPC+1 .IF IDN IMM,IMM
(1)	012474	010241	<MOVE!LDMAR!IMM!<NXTSP&377>>
(1)			.IFF
(1)			<MOVE!LDMAR!IMM!<NXTSP>>
(1)		000	.ENDC
(1)	012476	000244	CMP MEMX,SPO ;COMPARE TO END
(1)	012476	040360	MICPC=MICPC+1 <SUBTC!MEMX!SPO>
(1)	012500	000245	Z 10\$;IF EQUAL--CLEAR INT PENDING
(1)	012500	101647	MICPC=MICPC+1 <JUMP!ZCOND!<10\$-INIT&3000*4>!<10\$-INIT&777/2>>
(1)	012502	000246	ALWAYS IDLE
(1)	012502	100451	MICPC=MICPC+1 <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)	012504	000247	10\$: BRWRTE IMM,357 ;MASK TO CLEAR INT PENDING
(1)	012504	000757	MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<357>>
(1)	012506	000250	CLRIDL: SP BR,AANDB,SP1
(1)	012506	063261	MICPC=MICPC+1 <MOVE!SPX!BR!AANDB!SP1>
(1)	012510	000251	ALWAYS IDLE
(1)	012510	100451	MICPC=MICPC+1 <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>

K07

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCMGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-22
OUTWAI--WAIT FOR RDYO TO GO AWAY

PAGE: 0088

766
767 012512 000252
(1) 012512 123440
(1)
768 001
769 000
770 001
771 012514 000253
(1) 012514 103451
(1)
772 012516 000254
(1) 012516 000500
(1)
773 000
774 012520 000255
(1) 012520 061262
(1)
775 012522 000256
(1) 012522 100671
(1)

OUTWAI: .SBTTL OUTWAI--WAIT FOR RDYO TO GO AWAY
OUTWAI: SPBR IBUS!OCON!SPO ;READ OUTPUT CONTROL CSR
MICPC=MICPC+1
<MOVE!SPBXR!IBUS!OCON!SPO>

.IF DF SLOW
BR7 NIDLE6 ;RDYO SET --GET OUT
.ENDC
.IF NDF SLOW
BR7 IDLE
MICPC=MICPC+1
<JUMP!BR7CON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>

.ENDC
BRWRTE IMM,100 :CLEAR CONTROL BITS
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<100>>

OUT BR!OOCON!AANDB
MICPC=MICPC+1
<MOVE!WROUTX!BR!<OOCON!AANDB>>

ALWAYS INS13
MICPC=MICPC+1
<JUMP!ALCOND!<INS13-INIT&3000*4>!<INS13-INIT&777/2>>

```

778
779 012524 .SBTTL CTL_SRV--CNTL I SERVICE
(1) 012524 000257 CTL_SRV: SPBR IBUS,PORT4,SPO ; TO SPO
(1) 012524 123560 MICPC=MICPC+1
(1)
(1) 012526 BRSHFT
(1) 012526 000260 MICPC=MICPC+1
(1) 012526 001620 <MOVE!SPBXR!IBUS!PORT4!SPO>
(1)
781 012530 BRI HDSEL ; IF SET IS HALF DUPLEX
(1) 012530 000261 MICPC=MICPC+1
(1) 012530 102754 <JUMP!BRICON!<HDSEL-INIT&3000*4>!<HDSEL-INIT&777/2>>
(1)
782 012532 OUTPUT IMM,<100!OMODEM> ; MASK DTR, TURN OFF HDX
(1) 012532 000262 MICPC=MICPC+1
(1) 012532 002113 <MOVE!WRROUT!IMM!<100!OMODEM>>
(1)
783 012534 INS11: BRWRTE DP,<SELA!SPO> ; RESTORE THE CNTL WORD
(1) 012534 000263 MICPC=MICPC+1
(1) 012534 060600 <MOVE!WRTEBR!DP!<SELA!SPO>>
(1)
784 012536 BRO CBOOT ; IF SET IS BOOT
(1) 012536 000264 MICPC=MICPC+1
(1) 012536 102273 <JUMP!BROCON!<CBOOT-INIT&3000*4>!<CBOOT-INIT&777/2>>
(1)
785 012540 INS12: SP IBUS,INCON,SPO ; READ THE INPUT CONTROL CSR
(1) 012540 000265 MICPC=MICPC+1
(1) 012540 123000 <MOVE!SPX!IBUS!INCON!SPO>
(1)
786 012542 BRWRTE IMM,100 ; ZERO THE BR REGISTER EXCEPT INT ENABLE
(1) 012542 000266 MICPC=MICPC+1
(1) 012542 000500 <MOVE!WRTEBR!IMM!<100>>
(1)
787 012544 OUT BR,<AANDB!OINCON> ; CLEAR IN CONTROL CSR
(1) 012544 000267 MICPC=MICPC+1
(1) 012544 061260 <MOVE!WROUTX!BR!<AANDB!OINCON>>
(1)
788 012546 LDMA IMM,PRTST ; ADDRESS PORT STATE
(1) 012546 000270 MICPC=MICPC+1
(1) 012546 001 <MOVE!LDMAR!IMM!<PRTST&377>>
(1) 012546 010211 .IFF
(1) <MOVE!LDMAR!IMM!<PRTST>>
(1) 000 .ENDC
(1)
789 012550 INS13: PSTATE NIDLE2
(1) 012550 MEM IMM,<<NIDLE2-INIT&777/2>>
(2) 012550 000271 MICPC=MICPC+1
(2) 012550 002533 <MOVE!WRMEM!IMM!<<NIDLE2-INIT&777/2>>>
(2)
790 012552 ALWAYS IDLE
(1) 012552 000272 MICPC=MICPC+1
(1) 012552 100451 <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)
791 012554 CBOOT: BRWRTE IMM,200 ; MASK FOR BOOT MODE

```

M07

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-24
CTL_SRV--CNTL I SERVICE

PAGE: 0090

(1)	000273	
(1)	012554 000600	MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<200>>
(1)		
793	012556 000274	SP BR AORB,SP1 ; IN PORT STATUS WORD MICPC=MICPC+1 <MOVE!SPX!BR!AORB!SP1>
(1)	012556 063301	
(1)		
794	012560 000275	BRWRTE IMM,204 ; MASK FOR OK TO SEND AND LINE IDLE MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<204>>
(1)	012560 000604	
(1)		
795	012562 000276	SP BR SELB,SP10 ; IN LINE STATUS MICPC=MICPC+1 <MOVE!SPX!BR!SELB!SP10>
(1)	012562 063230	
(1)		
796	012564 000277	ALWAYS INS12 MICPC=MICPC+1 <JUMP!ALCOND!<INS12-INIT&3000*4>!<INS12-INIT&777/2>>
(1)	012564 100665	
(1)		

```

798          .SBTTL TBASRV--TRANSMITTER BUFFER ADDRESS SERVICE
799          TBASRV: LDMA IMM, ETC ;GET POINTER TO END OF TMT CHAIN
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM IMM
(1)          <MOVE!LDMAR!IMM!<ETC&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<ETC>>
(1)          .ENDC

800          LDMA MEMX, <SELB!SPX!SPO> ;FIND THE LINK
800          (1) 000301
(1)          001
(1)          012570 010070
(1)
(1)          000
(1)
(1)          012570 053220
(1)          000
(1)
(1)          012572 000302 ;BUFFER ASSIGNED IN IN LINK FLAGS
(1)          012572 016401
(1)
(1)          <MOVE!WRMEM!INCMAR!IMM!<1>>
(1)
(1)          012574 000303 ;POINT PAST NUMBER FIELD
(1)          012574 014543
(1)
(1)          012576 000304 ;SET BR FOR ADDITION TO SPO
(1)          012576 136500
(1)
(1)          012600 000305
(1)          012600 136520
(1)
(1)          012602 000306
(1)          012602 136560
(1)
(1)          012604 000307
(1)          012604 136540
(1)
(1)          012606 000310 ;ASSUME QUEUE WRAP AROUND
(1)          001
(1)          012606 010070
(1)
(1)          000
(1)
(1)          012610 000311 ;END OF CHAIN?
(1)          002471
(1)
(1)          012612 000312
(1)          CMP BR SPO
(1)          MICPC=MICPC+1

```

808

(1) 012612 060360 <SUBTC!BR!SPO>
(1)
811 012614 000313 Z 10\$: IF YES--BRANCH
MICPC=MICPC+1
<JUMP!ZCOND!<10\$-INIT&3000*4>!<10\$-INIT&777/2>>
(1)
812 012616 000314 BRWRTE IMM,6 ;QUEUE ENTRY LENGTH
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<6>>
(1)
813 012620 000315 MEM BR,ADD!SPO ;UPDATE THE END POINTER IN MEMORY
MICPC=MICPC+1
<MOVE!WRMEM!BR!<ADD!SPO>>
(1)
814 012622 000316 10\$: BRWRTE IMM,2 ;NUMBERED MSG PENDING MASK
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<2>>
(1)
815 012624 000317 SP BR,AORB,SP10 ;UPDATE LINE STATUS
MICPC=MICPC+1
<MOVE!SPX!BR!AORB!SP10>
(1)
816 012626 000320 ALWAYS INS12
MICPC=MICPC+1
<JUMP!ALCOND!<INS12-INIT&3000*4>!<INS12-INIT&777/2>>
.1.

```

818
819 012630      000321
(1)          001
(1) 012630 010023
(1)
(1)          000
(1)
(1) 012632      000322
(1)          001
(1) 012632 053220
(1)          000
(1)
821 012634      000323
(1) 012634 016401
(1)
822 012636      000324
(1) 012636 136500
(1)
823 012640      000325
(1) 012640 136520
(1)
824 012642      000326
(1) 012642 136560
(1)
825 012644      000327
(1) 012644 136540
(1)
826
827 012646      000330
(1)          001
(1) 012646 010023
(1)
(1)          000
(1)
828 012650      000331
(1) 012650 002424
(1)
829 012652      000332
(1) 012652 000462
(1)
830 012654      000333
(1)

.SBTLL RBASRV--RECEIVE BUFFER ADDRESS SERVICE
RBASRV: LDMA IMM,ERC ;ADDRES END OF RECEIVE CHAIN
MICPC=MICPC+1
.IF IDN IMM IMM
<MOVE!LDMAR!IMM!<ERC&377>>
.IFF
<MOVE!LDMAR!IMM!<ERC>>
.ENDC

LDMA MEMX <SELB!SPX!SPO> ;GET THE POINTER TO LINK
MICPC=MICPC+1
.IF IDN MEMX IMM
<MOVE!LDMAR!IMM!<SELB!SPX!SPO&377>>
.IFF
<MOVE!LDMAR!MEMX!<SELB!SPX!SPO>>
.ENDC

MEMINC IMM,1
MICPC=MICPC+1
<MOVE!WRMEM!INCMAR!IMM!<1>>

MEMINC IBUS,PORT1
MI_PC=MICPC+1
<MOVE!WRMEM!INCMAR!IBUS!<PORT1>>

MEMINC IBUS,PORT2
MICPC=MICPC+1
<MOVE!WRMEM!INCMAR!IBUS!<PORT2>>

MEMINC IBUS,PORT4
MICPC=MICPC+1
<MOVE!WRMEM!INCMAR!IBUS!<PORT4>>

MEMINC IBUS,PORT3
MICPC=MICPC+1
<MOVE!WRMEM!INCMAR!IBUS!<PORT3>>

:::::NOTE INVERTED ORDER OF PORT 3 AND PORT4
LDMA IMM,ERC
MICPC=MICPC+1
.IF IDN IMM IMM
<MOVE!LDMAR!IMM!<ERC&377>>
.IFF
<MOVE!LDMAR!IMM!<ERC>>
.ENDC

MEM IMM,RCL1 ;ASSUME WRAP AROUND CASE
MICPC=MICPC+1
<MOVE!WRMEM!IMM!<RCL1>>

BRWRTE IMM,RCL7 ;GET ADDRESS OF END OF CAHIN AREA
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<RCL7>>

CMP BR,SPO ;CHECK FOR END
MICPC=MICPC+1

```

D08

(1) 012654 060360	<SUBTC!BR!SPO>	
(1) 831 012656	Z INS12 ;IF EQUAL BRANCH	
(1) 012656 000334	MICPC=MICPC+1	
(1) 012656 101665	<JUMP!ZCOND!<INS12-INIT&3000*4>!<INS12-INIT&777/2>>	
(1) 832 012660	BRWRTE IMM,5 :CALCULATE ADDRESS OF NEXT LINK	
(1) 012660 000335	MICPC=MICPC+1	
(1) 012660 000405	<MOVE!WRTEBR!IMM!<5>>	
(1) 833 012662	MEM BR,ADD!SPO ...	
(1) 012662 000336	MICPC=MICPC+1	
(1) 012662 062400	<MOVE!WRMEM!BR!<ADD!SPO>>	
(1) 834 012664	ALWAYS INS12 ;EXIT	
(1) 012664 000337	MICPC=MICPC+1	
(1) 012664 100665	<JUMP!ALCOND!<INS12-INIT&3000*4>!<INS12-INIT&777/2>>	
835 012666	RA1:	BRWRTE IMM,317 ;MASK TO CLEAR START MODE AND CLR ACTIVE
(1) 012666 000340	MICPC=MICPC+1	
(1) 012666 000717	<MOVE!WRTEBR!IMM!<317>>	
836 012670	SPBR BR,AANDB,SP10 ;CLEAR BIT IN LINE STATUS WORD	
(1) 012670 000341	MICPC=MICPC+1	
(1) 012670 063670	<MOVE!SPBRX!BR!AANDB!SP10>	
837 012672	RA3:	BRWRTE IMM,0 ;CLEAR BR
(1) 012672 000342	MICPC=MICPC+1	
(1) 012672 000400	<MOVE!WRTEBR!IMM!<0>>	
838 012674	SP BR,SELB,SP13 ;SET NUMB MESSAGE TYPE IN SP13	
(1) 012674 000343	MICPC=MICPC+1	
(1) 012674 063233	<MOVE!SPX!BR!SELB!SP13>	
839 012676	STATE RCVB ;CHANGE RECEIVE STATE POINTER TO STATE B	
(1) 012676 000344	MICPC=MICPC+1	
(1) 012676 000424	<MOVE!WRTEBR!IMM!<RCVB-INIT&777/2>>	
840 012700	ALWAYS REXIT ;	
(1) 012700 000345	MICPC=MICPC+1	
(1) 012700 100450	<JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>	
841	;	
842 012702 001	' IF NDF \$LOW	
(1) 012702 000346	BRWRTE BR,AA!SP10 ;READ LINE STATUS SHIFTING LEFT	
(1) 012702 060530	MICPC=MICPC+1	
(1)	<MOVE!WRTEBR!BR!<AA!SP10>>	
844 012704 000347	BR4 SS ;IF START RECD--CLEAR START MODE	
(1) 012704 103351	MICPC=MICPC+1	
(1)	<JUMP!BR4CON!<SS-INIT&3000*4>!<SS-INIT&777/2>>	
845 012706 000350	ALWAYS IDLE ;	
(1) 012706 100451	MICPC=MICPC+1	
(1)	<JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE INIT&777/2>>	
846 012710	SS:	BRWRTE IMM,327 ;CLEAR START MODE

EO8

DMCII DDMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-29
RBASRV--RECEIVE BUFFER ADDRESS SERVICE

PAGE: 0095

(1) 000351
(1) 012710 000727 MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<32?>>

947 012712 SP BR,AANDB,SP10 ;IN LINE STATUS
(1) 012712 000352 MICPC=MICPC+1
<MOVE!SPX!BR!AANDB!SP10>

948 012714 ALWAYS RD5
(1) 012714 000353 MICPC=MICPC+1
<JUMP!ALCOND!<RD5-INIT\$3000*4>!<RD5-INIT&777/2>>

949 000 .ENDC

```

851 012716      HDSEL: BRWRTE IMM,100          ;HD MASK TO BR
(1) 012716 000354    MICPC=MICPC+1
(1) 012716 000500    <MOVE!WRTEBR!IMM!<100>>
(1)
852 012720      SP     BR,AORB,SP10          ;LPDATE PORT STATUS WORD
(1) 012720 000355    MICPC=MICPC+1
(1) 012720 063310    <MOVE!SPX!BR!AORB!SP10>
(1)
853 012722      ALWAYS INS11
(1) 012722 000356    MICPC=MICPC+1
(1) 012722 100663    <JUMP!ALCOND!<INS11-INIT$3000*4>!<INS11-INIT$777/2>>
(1)
854
855 012724      PE1:   BRWRTE IMM,300          ;MASK FOR INTERRUPT AND VECTOR THRCUGH X04
(1) 012724 000357    MICPC=MICPC+1
(1) 012724 000700    <MOVE!WRTEBR!IMM!<300>>
(1)
856 012726      SP     IBUS,UBBR,SPO          ;READ BR CONTROL REG
(1) 012726 000360    MICPC=MICPC+1
(1) 012726 123220    <MOVE!SPX!IBUS!UBBR!SPO>
(1)
857 012730      OUT    BR,<AORB!OBR>          ;INTERRUPT
(1) 012730 000361    MICPC=MICPC+1
(1) 012730 061311    <MOVE!WROUTX!BR!<AORB!OBR>>
(1)
858 001          .IF NDF $LOW
859 012732      ALWAYS IDLE
(1) 012732 000362    MICPC=MICPC+1
(1) 012732 100451    <JUMP!ALCOND!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
(1)
860 000          .ENDC
861 001          .IF DF $LOW
862 000          ALWAYS PINT2
863 000          .ENDC
864
865 012734      HALTED: MEMADR EM6
(1) 000363    MICPC=MICPC+1
(1) 001
(1) 012734 002722    <MOVE!WRMEM!<EM6-INIT$777/2>>
(1)
(1)          .IFF
(1)          <MOVE!WRMEM!!<EM6-INIT$777/2>>
(1)          .ENDC
(1)
966 000          .FALL INTO ACLOW
867 012736      ACLOW:  BRWRTE IMM,2          ;CAUSE AN AC LOW
(1) 000364    MICPC=MICPC+1
(1) 000402    <MOVE!WRTEBR!IMM!<2>>
(1)
868 012740      OUT    BR,<SELB!OBR>
(1) 000365    MICPC=MICPC+1
(1) 061231    <MOVE!WROUTX!BR!<SELB!OBR>>
(1)
869 012742      SS:    BRWRTE IBUS,UBBR          ;WAIT FOR IT TO COMPLETE
(1) 000366    MICPC=MICPC+1
(1) 120620    <MOVE!WRTEBR!IBUS!<UBBR>>
(1)
870 012744      BR1    SS

```

```

(1) 000367
(1) 012744 102766 MICPC=MICPC+1
(1) <JUMP!BR1CON!<5$-INIT&3000*4>!<5$-INIT&777/2>>

871 012746 000370 .ALWAY MEMX SELB,PAGE3
(1) 012746 154620 MICPC=MICPC+1
(1) <JUMP!ALCOND!MEMX!SELB!PAGE3>

972 012750 CKTIME: BRWRTE IBUS UBBR ;READ BR CONTROL REG
(1) 000371 MICPC=MICPC+1
(1) 012750 120620 <MOVE!WRTEBR!IBUS!<UBBR>>

873 012752 BR4 HALTED
(1) 000372 MICPC=MICPC+1
(1) 012752 103363 <JUMP!BR4CON!<HALTED-INIT&3000*4>!<HALTED-INIT&777/2>>

874 012754 ALWAYS EM1
(1) 000373 MICPC=MICPC+1
(1) 012754 114725 <JUMP!ALCOND!<EM1-INIT&3000*4>!<EM1-INIT&777/2>>

875
876 012756 :IBU1: BRWRTE IBUS NPR
(1) 000374 MICPC=MICPC+1
(1) 012756 120600 <MOVE!WRTEBR!IBUS!<NPR>>

877 012760 BRO IDLE
(1) 000375 MICPC=MICPC+1
(1) 012760 102051 <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>

878 012762 ALWAYS EC2
(1) 000376 MICPC=MICPC+1
(1) 012762 114752 <JUMP!ALCOND!<EC2-INIT&3000*4>!<EC2-INIT&777/2>>

879 012764 $ZERO
(1) 000377 MICPC=MICPC+1
(1) 012764 000000 000000
(1)

```

H08

```

882      012766          .=INIT+1000
883      000377          MICPC=377
884          .SBTTL RCVA--ROUTINE TO HANDLE FIRST DDMP CHARACTER
885          ;ENTERED FROM IDLE LOOP
886          ;DETERMINES IF MESSAGE TYPE IS NUMBERED,UNNUMBERED OR BOOT
887          ;SETS UP APPROPRIATE STATES FOR REST OF MESSAGE.
888 012766 000400          RCVA: SP    IBUS,RCVDAT,SPO      ;READ RECEIVE CHARACTER TO SPO
889      012766 023200          MICPC=MICPC+1
890      012770 000401          <MOVE!SPX!IBUS!RCVDAT!SPO>
891      012770 060601          BRWRTE BR,SELA!SP1      ;READ PORT STATUS WORD
892      012772 000402          MICPC=MICPC+1
893      012772 106012          <MOVE!WRTEBR!BR!<SELA!SP1>>
894      012774 000403          BRO    55                  ;IF INIT MODE---ONLY BOOT OK
895      012774 107412          MICPC=MICPC+1
896      012776 000404          <JUMP!BROCON!<55-INIT$3000*4>!<55-INIT$777/2>>
897      012776 000601          BR7    55                  ;IF BOOT MODE---ONLY BOOT OK
898      013000 000405          MICPC=MICPC+1
899      013000 060360          <JUMP!BR7CON!<55-INIT$3000*4>!<55-INIT$777/2>>
900      013002 000406          BRWRTE IMM,201      ;SOH TO BR
901      013002 101740          MICPC=MICPC+1
902      013004 000407          <MOVE!WRTEBR!IMM!<201>>
903      013004 000405          CMP    BR,SPO      ;COMPARE BR TO SPO
904      013006 000410          MICPC=MICPC+1
905      013006 060360          <SUBTC!BR!SPO>
906      013010 000411          Z     RAI                  ;IF EQUAL-IS NUMBERED MESSAGE
907      013010 105422          MICPC=MICPC+1
908      013012 000412          <JUMP!ZCOND!<RAI-INIT$3000*4>!<RAI-INIT$777/2>>
909      013012 000620          BRWRTE IMM,5      ;ENQ TO BR
910      013014 000413          MICPC=MICPC+1
911      013014 060360          <MOVE!WRTEBR!IMM!<5>>
912      013016 000414          CMP    BR,SPO      ;COMPARE ENQ TO SPO
913      013016 000414          Z     RA2                  ;IF EQUAL-IS UNNUMBERED MESSAGE
914          55:    BRWRTE IMM,220      ;DLE TO BR
915          55:    MICPC=MICPC+1
916          55:    <MOVE!WRTEBR!IMM!<220>>
917          55:    CMP    BR,SPO      ;COMPARE DLE TO SPO
918          55:    MICPC=MICPC+1
919          55:    <SUBTC!BR!SPO>
920          55:    Z     BOOT                 ;IF EQUAL IS BOOT
921          55:    MICPC=MICPC+1

```

```

(1) 013016 105756          <JUMP!ZCOND!<BOOT-INIT$3000*4>!<BOOT-INIT$777/2>>
(1)
901 013020          FLUSH: OUTPUT IMM,<200!ORCVCO> ;FLUSH INPUT SILO
(1) 013020 000415          MICPC=MICPC+1
(1) 013020 002212          <MOVE!WRROUT!IMM!<200!ORCVCO>>
(1)
902
903 013022          BWRTE IMM,357 ;(LOW ORDER BITS READ ONLY)
(1) 013022 000416          ;MASK TO CLEAR--CLEAR ACTIVE
(1) 013022 000757          MICPC=MICPC+1
(1)
904 013024          SP BR,AANDB,SP10 ;IN LINE STATUS WORD
(1) 013024 000417          MICPC=MICPC+1
(1) 013024 063270          <MOVE!SPX!BR!AANDB!SP10>
(1)
905
906 001          .IF DF $LOW
907 000          ALWAYS RM1 ;SET STATE TO RCVA AND RETURN TO IDLE
908 001          .ENDC
909 013026          RM1: STATE RCVA
(1) 013026 000420          MICPC=MICPC+1
(1) 013026 000400          <MOVE!WRTEBR!IMM!<RCVA-INIT$777/2>>
910 013030          ALWAYS REXIT
(1) 013030 000421          MICPC=MICPC+1
(1) 013030 100450          <JUMP!ALCOND!<REXIT-INIT$3000*4>!<REXIT-INIT$777/2>>
(1)
911 000          .ENDC
912 013032          RA2: STATE RCVI ;CHANGE RECEIVE STATE TO I
(1) 000422          MICPC=MICPC+1
(1) 013032 000665          <MOVE!WRTEBR!IMM!<RCVI-INIT$777/2>>
913 001          .IF NDF $LOW
914 013034          ALWAYS REXIT
(1) 000423          MICPC=MICPC+1
(1) 013034 100450          <JUMP!ALCOND!<REXIT-INIT$3000*4>!<REXIT-INIT$777/2>>
(1)
915 000          .ENDC
916 001          REXIT: .IF DF $LOW
917 001          SP BR,SELB,SP3
918 000          ALWAYS IDLE
(1)

```

```

921          .SBTTL RCVB--ROUTINE TO HANDLE FIRST CHARACTER OF COUNT FIELD
922          ;ENTERED FROM IDLE LOOP
923          ;STORES COUNT FIELD AND SETS UP RCVC AS NEXT STATE
924          ;
925 013036   RCVB:           SP      IBUS, RCVDAT, SP4      ;READ CHARACTER TO SP4
926 013036   MICPC=MICPC+1
927 (1) 013036   <MOVE!SPX!IBUS!RCVDAT!SP4>
928 (1)          000424
929 (1)          023204
930 (1)
931 (1)          000425
932 (1)          001
933 (1)          000426
934 (1)          001
935 (1)
936 (1)          000427
937 (1)          054620
938 (1)
939 (1)          000427
940 (1)          106041
941 (1)
942 (1)          000428
943 (1)          000429
944 (1)          000430
945 (1)          060601
946 (1)
947 (1)          000431
948 (1)          107437
949 (1)
950 (1)          000432
951 (1)          001
952 (1)          010151
953 (1)
954 (1)          000433
955 (1)          016402
956 (1)
957 (1)          000434
958 (1)          002710
959 (1)
960 (1)          000435
961 (1)          001
962 (1)          010012
963 (1)
964 (1)          000
965 (1)
966 (1)
967 (1)
968 (1)
969 (1)
970 (1)
971 (1)
972 (1)
973 (1)
974 (1)
975 (1)
976 (1)
977 (1)
978 (1)
979 (1)
980 (1)
981 (1)
982 (1)
983 (1)
984 (1)
985 (1)
986 (1)
987 (1)
988 (1)
989 (1)
990 (1)
991 (1)
992 (1)
993 (1)
994 (1)
995 (1)
996 (1)
997 (1)
998 (1)
999 (1)

```

RCVB: SP IBUS, RCVDAT, SP4 ;READ CHARACTER TO SP4
 MICPC=MICPC+1
 <MOVE!SPX!IBUS!RCVDAT!SP4>

LDMA BR, <SELA!SP14> ;LOAD MAR WITH ADDRESS OF CURRENT BA
 MICPC=MICPC+1
 .IF IDN BR, IMM
 <MOVE!LDMAR!IMM!<SELA!SP14&377>>
 .IFF
 <MOVE!LDMAR!BR!<SELA!SP14>>
 .ENDC

BRWRTE MEMX, INCMAR!SELB ;READ FLAGS BYTE
 MICPC=MICPC+1
 <MOVE!WRTEBR!MEMX!<INCMAR!SELB>>

BRO RB1 ;RECV BUFFER ASSIGNED---CONTINUE
 MICPC=MICPC+1
 <JUMP!BROCON!<RB1-INIT&3000*4>!<RB1-INIT&3777/2>>

BRWRTE BR, SELA!SP1 ;READ STATUS BYTE
 MICPC=MICPC+1
 <MOVE!WRTEBR!BR!<SELA!SP1>>

BR? RB3 ;MAINT MODE
 MICPC=MICPC+1
 <JUMP!BR7CON!<RB3-INIT&3000*4>!<RB3-INIT&3777/2>>

LDMA IMM, T ;ERROR--LOAD TYPE FIELD ADDRESS IN MAR
 MICPC=MICPC+1
 .IF IDN IMM, IMM
 <MOVE!LDMAR!IMM!<T&377>>
 .IFF
 <MOVE!LDMAR!IMM!<T>>
 .ENDC

MEMINC IMM, 2 ;LOAD NAK TYPE
 MICPC=MICPC+1
 <MOVE!WRMEM!INCMAR!IMM!<2>>

MEM IMM, 310 ;LOAD SUB-TYPE NO BUFFERS
 MICPC=MICPC+1
 <MOVE!WRMEM!IMM!<310>>

LDMA IMM, NTLS
 MICPC=MICPC+1
 .IF IDN IMM, IMM
 <MOVE!LDMAR!IMM!<NTLS&377>>
 .IFF
 <MOVE!LDMAR!IMM!<NTLS>>
 .ENDC

KOS

```

(1) 936 013062           ALWAYS RHS          ;BRANCH TO SEND NAK ROUTINE
(1) 013062 000436
(1) 013062 104552       MICPC=MICPC+1
(1) <JUMP!ALCOND!<RHS-INIT&3000*4>!<RHS-INIT&777/2>>
(1)
(1) 937 013064           RB3:    BRWRTE IMM,4      ;MASK FOR NO BUFFER AVAILABLE
(1) 013064 000437
(1) 013064 000404       MICPC=MICPC+1
(1) <MOVE!WRTEBR!IMM!<4>>
(1)
(1) 938 013066           SP     BR,AORB,SP1    ;SET THE FLAG
(1) 013066 000440
(1) 013066 063301       MICPC=MICPC+1
(1) <MOVE!SPX!BR!AORB!SP1>
(1)
(1) 939 013070           R81:    STATE RCVC
(1) 013070 000441       MICPC=MICPC+1
(1) <MOVE!WRTEBR!IMM!<RCVC-INIT&777/2>>
(1) 940 013072           R80:    SP     BR,SELB,SP3
(1) 013072 000442       MICPC=MICPC+1
(1) <MOVE!SPX!BR!SELB!SP3>
(1)
(1) 941 013074           OUTPUT <MEMX!INCMAR>,<SELB!OBA1> ;OUTPUT LOW ORDER BYTE OF ADDRESS
(1) 013074 000443       MICPC=MICPC+1
(1) <MOVE!WROUT!MEMX!INCMAR!<SELB!OBA1>>
(1)
(1) 942 013076           OUTPUT MEMX!INCMAR,<SELB!OBA2> ;OUTPUT HIGH BYTE OF ADDRESS
(1) 013076 000444       MICPC=MICPC+1
(1) <MOVE!WROUT!MEMX!INCMAR!<SELB!OBA2>>
(1)
(1) 943 013100           SP     IBUS,UBBR,SPO   ;READ THE BLS REQ REGISTER
(1) 013100 000445
(1) 013100 123220       MICPC=MICPC+1
(1) <MOVE!SPX!IBUS!UBBR!SPO>
(1)
(1) 944 013102           BRWRTE IMM,101    ;MASK OFF ALL BUT NXM AND VEC4 BITS
(1) 013102 000446       MICPC=MICPC+1
(1) <MOVE!WRTEBR!IMM!<101>>
(1)
(1) 945 013104           SP     BR,AANDB,SPO  ;AND SAVE IN SPO
(1) 013104 000447
(1) 013104 063260       MICPC=MICPC+1
(1) <MOVE!SPX!BR!AANDB!SPO>
(1)
(1) 946 013106           SP     IMM,300,SP5   ;MASK TO ISOLATE EX. MEM BITS
(1) 013106 000450
(1) 013106 003305       MICPC=MICPC+1
(1) <MOVE!SPX!IMM!300!SP5>
(1)
(1) 947
(1) 948
(1) 949 C13110           BRWRTE MEMX,AANDB!SP5 ;NOTE THIS REALLY WRITES A 305 BUT THE
(1) 013110 000451       MICPC=MICPC+1 :5 GETS SHIFTED OUT
(1) <MOVE!WRTEBR!MEMX!<AANDB!SP5>> :MASK ALL BUT EX. MEM BITS
(1)
(1) 950 013112           BRSHT
(1) 013112 000452       MICPC=MICPC+1 ;SHIFT THEM INTO THE CORRECT POSITION
(1) <MOVE!SHFTBR!WRTEBR!SELB>
(1)
(1) 951 013114           BRSHT
(1) 013114 000453       MICPC=MICPC+1

```

L08

(1) 013114 001620 <MOVE!SHFTBR!WRTEBR!SELB>
(1)
952 013116 BRSHT
(1) MICPC=MICPC+1
(1) 013116 000454 <MOVE!SHFTBR!WRTEBR!SELB>
(1)
953 013120 BRSHT
(1) MICPC=MICPC+1
(1) 013120 001620 <MOVE!SHFTBR!WRTEBR!SELB>
(1)
954 013122 OUT BR AORB!0BR ;WRITE EX MEM BITS OUT
(1) MICPC=MICPC+1
(1) 013122 061311 <MOVE!WROUTX!BR!<AORB!0BR>>
(1)
955 013124 ALWAYS IDLE
(1) MICPC=MICPC+1
(1) 013124 100451 <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)
956 013126 RB2: ALWAYS I2
(1) MICPC=MICPC+1
(1) 013126 000460 <JUMP!ALCOND!<I2-INIT&3000*4>!<I2-INIT&777/2>>
(1)

958 .SBTTL RCVC--ROUTINE TO HANDLE SECOND CHARACTER OF COUNT FIELD, SELECT AND FINA
 959 ;ENTERED FROM IDLE LOOP
 960 ;INTERPRETS SELECT AND FINAL
 961 ;CHECKS FOR COUNT TOO LARGE
 962 ;
 963 013130 001 RCVC:
 964 000 .IF DF \$LOW
 965 ALWAYS SELQSY ;"CALL" SELECT/QSYNC SUBROUTINE
 966 000 .ENDC
 967 001 .IF NDF \$LOW
 968 013130 SP IBUS,RCVDAT,SP5 ;GET CHARACTER
 (1) 000461 MICPC=MICPC+1
 (1) 013130 023205 <MOVE!SPX!IBUS!RCVDAT!SP5>
 (1)
 969 013132 BRWRTE IMM,200 ;SEPARATE SELECT BIT FROM COUNT
 (1) 000462 MICPC=MICPC+1
 (1) 013132 000600 <MOVE!WRTEBR!IMM!<200>>
 (1)
 970 013134 BRWRTE BR AANDB!SP5
 (1) 000463 MICPC=MICPC+1
 (1) 013134 060665 <MOVE!WRTEBR!BR!<AANDB!SP5>>
 (1)
 971 013136 SP BR AORB,SP10
 (1) 000464 MICPC=MICPC+1
 (1) 013136 063310 <MOVE!SPX!BR!AORB!SP10>
 (1)
 972 013140 LDMA IMM,BC :LOAD MAR TO BYTE COUNT
 (1) 000465 MICPC=MICPC+1
 (1) 002 .IF IDN IMM,IMM
 (1) 013140 010167 <MOVE!LDMAR!IMM!<BC&377>>
 (1)
 (1) .IFF
 (1) <MOVE!LDMAR!IMM!<BC>>
 (1) .ENDC
 (1)
 973 013142 MEMINC BR SELA!SP4 ;SAVE LOW BYTE
 (1) 000466 MICPC=MICPC+1
 (1) 076604 <MOVE!WRMEM!INCMAR!BR!<SELA!SP4>>
 (1)
 974 013144 MEMINC BR SELA!SP5 ;AND NOW HIGH BYTE
 (1) 000467 MICPC=MICPC+1
 (1) 076605 <MOVE!WRMEM!INCMAR!BR!<SELA!SP5>>
 (1)
 975 000 .ENDC
 976 013146 STATE RCVF ;SET NEXT STATE TO D
 (1) 000470 MICPC=MICPC+1
 (1) 000472 <MOVE!WRTEBR!IMM!<RCVF-INIT&777/2>>
 977 013150 ALWAYS REXIT
 (1) 000471 MICPC=MICPC+1
 (1) 013150 100450 <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
 (1)

```

979          .SBTTL RCVD--ROUTINE TO HANDLE RESPONSE FIELD FOR NUMBERED MESSAGES
980
981 013152    000472
982 013154    000513
983 013156    000473
984 013160    000474
985 013162    000475
986 013164    000476
987 013166    000477
988 013170    000500
989 013172    000501
990 013174    000502
991 013176    000503
992 013200    000504
993 013202    000505
              (1) 013202    001
              (1) 013200    010153
              (1)      .      000
              (1) 013202    000506
              (1) 013202    062600

          RCVD: STATE RCV
          MICPC=MICPC+1
          <MOVE!WRTEBR!IMM!<RCVE-INIT&777/2>>
          RD2: SP     BR SELB,SP3           ;SAVE THE STATE
          MICPC=MICPC+1
          <MOVE!SPX!BR!SELB!SP3>
          SPBR   IBUS RCVDAT,SPO        ; INPUT THE CHARACTER
          MICPC=MICPC+1
          <MOVE!SPBRX!IBUS!RCVDAT!SPO>
          BRWRTE BR SUB!SP17          ;COMPARE NEW R TO LAST R
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SUB!SP17>>
          BR7    10$                  ;IF NEW IS GREATER---PROCESS
          MICPC=MICPC+1
          <JUMP!BR7CON!<10$-INIT&3000*4>!<10$-INIT&777/2>>
          ALWAYS IDLE
          MICPC=MICPC+1
          <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
          10$: BRWRTE BR SELA!SP1       ;READ STATUS BYTE
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SELA!SP1>>
          BR7    IDLE                ;MAINT. MODE - GET OUT
          MICPC=MICPC+1
          <JUMP!BR7CON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
          BRWRTE BR SELA!SP10
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SELA!SP10>>
          BRSHT
          MICPC=MICPC+1
          <MOVE!SHFTBR!WRTEBR!SELB>
          BR4    IDLE
          MICPC=MICPC+1
          <JUMP!BR4CON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
          LDMA   IMM ISP17            ;ADDRESS LAST ACKED IMAGE
          MICPC=MICPC+1
          .IF IDN IMM IMM
          <MOVE!LDMAR!IMM!<ISP17&377>>
          .IFF
          <MOVE!LDMAR!IMM!<ISP17>>
          .ENDC
          MEM    BR SELA!SPO          ;COPY THE CHAR
          MICPC=MICPC+1
          <MOVE!WRMEM!BR!<SELA!SPO>>

```

B09

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-39
RCVD--ROUTINE TO HANDLE RESPONSE FIELD FOR NUMBERED MESSAGES

(1)
994 013204 RDS: BRWRTE IMM!LDMAR,REPST ;SET UP COUNT FOR TIMER
(1) 013204 000507 MICPC=MICPC+1
(1) 013204 010403 <MOVE!WRTEBR!IMM!LDMAR!<REPST>>
(1)
995 013206 MEM IMM,1 ;***DEPENDENT ON REPST = 2
996 013206 MICPC=MICPC+1 ;RESET REP THRESHOLD
(1) 013206 000510 <MOVE!WRMEM!IMM!<1>>
(1)
997 013210 SP BR,SELB,SP15 ;RESET THE COUNT
(1) 013210 000511 MICPC=MICPC+1
(1) 013210 063235 <MOVE!SPX!BR!SELB!SP15>
(1)
998 013212 ALWAYS IDLE
(1) 013212 000512 MICPC=MICPC+1
(1) 013212 100451 <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)

1000 .SP*1L RCVE--ROUTINE TO HANDLE N FIELD OF NUMBERED MESSAGE
 1001
 1002 013214 000513
 (1) 013214 060601
 (1)
 1003 013216 000514
 (1) 013216 107703
 (1)
 1004 013220 000515
 (1) 013220 020600
 (1)
 1005 013222 000516
 (1) 013222 060371
 (1)
 1006 013224 000517
 (1) 013224 105522
 (1)
 1007 013226 000520
 (1) 013226 063173
 (1)
 1008 013230 000521
 (1) 013230 104523
 (1)
 1009 013232 000522
 (1) 013232 063071
 (1)
 1010 013234 000523
 (1) 013234 000525
 1011 013236 000524
 (1) 013236 100450

RCVE: BRWRTE BR SELA!SP1 ;READ THE STATUS BYTE
 MICPC=MICPC+1
 <MOVE!WRTEBR!BR!<SELA!SP1>>
 BR7 RCVQ
 MICPC=MICPC+1
 <JUMP!BR7CON!<RCVQ-INIT&3000*4>!<RCVQ-INIT&777/2>>
 BRWRTE IBUS RCVDAT ;INPUT THE CHARACTER
 MICPC=MICPC+1
 <MOVE!WRTEBR!IBUS!<RCVDAT>>
 CMP BR SP11
 MICPC=MICPC+1
 <SUBTC!BR!SP11>
 Z SS
 MICPC=MICPC+1
 <JUMP!ZCOND!<SS-INIT&3000*4>!<SS-INIT&777/2>>
 SP BR DECA,SP13 ;FORCE MSG TYPE TO -1
 MICPC=MICPC+1
 <MOVE!SPX!BR!DECA!SP13>
 ALWAYS RE2
 MICPC=MICPC+1
 <JUMP!ALCOND!<RE2-INIT&3000*4>!<RE2-INIT&777/2>>
 SS: SP BR INCA,SP11 ;UPDATE R FIELD
 MICPC=MICPC+1
 <MOVE!SPX!BR!INCA!SP11>
 RE2: STATE RCVF ;NEXT RECEIVE STATE IS F
 MICPC=MICPC+1
 <MOVE!WRTEBR!IMM!<RCVF-INIT&777/2>>
 ALWAYS REXIT
 MICPC=MICPC+1
 <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>

1013
 1014 013240 000525 RCVF: .SBTTL RCVF--ROUTINE TO IGNORE ADDRESS
 (1) 013240 063164 SP BR,DECA,SP4 ;DECREMENT LOW BYTE OF COUNT
 (1) MICPC=MICPC+1
 (1) <MOVE!SPX!BR!DECA!SP4>
 (1)
 1015 013242 000526 C RCVFO ;NO OVERFLOW
 (1) 013242 105130 MICPC=MICPC+1
 (1) <TUMP!CCOND!<RCVFO-INIT\$3000*4>!<RCVFO-INIT\$777/2>>
 (1)
 1016 013244 000527 SP BR,DECA,SP5 ;OVERFLOW - DECREMENT HIGH BYTE
 (1) 013244 063165 MICPC=MICPC+1
 (1) <MOVE!SPX!BR!DECA!SP5>
 (1)
 1017 013246 000530 RCVFO: STATE RCVG
 (1) 013246 000533 MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<RCVG-INIT\$777/2>>
 1018 013250 000531 RCVF1: NOP IBUS,RCVDAT,0 ;INPUT CHARACTER - AND DISCARD
 (1) 013250 020200 MICPC=MICPC+1
 (1) <IBUS!RCVDAT!0>
 (1)
 1019 013252 000532 ALWAYS REXIT
 (1) 013252 100450 MICPC=MICPC+1
 (1) <JUMP!ALCOND!<REXIT-INIT\$3000*4>!<REXIT-INIT\$777/2>>
 (1)
 1020
 1021
 1022
 1023 013254 000533 RCVG: .STATE RCVH ;NEXT STATE IS RCVH
 (1) 013254 000535 MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<RCVH-INIT\$777/2>>
 1024 013256 000534 ALWAYS RCVF1
 (1) 013256 104531 MICPC=MICPC+1
 (1) <JUMP!ALCOND!<RCVF1-INIT\$3000*4>!<RCVF1-INIT\$777/2>>
 (1)

```

1026      .SBTTL RCVH--ROUTINE TO HANDLE CRC2 AND TO DISPATCH NUMBERED AND UNNUMBERED TYP
1027      ;
1028      013260
1029      013260      RCVH:      SP      IBUS,RCVDAT,SPO          ;GET CHAR IN SPO
(1)      013260      000535      MICPC=MICPC+1
(1)      013260      023200      <MOVE!SPX!IBUS!RCVDAT!SPO>
(1)
1030      013262      BRWRTE IBUS,RCVCON          ;READ RECVR CONTROL REGISTER
(1)      013262      000536      MICPC=MICPC+1
(1)      013262      020640      <MOVE!WRTEBR!IBUS!<RCVCON>>
(1)
1031      013264      BRO      TDON1          ;IF BCC MATCH SET CRC IS GOOD
(1)      013264      000537      MICPC=MICPC+1
(1)      013264      116165      <JUMP!BROCON!<TDON1-INIT&3000*4>!<TDON1-INIT&777/2>>
(1)
1032      013266      BRWRTE BR,SELA!SP1        ;READ STATUS BYTE
(1)      013266      000540      MICPC=MICPC+1
(1)      013266      060601      <MOVE!WRTEBR!BR!<SELA!SP1>>
(1)
1033      013270      BR7      RHX          ;MAINT MODE
(1)      013270      000541      MICPC=MICPC+1
(1)      013270      107740      <JUMP!BR7CON!<RHX-INIT&3000*4>!<RHX-INIT&777/2>>
(1)
1034      013272      BRWRTE DP,<SELA!SP10>    ;READ PORT STATUS WORD TO BR
(1)      013272      000542      MICPC=MICPC+1
(1)      013272      060610      <MOVE!WRTEBR!DP!<SELA!SP10>>
(1)
1035      013274      BRSHFT
(1)      013274      000543      MICPC=MICPC+1
(1)      013274      001620      <MOVE!SHFTBR!WRTEBR!SELB>
(1)
1036      013276      BR4      SNAK1          ;IF START MODE--PROCEED TO RESEND START
(1)      013276      000544      MICPC=MICPC+1
(1)      013276      117307      <JUMP!BR4CON!<SNAK1-INIT&3000*4>!<SNAK1-INIT&777/2>>
(1)
1037      013300      LDMA    IMM,T          ;ELSE BCC ERROR--LOAD ADDRESS OF TYPE FI
(1)      013300      000545      MICPC=MICPC+1
(1)      013300      001
(1)      013300      010151      .IF IDN IMM,IMM
(1)      013300      000
(1)      013300      <MOVE!LDMAR!IMM!<T&377>>
(1)      013300      .IFF
(1)      013300      <MOVE!LDMAR!IMM!<T>>
(1)      013300      .ENDC
(1)
1038      013302      MEMINC IMM,2          ;WRITE NAK TYPE
(1)      013302      000546      MICPC=MICPC+1
(1)      013302      016402      <MOVE!WRMEM!INCMAR!IMM!<2>>
(1)
1039      013304      MEMINC IMM,301        ;WRITE HEADER BCC ERROR SUBTYPE
(1)      013304      000547      MICPC=MICPC+1
(1)      013304      016701      <MOVE!WRMEM!INCMAR!IMM!<301>>
(1)
1040      013306      MEM    BR,SELA!SP17    ;RESTORE LAST ACKED IMAGE
(1)      013306      000550      MICPC=MICPC+1
(1)      013306      062617      <MOVE!WRMEM!BR!<SELA!SP17>>
(1)
1041      013310      LDMA    IMM,NHDS        ;ADDRESS CUM ERROR COUNTER

```

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-43
RCVH-ROUTINE TO HANDLE CRC2 AND TO DISPATCH NUMBERED AND UNNUMBERED TYPES

F09

(1)	000551	MICPC=MICPC+1
(1)	001	.IF IDN IMM IMM
(1)	013310 010013	<MOVE!LDMAR!IMM!<NHDS&377>>
(1)		.IFF
(1)		<MOVE!LDMAR!IMM!<NHDS>>
(1)	000	.ENDC
1042	013312	RHS: SP MEMX SELB,SPO ;WRITE IT TO SPO
(1)	000552	MICPC=MICPC+1
(1)	013312 043220	<MOVE!SPX!MEMX!SELB!SPO>
1043	013314	MEM BR INCA!SPO ;INCREMENT IT
(1)	000553	MICPC=MICPC+1
(1)	013314 062460	<MOVE!WRMEM!BR!<INCA!SPO>>
1044	013316	LDMA IMM,NAKST ;ADDRESS NAKS TMTED DYNAMIC
(1)	000554	MICPC=MICPC+1
(1)	001	.IF IDN IMM IMM
(1)	013316 010001	<MOVE!LDMAR!IMM!<NAKST&377>>
(1)		.IFF
(1)		<MOVE!LDMAR!IMM!<NAKST>>
(1)	000	.ENDC
1045	013320	BRWRTE MEMX,SELB ;WRITE IT TO BR
(1)	000555	MICPC=MICPC+1
(1)	013320 040620	<MOVE!WRTEBR!MEMX!<SELB>>
1046	013322	BSHFTB ;SHIFT IT RIGHT
(1)	000556	MICPC=MICPC+1
(1)	013322 061620	<MOVE!SHFTBR!SELB!BR>
1047	013324	MEM BR SELB ;UPDATE IT
(1)	000557	MICPC=MICPC+1
(1)	013324 062620	<MOVE!WRMEM!BR!<SELB>>
1048	013326	BRO NTHRES ;BRANCH IF THRESHOLD EXCEEDED
(1)	000560	MICPC=MICPC+1
(1)	013326 11625E	<JUMP!BROCON!<NTHRES-INIT&3000*4>!<NTHRES-INIT&777/2>>
1049	013330	ALWAYS SNAK
(1)	000561	MICPC=MICPC+1
(1)	013330 114704	<JUMP!ALCOND!<SNAK-INIT&3000*4>!<SNAK-INIT&777/2>>
1050	013332	RHS: BRWRTE DP,<DECA!SP13> ;LOAD TYPE RECEIVED--DECREMENTING
(1)	000562	MICPC=MICPC+1
(1)	013332 060573	<MOVE!WRTEBR!DP!<DECA!SP13>>
1051	013334	Z RH1 ;IF ALJOUT IS ALL ONES IS NUMBERED MSG
(1)	000563	MICPC=MICPC+1
(1)	013334 115467	<JUMP!ZCOND!<RH1-INIT&3000*4>!<RH1-INIT&777/2>>
1052	013336	RSTATE RCVA
(1)	000564	MICPC=MICPC+1
(1)	013336 000400	<MOVE!WRTEBR!IMM!<RCVA-INIT&777/2>>
(1)	000565	MICPC=MICPC+1
(1)	013340 063223	<MOVE!SPX!BR!SELB!SP3>

```

1053 013342           BRWRTE DP, <SELA!SP10> ;LOAD LINE STATUS WORD IN BR
(1) 013342 000566      MICPC=MICPC+1
(1) 013342 060610      <MOVE!WRTEBR!DP!<SELA!SP10>>
(1)
(1) 013342 001          IF DF SLOW
(1) 013342 000          BR4 FLUSH1
(1) 013342 000          .ENDC
(1) 013342 001          .IF NDF SLOW
(1) 013342 000          OUTPUT IMM, <200!ORCVCC>
(1) 013342 000567      MICPC=MICPC+1
(1) 013342 002212      <MOVE!WROUT!IMM!<200!ORCVCC>>
(1)
(1) 013342 000          .ENDC
(1) 013342 000570      BRSHT
(1) 013342 001620      MICPC=MICPC+1
(1) 013342 000          <MOVE!SHFTBR!WRTEBR!SELB>
(1)
(1) 013350 000          BR4 10$ ;SHIFT RIGHT
(1) 013350 000571      MICPC=MICPC+1
(1) 013350 107177      <JUMP!BR4CON!<10$-INIT&3000*4>!<10$-INIT&777/2>>
(1)
(1) 013352 000572      LDMA IMM, TYPTAB ;ADDRESS TYPE TABLE
(1) 013352 001          MICPC=MICPC+1
(1) 013352 010162      .IF IDN IMM IMM
(1) 013352 000          <MOVE!LDMAR!IMM!<TYPTAB&377>>
(1) 013352 000          .IFF
(1) 013352 000          <MOVE!LDMAR!IMM!<TYPTAB>>
(1) 013352 000          .ENDC
(1)
(1) 013354 000573      CMP <MEMX!INCMAR>, SP13
(1) 013354 054373      MICPC=MICPC+1
(1) 013354 000          <SUBTC!MEMX!INCMAR!SP13>
(1)
(1) 013356 000574      Z REP
(1) 013356 115411      MICPC=MICPC+1
(1) 013356 000          <JUMP!ZCOND!<REP-INIT&3000*4>!<REP-INIT&777/2>>
(1)
(1) 013360 000575      CMP <MEMX!INCMAR>, SP13
(1) 013360 054373      MICPC=MICPC+1
(1) 013360 000          <SUBTC!MEMX!INCMAR!SP13>
(1)
(1) 013362 000576      Z NAK
(1) 013362 115445      MICPC=MICPC+1
(1) 013362 000          <JUMP!ZCOND!<NAK-INIT&3000*4>!<NAK-INIT&777/2>>
(1)
(1) 013364 000577      10$: LDMA IMM, TYPSTT ;SET POINTER TO START TYPE
(1) 013364 001          MICPC=MICPC+1
(1) 013364 010164      .IF IDN IMM IMM
(1) 013364 000          <MOVE!LDMAR!IMM!<TYPSTT&377>>
(1) 013364 000          .IFF
(1) 013364 000          <MOVE!LDMAR!IMM!<TYPSTT>>
(1) 013364 000          .ENDC
(1)
(1) 013366 000600      CMP <MEMX!INCMAR>, SP13
(1) 013366 000          MICPC=MICPC+1

```

```

(1) 013366 054373           <SUBTC!MEMX!INCMAR!SP13>
(1)
:070 013370                 Z      START
(1) 000601                 MICPC=MICPC+1
(1) 013370 115420           <JUMP!ZCOND!<START-INIT$3000*4>!<START-INIT$777/2>>
(1)
:071                           ;STACK TYPE
(1) 013372                 CMP    <MEMX!INCMAR>,SP13
(1) 000602                 MICPC=MICPC+1
(1) 013372 054373           <SUBTC!MEMX!INCMAR!SP13>
(1)
:073 013374                 Z      STACK
(1) 000603                 MICPC=MICPC+1
(1) 013374 115432           <JUMP!ZCOND!<STACK-INIT$3000*4>!<STACK-INIT$777/2>>
(1)
:074 013376                 CMP    <MEMX!INCMAR>,SP13      ;ACK TYPE
(1) 000604                 MICPC=MICPC+1
(1) 013376 054373           <SUBTC!MEMX!INCMAR!SP13>
(1)
:075 013400                 Z      ACK
(1) 000605                 MICPC=MICPC+1
(1) 013400 101746           <JUMP!ZCOND!<ACK-INIT$3000*4>!<ACK-INIT$777/2>>
(1)
:076 013402                 ALWAYS IDLE                  :OTHERWISE IGNORE--MUST BE CBS MSG
(1) 000606                 MICPC=MICPC+1
(1) 013402 100451           <JUMP!ALCOND!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
(1)
:077 001
(1) RCVCK: .IF DF SLOW
(1) SPBR   IBUS,RCVCON,SPO      :READ RCVR CONTROL CSR
(1) BRWRTE BR,ADD!SPO          ;SHIFT LEFT
(1) BR7    I1
(1) ACK:  BRWRTE BR,AA!SP10    :READ LINE STATUS-SHIFTING LEFT
(1) BR4    SS                   ;IF START RECD -- CLEAR START MODE
(1) ALWAYS IDLE
(1) BRWRTE IMM,327
(1) SP     BR,AANDB,SP10       :CLEAR START MODE
(1) ALWAYS RDS
(1) .ENDC  IN LINE STATUS
(1)
:087 005

```

I09

DMCII DDMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

PAGE: 0112

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-46
RCVH--ROUTINE TO HANDLE CRC2 AND TO DISPATCH NUMBERED AND UNNUMBERED TYPES

```

1090
1091
1092 013404 000607 RCVK01: SBTTL RCVK01--ROUTINE TO HANDLE FIRST BYTE ODD RECEIVE
1093 (1) 013404 123600 :READ NPR REGISTER
1094 (1) 013406 000610 MICPC=MICPC+1
1095 (1) 013406 102051 <MOVE!SPBRX!IBUS!NPR!SPO>
1096 (1) 013410 000611 BRO IDLE
1097 (1) 013410 000600 MICPC=MICPC+1
1098 (1) 013412 001 <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
1099 (1) 013412 063300 BRWRTE IMM,200 ;MASK FOR CO(BYTE TRANSFER)
1100 (1) 013412 000612 MICPC=MICPC+1
1101 (1) 013412 063300 <MOVE!WRTEBR!IMM!<200>>
1102 (1) 013414 000 000 .IF NDF SLOW
1103 (1) 013414 001 OUT BR,<AORB!ONPR> :TURN ON CO
1104 (1) 013414 000 .ENDC
1105 (1) 013414 000613 STATE RKE1
1106 (1) 013414 000653 MICPC=MICPC+1
1107 (1) 013416 000 <MOVE!WRTEBK!IMM!<RKE1-INIT&777/2>>
1108 (1) 013416 000614 ALWAYS RCVK02
1109 (1) 013416 104620 MICPC=MICPC+1
1110 (1) 013416 000 <JUMP!ALCOND!<RCVK02-INIT&3000*4>!<RCVK02-INIT&777/2>>
1111 (1) 013420 000615 RCVK0: SBTTL RCVK0--PROCESS ODD CHARACTER
1112 (1) 013420 123600 SPBR IBUS,NPR,SPO ;IS AN NPR GOING
1113 (1) 013420 001 <MOVE!SPBRX!IBUS!NPR!SPO>
1114 (1) 013422 001 .IF NDF SLOW
1115 (1) 013422 000616 BRO RK66 ;IF SO, REITERATE ODD AND EXIT
1116 (1) 013422 106247 MICPC=MICPC+1
1117 (1) 013422 000 <JUMP!BROCON!<RK66-INIT&3000*4>!<RK66-INIT&777/2>>
1118 (1) 013424 000617 .ENDC
1119 (1) 013424 000625 .IF DF SLOW
1120 (1) 013424 000 .ENDC ;IF SO, GO BACK TO IDLE LOOP
1121 (1) 013424 000 STATE RCVKE
1122 (1) 013424 000617 MICPC=MICPC+1
1123 (1) 013426 000620 <MOVE!WRTEBR!IMM!<RCVKE-INIT&777/2>>
1124 (1) 013426 0E3223 RCVK02: SP BR,SELB,SP3 ;SET STATE
1125 (1) 013426 000 <MOVE!SPX!BR!SELB!SP3>
1126 (1) 013430 000621 OUTPUT IBUS,RCVDAT!OUTDA2 ;OUTPUT A CHAR
1127 (1) 013430 022203 MICPC=MICPC+1
1128 (1) 013430 000 <MOVE!WROUT!IBUS!<RCVDAT!OUTDA2>>
1129 (1) 013432 RKE: BRWRTE IMM,21 ;SET OUT NPR (C1) AND NPR REQ

```

J09

DMC11 DDMP PROTOCOL IMPLEMENTATION
DDCHGM.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-47
RCVK0--PROCESS ODD CHARACTER

PAGE: 0113

(1) 013432 000622	MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<21>>
(1)	
1115 001	.IF DF \$LOW
:1115	SP IBUS,NPR,SPO
:1117 000	;READ NPR REGISTER
1118 013434 000623	.ENDC
RK7: OUT BR,<AORB!ONPR>	;WRITE NPR REGISTER
(1) 013434 061310	MICPC=MICPC+1
(1)	<MOVE!WROUTX!BR!<AORB!ONPR>>
1119 013436 000624	ALWAYS IDLE
(1)	MICPC=MICPC+1
(1) 013436 100451	<JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)	

```

!121
!122 013440      SBTTL RCVKE--HANDLE EVEN BYTES
!122 013440      BRWRTE IBUS,NPR ;READ NPR CONTROL REGISTER
!122 (1)          MICPC=MICPC+1
!122 (1)          <MOVE!WRTEBR!IBUS!<NPR>>
!123
!124 013442      .IF NDF $LOW
!124 013442      BR4 RK4 ;IF RCV NPR--BRANCH
!124 (1)          MICPC=MICPC+1
!124 (1)          <JUMP!BR4CON!<RK4-INIT&3000*4>!<RK4-INIT&777/2>>
!124 (1)
!125 013444      .ENDC
!126 013444      .IF DF $LOW
!126 013444      BRO IDLE
!127
!128 013444      .ENDC
!129 013444      SP IBUS,IOBA1,SPO ;READ LOW BYTE OF BA TO SP
!129 (1)          MICPC=MICPC+1
!129 (1)          <MOVE!SPX!IBUS!IOBA1!SPO>
!130 013446      OUTPUT DP,<INCA!OBAA1> ;WRITE INCREMENTED BA
!130 (1)          MICPC=MICPC+1
!130 (1)          <MOVE!WROUT!DP!<INCA!OBAA1>>
!131 013450      RK50: SP BR,DECA,SP4 ;DECREMENT CHARACTER COUNT
!131 (1)          MICPC=MICPC+1
!131 (1)          <MOVE!SPX!BR!DECA!SP4>
!132 013452      C 10$ ;NO OVERFLOW
!132 (1)          MICPC=MICPC+1
!132 (1)          <JUMP!CCOND!<10$-INIT&3000*4>!<10$-INIT&777/2>>
!133 013454      SP BR,DECA,SP5 ;OVERFLOW - DECREMENT HIGH BYTE
!133 (1)          MICPC=MICPC+1
!133 (1)          <MOVE!SPX!BR!DECA!SP5>
!134 013456      Z RL3 ;BYTE COUNT ZERO
!134 (1)          MICPC=MICPC+1
!134 (1)          <JUMP!ZCOND!<RL3-INIT&3000*4>!<RL3-INIT&777/2>>
!135 013460      10$: OUTPUT IBUS,<RCVDAT!OUTDA1> ;READ CHARACTER AND WRITE IT
!135 (1)          MICPC=MICPC+1
!135 (1)          <MOVE!WROUT!IBUS!<RCVDAT!OUTDA1>>
!136 013462      SP IBUS,IOBA1,SPO ;READ INCREMENTED BA
!136 (1)          MICPC=MICPC+1
!136 (1)          <MOVE!SPX!IBUS!IOBA1!SPO>
!137 013464      OUTPUT DP,<INCA!OBAA1> ;WRITE INCREMENTED BA
!137 (1)          MICPC=MICPC+1
!137 (1)          <MOVE!WROUT!DP!<INCA!OBAA1>>
!138 013466      C ICBA22 ;IF CARRY INC BA HIGH
!138 (1)          MICPC=MICPC+1
!138 (1)          <JUMP!CCOND!<ICBA22-INIT&3000*4>!<ICBA22-INIT&777/2>>
!139 013470      RK3: SP BR,DECA,SP4 ;DECREMENT THE COUNT OF BYTES
!139 (1)          MICPC=MICPC+1

```

L09

**DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34**

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-45
RCVKE--HANDLE EVEN BYTES

PAGE: 915

```

(1) 013470 063164 <MOVE!SPX!BR!DECA!SP4>
(1) 013472 000642 C RK6 :NO OVERFLOW
(1) 013472 105245 MICPC=MICPC+1
(1) <JUMP!CCOND!<RK6-INIT&3000*4>!<RK6-INIT&777/2>>
(1) 013474 000643 SP BR,DECA,SP5 ;DECREMENT HIGH BYTE OF COUNT
(1) 013474 063165 MICPC=MICPC+1
(1) <MOVE!SPX!BR!DECA!SP5>
(1) 013476 000644 Z RL4 ;BYTE COUNT ZERO
(1) 013476 111772 MICPC=MICPC+1
(1) <JUMP!ZCOND!<RL4-INIT&3000*4>!<RL4-INIT&777/2>>
(1) 013500 001 RKE: .IF NDF SLOW
(1) 013500 000645 BRWRTE IBUS RCVCON ;READ RECEIVER CONTROL REGISTER
(1) 013500 020640 MICPC=MICPC+1
(1) <MOVE!WRTEBR!IBUS!<RCVCON>>
(1) 013502 000646 BR4 RCVKO ;IF ANOTHER CHARACTER--PROCESS
(1) 013502 107215 MICPC=MICPC+1
(1) <JUMP!BR4CON!<RCVKO-INIT&3000*4>!<RCVKO-INIT&777/2>>
(1) 013504 000647 RKE6: STATE RCVKO
(1) 013504 000615 MICPC=MICPC+1
(1) <MOVE!WRTEBR!IMM!<RCVKO-INIT&777/2>>
(1) 013506 000650 ALWAYS REXIT
(1) 013506 100450 MICPC=MICPC+1
(1) <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
(1) 013510 000651 RK4: BRO IDLE
(1) 013510 102051 MICPC=MICPC+1
(1) <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1) 013512 000652 ALWAYS RK5 ;IF NO NPR --PROCESS
(1) 013512 104627 MICPC=MICPC+1
(1) <JUMP!ALCOND!<RK5-INIT&3000*4>!<RK5-INIT&777/2>>
(1) 000 RKE: .ENDC
(1) 001 RKE: .IF DF SLOW
(1) 001 RKE: STATE RCVKO
(1) 001 RKE: ALWAYS REXIT
(1) 000 RKE: .ENDC
(1) 013514 000653 RKE1: SP IBUS,NPR,SPO ;READ NPR REGISTER
(1) 013514 123200 MICPC=MICPC+1
(1) <MOVE!SPX!IBUS!NPR!SPO>
(1) 001 RKE: .IF NDF SLOW
(1) 001 RKE: BRO IDLE ;NPR STILL IN PROGRESS
(1) 001 RKE: MICPC=MICPC+1
(1) <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1) 000 RKE: .ENDC
(1) 000 RKE: BRWRTE IMM,177 ;MASK FOR ALL BUT CO
(1) 000655 MICPC=MICPC+1

```

(1) 013520 000577 <MOVE!WRTEBR!IMM:<177>>
(1)
1161 013522 OUT BR <AANDB!ONPR> ;TURN OFF ALL BUT CO
(1) MICPC=MICPC+1
(1) 013522 061270 <MOVE!WROUTX!BR!<AANDB!ONPR>>
(1)
1162 013524 ALWAYS RK50
(1) MICPC=MICPC+1
(1) 013524 000657 <JUMP!ALCOND!<RK50-INIT&3000*4>!<RK50-INIT&777/2>>
(1)
1163 ;*****END OF TIME CRITICAL PATH*****
1164
1165 013526 RCVKEO: SP IBUS RCVDAT,SPO ;READ CHARACTER AND SAVE IN SPO
(1) MICPC=MICPC+1
(1) 013526 000660 <MOVE!SPX!IBUS!RCVDAT!SPO>
(1)
1166 013530 OUTPUT BR <SELA!OUTDA1> ;SEND NONSENSE CHARACTER
(1) MICPC=MICPC+1
(1) 013530 062202 <MOVE!WROUT!BR!<SELA!OUTDA1>>
(1)
1167 013532 BRWRTE BR SELA!SP1 ;READ STATUS BYTE
(1) MICPC=MICPC+1
(1) 013532 060601 <MOVE!WRTEBR!BR!<SELA!SP1>>
(1)
1168 013534 BR7 PASWRD ;MAINT MODE - SEE IF RLD MESSAGE
(1) MICPC=MICPC+1
(1) 013534 000663 <JUMP!BR7CON!<PASWRD-INIT&3000*4>!<PASWRD-INIT&777/2>>
(1)
1169 013536 ALWAYS RK3 ;OTHERWISE PROCESS NORMALLY
(1) MICPC=MICPC+1
(1) 013536 000664 <JUMP!ALCOND!<RK3-INIT&3000*4>!<RK3-INIT&777/2>>
(1)

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHQH.MAC 06-DEC-76 11:34

1171
1172 013540 000665
(1) 013540 023213
(1)
1173 013542 000666
(1) 013542 000670
1174 013544 000667
(1) 013544 100450
(1)
1175

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-51
RCVI--STORE UNNUMBERED MESSAGE TYPE

PAGE: 0117

RCVI: SBTEL RCVI--STORE UNNUMBERED MESSAGE TYPE
SP IBUS,RCVDAAT,SP13 ;STORE UNNUMBERED TYPE
MICPC=MICPC+1
<MOVE!SPX!IBUS!RCVDAAT!SP13>

STATE RCVJ ;NEXT STATE IS J
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<RCVJ-INIT&777/2>>
ALWAYS REXIT
MICPC=MICPC+1
<JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
;

B10

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-52
RCVJ--ROUTINE TO HANDLE SUBTYPE FIELD,SELECT AND FINAL

```

1177
1178 013546
1179      001
1180
1181      000
1182      001
1183 013546 000670
(1) 013546 023205
(1)
1184 013550
(1) 000671
(1) 013550 000600
(1)
1185 013552
(1) 000672
(1) 013552 060665
(1)
1186 013554
(1) 000673
(1) 013554 063310
(1)
1187      000
1188 013556 000674
(1) 013556 000676
1189 013560 000675
(1) 013560 100450
(1)

RCVJ: .SBTTL RCVJ--ROUTINE TO HANDLE SUBTYPE FIELD,SELECT AND FINAL
      .IF DF $LOW
      ALWAYS SELQSY      ;"CALL" SELECT AND QSYNC SUBROUTINE
      .ENDC
      .IF NDF $LOW
      SP IBUS,RCVDAT,SP5      ;GET CHARACTER
      MICPC=MICPC+1
      <MOVE!SPX!IBUS!RCVDAT!SP5>

      BRWRTE IMM,200      :CONDITIONALLY SET BIT
      MICPC=MICPC+1
      <MOVE!WRTEBR!IMM!<200>>

      BRWRTE BR,AANDB!SP5
      MICPC=MICPC+1
      <MOVE!WRTEBR!BR!<AANDB!SP5>>

      SP BR,AORB,SP10
      MICPC=MICPC+1
      <MOVE!SPX!BR!AORB!SP10>

      .ENDC
      STATE RCVR      ;NEXT STATE IS N
      MICPC=MICPC+1
      <MOVE!WRTEBR!IMM!<RCVR-INIT&777/2>>
      ALWAYS REXIT
      MICPC=MICPC+1
      <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>

```

C10

1191 .SBTTL RCVR--UNNUMBERED MESSAGE RESPONSE FIELD
1192 ;ENTERED FROM IDLE LOOP
1193
1194 013562 RCVR: BRWRTE IMM,3 ;REP MESSAGE TYPE TO BR
;MICPC=MICPC+1
;(1) 013562 000676 <MOVE!WRTEBR!IMM!<3>>
;(1)
1195 013564 NOP BR, SUB, SP13 ;IS TYPE ACK OR NAK
;MICPC=MICPC+1
;(1) 013564 000677 <BR!SUB!SP13>
;(1)
1196 013566 STATE RCVQ ;NEXT STATE IS RCVQ
;MICPC=MICPC+1
;(1) 013566 000700 <MOVE!WRTEBR!IMM!<RCVQ-INIT&777/2>>
1197 ;***NOTE THIS INSTR DOES NOT CLOCK "C"
1198 013570 C RCVF1 ;IF NOT IGNORE
;MICPC=MICPC+1
;(1) 013570 105131 <JUMP!CCOND!<RCVF1-INIT&3000*4>!<RCVF1-INIT&777/2>>
;(1)
1199 013572 ALWAYS RD2 ;DO RANGE CHECKS
;MICPC=MICPC+1
;(1) 013572 000702 <JUMP!ALCOND!<RD2-INIT&3000*4>!<RD2-INIT&777/2>>
;(1)

DMCII DDCMP PROTOCOL IMPLEMENTATION
DDCMGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-54
RCVQ--UNNUMBERED MESSAGE--NUMBER FIELD

PAGE: 0120

1201
1202
1203
1204 013574 000703
1205 013574 000525
1206 013576 000704
1207 013576 104531

D10
.SBTTL RCVQ--UNNUMBERED MESSAGE--NUMBER FIELD
:ENTER FROM IDLE
RCVQ: STATE RCVF ;NEXT STATE IS ADDRESS
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<RCVF-INIT&777/2>>
ALWAYS RCVF1
MICPC=MICPC+1
<JUMP!ALCOND!<RCVF1-INIT\$3000*4>!<RCVF1-INIT&777/2>>

1207 .SBTTL RCVL--PROCESS CRC3
 1208 :ENTERED FROM IDLE LOOP
 1209 RCVL: \$PBR IBUS,NPR,SPO :READ NPR CONTROL
 (1) 013600 000705
 (1) 013600 123600
 (1)
 1210 .IF NDF SLOW
 1211 013602 001 BR4 RL1 ;RCV NPR BRANCH
 (1) 000705
 (1) 013602 107314 MICPC=MICPC+1
 (1)
 1212 .ENDC
 1213 001 .IF DF SLOW
 1214 BRO IDLE
 1215 .ENDC
 1216 013604 000
 000707 RL2: BRWRTE IMM 176 :MASK TO TURN OFF CO
 (1) 000576 MICPC=MICPC+1
 (1)
 1217 013606 OUT BR AANDB!ONPR
 (1) 000710 MICPC=MICPC+1
 (1) 061270 <MOVE!WRTEBR!IMM!<176>>
 (1)
 1218 .
 1219 013610 NOP IBUS,RCVDAT,0 :INPUT CHARACTER AND DISCARD
 (1) 000711 MICPC=MICPC+1
 (1) 020200 <IBUS!RCVDAT!0>
 (1)
 1220 013612 STATE RCVM
 (1) 000712 MICPC=MICPC+1
 (1) 000716 <MOVE!WRTEBR!IMM!<RCVM-INIT&777/2>>
 1221 013614 ALWAYS REXIT
 (1) 000713 MICPC=MICPC+1
 (1) 100450 <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
 (1)
 1222 .
 1223 001 RL1: .IF NDF SLOW
 1224 013616 000714 BRO IDLE ;NPR GOING --GET OUT
 (1) 000714 MICPC=MICPC+1
 (1) 102051 <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
 (1)
 1225 013620 ALWAYS RL2
 (1) 000715 MICPC=MICPC+1
 (1) 104707 <JUMP!ALCOND!<RL2-INIT&3000*4>!<RL2-INIT&777/2>>
 (1)
 1226 000 .ENDC
 1227 :

F10

```

1229
1230
1231
1232
1233
1234 013622 000716      SBTTL RCVM--PROCESS CRC4--END OF DATA MESSAGE
1235          ;ENTERED FROM IDLE LOOP
1236          ;IF CRC CORRECT -- QUEUE INTERRUPT AND UPDATE RESPONSE
1237          ;IF CRC WRONG SEND NAK
1238          ;BRWRTE IBUS,UBBR
1239          ;MICPC=MICPC+1
1240          ;<MOVE!WRTEBR!IBUS!<UBBR>>
1241          ;BRO   NXMERR
1242          ;MICPC=MICPC+1
1243          ;<JUMP!BROCON!<NXMERR-INIT$3000*4>!<NXMERR-INIT$777/2>>
1244          ;SP    IBUS,RCVDAT,SPO
1245          ;MICPC=MICPC+1
1246          ;<MOVE!SPX!IBUS!RCVDAT!SPC>
1247          ;BRWRTE IBUS,RCVCON
1248          ;MICPC=MICPC+1
1249          ;<MOVE!WRTEBR!IBUS!<RCVCON>>
1250          ;BRO   RCVMI
1251          ;MICPC=MICPC+1
1252          ;<JUMP!BROCON!<RCVMI-INIT$3000*4>!<RCVMI-INIT$777/2>>
1253          ;BRWRTE BR,SELA!SP1
1254          ;MICPC=MICPC+1
1255          ;<MOVE!WRTEBR!BR!<SELA!SP1>>
1256          ;BR?   RHX
1257          ;MICPC=MICPC+1
1258          ;<JUMP!BR7CON!<RHX-INIT$3000*4>!<RHX-INIT$777/2>>
1259          ;LDMA  IMM,T
1260          ;MICPC=MICPC+1
1261          ;.IF IDN IMM, IMM
1262          ;<MOVE!LDMAR!IMM!<T&377>>
1263          ;.IFF
1264          ;<MOVE!LDMAR!IMM!<T>>
1265          ;.ENDC
1266          ;000
1267          ;MEMINC IMM,2
1268          ;MICPC=MICPC+1
1269          ;<MOVE!WRMEM!INCMAR!IMM!<2>>
1270          ;MEMINC IMM,302
1271          ;MICPC=MICPC+1
1272          ;<MOVE!WRMEM!INCMAR!IMM!<302>>
1273          ;LDMA  IMM,NDATS
1274          ;MICPC=MICPC+1
1275          ;.IF IDN IMM, IMM
1276          ;<MOVE!LDMAR!IMM!<NDATS&377>>
1277          ;.IFF
1278          ;<MOVE!LDMAR!IMM!<NDATS>>
1279          ;.ENDC

```

G10

(1) 1245 013650 000731 ALWAYS RHS ;SEND NAK
 MICPC=MICPC+1
 <JUMP!ALCOND!<RH5-INIT\$3000*4>!<RH5-INIT\$777/2>>

(1) 1246 013652 000732 RCVMO: LDMA IMM,<<RTHRS+3>> ;POINT TO ERROR WORD
 MICPC=MICPC+1
 .IF IDN IMM IMM
 <MOVE!LDMAR!IMM!<<RTHRS+3>>8377>>
 .IFF
 <MOVE!LDMAR!IMM!<<RTHRS+3>>>
 .ENDC

(1) 1248 013654 000733 BRWRTE IMM,10 ;MAINT MESSAGE ERROR
 MICPC=MICPC+1
 <MOVE!WRTEBR!IMM!<10>>

(1) 1249 013656 000734 ALWAYS RCEXY ;GIVE FATAL ERROR
 MICPC=MICPC+1
 <JUMP!ALCOND!<RCEXY-INIT\$3000*4>!<RCEXY-INIT\$777/2>>
 001
 010177
 000

H10

```

1251 .SBTTL EM2--PROCESS RLD MESSAGE
1252 :ENTERED FROM IDLE LOOP
1253 :IF RLD PASSWORD CHECKS TRIGGER THE BCOT ROM
1254
1255 013660 000735 EM2: BWRTE IBUS,RCVDAT ;READ THE CHAR
1256 (1) 013660 020600 MICPC=MICPC+1
1257 (1) 013662 000736 <MOVE!WRTEBR!IBUS!<RCVDAT>>
1258 (1) 013662 060373 CMP BR,SP13 ;IS IT A MATCH
1259 (1) 013662 060373 MICPC=MICPC+1
1260 (1) 013664 000737 <SUBTC:BR!SP13>
1261 (1) 013664 105746 Z EM3
1262 (1) 013666 000740 MICPC=MICPC+1
1263 (1) 013666 060521 <JUMP!ZCOND!<EM3-INIT$3000*4>!<EM3-INIT$777/2>>
1264 (1) 013670 000741 RHX: BWRTE BR,AA!SP1 ;FALL INTO RHX
1265 (1) 013670 107343 MICPC=MICPC+1
1266 (1) 013670 000742 <MOVE!WRTEBR!BR!<AA!SP1>>
1267 (1) 013672 104415 BR4 10$ ;DLE RECEIVED IN NORMAL MODE
1268 (1) 013672 000743 MICPC=MICPC+1
1269 (1) 013672 000563 <JUMP!ALCOND!<FLUSH-INIT$3000*4>!<FLUSH-INIT$777/2>>
1270 (1) 013674 000743 IJS: BWRTE IMM,163 ;MASK TO CLEAR ALL MAINT RELATED BITS
1271 (1) 013674 000563 MICPC=MICPC+1
1272 (1) 013674 000563 <MOVE!WRTEBR!IMM!<163>>
1273 (1) 013676 000744 SP BR,AANDB,SP1 ;CLEAR THEM
1274 (1) 013676 063261 MICPC=MICPC+1
1275 (1) 013676 063261 <MOVE!SPX!BR!AANDB!SP1>
1276 (1) 013700 000745 ALWAYS FLUSH
1277 (1) 013700 104415 MICPC=MICPC+1
1278 (1) 013700 104415 <JUMP!ALCOND!<FLUSH-INIT$3000*4>!<FLUSH-INIT$777/2>>
1279 (1) 013702 000746 EM3: SP BR,DECA,SP4 ;DECREMENT CHARACTER COUNT BY ONE
1280 (1) 013702 063164 MICPC=MICPC+1
1281 (1) 013702 063164 <MOVE!SPX!BR!DECA!SP4>
1282 (1) 013704 000747 Z EMTRIG ;TRIGGER AC LOW
1283 (1) 013704 115712 MICPC=MICPC+1
1284 (1) 013704 115712 <JUMP!ZCOND!<EMTRIG-INIT$3000*4>!<EMTRIG-INIT$777/2>>
1285 (1) 013706 000750 ALWAYS IDLE
1286 (1) 013706 000451 MICPC=MICPC+1
1287 (1) 013706 000451 <JUMP!ALCOND!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>

```

I10

```
1270      001
1271      .IF NDF $LOW
1272 013710 000751      :SBTTL NXMERR ---NON EXISTANT MEMORY HANDLER
1273      002
1274 013710 010177      NXMERR: LDMA IMM,<<RTHRS+3>> ;ADDRESS ERROR LINK
1275      003
1276 013710 001
1277      004
1278 013712 000752      MICPC=MICPC+1
1279 013712 016401      <MOVE!WRMEM!INCMAR!IMM!<1>>
1280      005
1281 013714 000753      MEM IMM,0 ;NXM ERROR BIT
1282 013714 002400      MICPC=MICPC+1
1283      006
1284 013716 000754      <MOVE!WRMEM!IMM!<0>>
1285 013716 043230      SP MEMX SELB,SP10 ;CLEAR STATUS
1286      007
1287 013720 000755      MICPC=MICPC+1
1288 013720 114524      <MOVE!SPX!MEMX!SELB!SP10>
1289      008
1290      009
1291      010
1292      011
1293      012
1294      013
1295      014
1296      015
1297      016
1298      017
1299      018
1300      019
1301      020
1302      021
1303      022
1304      023
1305      024
1306      025
1307      026
1308      027
1309      028
1310      029
1311      030
1312      031
1313      032
1314      033
1315      034
1316      035
1317      036
1318      037
1319      038
1320      039
1321      040
1322      041
1323      042
1324      043
1325      044
1326      045
1327      046
1328      047
1329      048
1330      049
1331      050
1332      051
1333      052
1334      053
1335      054
1336      055
1337      056
1338      057
1339      058
1340      059
1341      060
1342      061
1343      062
1344      063
1345      064
1346      065
1347      066
1348      067
1349      068
1350      069
1351      070
1352      071
1353      072
1354      073
1355      074
1356      075
1357      076
1358      077
1359      078
1360      079
1361      080
1362      081
1363      082
1364      083
1365      084
1366      085
1367      086
1368      087
1369      088
1370      089
1371      090
1372      091
1373      092
1374      093
1375      094
1376      095
1377      096
1378      097
1379      098
1380      099
1381      100
1382      101
1383      102
1384      103
1385      104
1386      105
1387      106
1388      107
1389      108
1390      109
1391      110
1392      111
1393      112
1394      113
1395      114
1396      115
1397      116
1398      117
1399      118
1400      119
1401      120
1402      121
1403      122
1404      123
1405      124
1406      125
1407      126
1408      127
1409      128
1410      129
1411      130
1412      131
1413      132
1414      133
1415      134
1416      135
1417      136
1418      137
1419      138
1420      139
1421      140
1422      141
1423      142
1424      143
1425      144
1426      145
1427      146
1428      147
1429      148
1430      149
1431      150
1432      151
1433      152
1434      153
1435      154
1436      155
1437      156
1438      157
1439      158
1440      159
1441      160
1442      161
1443      162
1444      163
1445      164
1446      165
1447      166
1448      167
1449      168
1450      169
1451      170
1452      171
1453      172
1454      173
1455      174
1456      175
1457      176
1458      177
1459      178
1460      179
1461      180
1462      181
1463      182
1464      183
1465      184
1466      185
1467      186
1468      187
1469      188
1470      189
1471      190
1472      191
1473      192
1474      193
1475      194
1476      195
1477      196
1478      197
1479      198
1480      199
1481      200
1482      201
1483      202
1484      203
1485      204
1486      205
1487      206
1488      207
1489      208
1490      209
1491      210
1492      211
1493      212
1494      213
1495      214
1496      215
1497      216
1498      217
1499      218
1500      219
1501      220
1502      221
1503      222
1504      223
1505      224
1506      225
1507      226
1508      227
1509      228
1510      229
1511      230
1512      231
1513      232
1514      233
1515      234
1516      235
1517      236
1518      237
1519      238
1520      239
1521      240
1522      241
1523      242
1524      243
1525      244
1526      245
1527      246
1528      247
1529      248
1530      249
1531      250
1532      251
1533      252
1534      253
1535      254
1536      255
1537      256
1538      257
1539      258
1540      259
1541      260
1542      261
1543      262
1544      263
1545      264
1546      265
1547      266
1548      267
1549      268
1550      269
1551      270
1552      271
1553      272
1554      273
1555      274
1556      275
1557      276
1558      277
1559      278
1560      279
1561      280
1562      281
1563      282
1564      283
1565      284
1566      285
1567      286
1568      287
1569      288
1570      289
1571      290
1572      291
1573      292
1574      293
1575      294
1576      295
1577      296
1578      297
1579      298
1580      299
1581      300
1582      301
1583      302
1584      303
1585      304
1586      305
1587      306
1588      307
1589      308
1590      309
1591      310
1592      311
1593      312
1594      313
1595      314
1596      315
1597      316
1598      317
1599      318
15100     319
15101     320
15102     321
15103     322
15104     323
15105     324
15106     325
15107     326
15108     327
15109     328
15110     329
15111     330
15112     331
15113     332
15114     333
15115     334
15116     335
15117     336
15118     337
15119     338
15120     339
15121     340
15122     341
15123     342
15124     343
15125     344
15126     345
15127     346
15128     347
15129     348
15130     349
15131     350
15132     351
15133     352
15134     353
15135     354
15136     355
15137     356
15138     357
15139     358
15140     359
15141     360
15142     361
15143     362
15144     363
15145     364
15146     365
15147     366
15148     367
15149     368
15150     369
15151     370
15152     371
15153     372
15154     373
15155     374
15156     375
15157     376
15158     377
15159     378
15160     379
15161     380
15162     381
15163     382
15164     383
15165     384
15166     385
15167     386
15168     387
15169     388
15170     389
15171     390
15172     391
15173     392
15174     393
15175     394
15176     395
15177     396
15178     397
15179     398
15180     399
15181     400
15182     401
15183     402
15184     403
15185     404
15186     405
15187     406
15188     407
15189     408
15190     409
15191     410
15192     411
15193     412
15194     413
15195     414
15196     415
15197     416
15198     417
15199     418
15200     419
15201     420
15202     421
15203     422
15204     423
15205     424
15206     425
15207     426
15208     427
15209     428
15210     429
15211     430
15212     431
15213     432
15214     433
15215     434
15216     435
15217     436
15218     437
15219     438
15220     439
15221     440
15222     441
15223     442
15224     443
15225     444
15226     445
15227     446
15228     447
15229     448
15230     449
15231     450
15232     451
15233     452
15234     453
15235     454
15236     455
15237     456
15238     457
15239     458
15240     459
15241     460
15242     461
15243     462
15244     463
15245     464
15246     465
15247     466
15248     467
15249     468
15250     469
15251     470
15252     471
15253     472
15254     473
15255     474
15256     475
15257     476
15258     477
15259     478
15260     479
15261     480
15262     481
15263     482
15264     483
15265     484
15266     485
15267     486
15268     487
15269     488
15270     489
15271     490
15272     491
15273     492
15274     493
15275     494
15276     495
15277     496
15278     497
15279     498
15280     499
15281     500
15282     501
15283     502
15284     503
15285     504
15286     505
15287     506
15288     507
15289     508
15290     509
15291     510
15292     511
15293     512
15294     513
15295     514
15296     515
15297     516
15298     517
15299     518
15300     519
15301     520
15302     521
15303     522
15304     523
15305     524
15306     525
15307     526
15308     527
15309     528
15310     529
15311     530
15312     531
15313     532
15314     533
15315     534
15316     535
15317     536
15318     537
15319     538
15320     539
15321     540
15322     541
15323     542
15324     543
15325     544
15326     545
15327     546
15328     547
15329     548
15330     549
15331     550
15332     551
15333     552
15334     553
15335     554
15336     555
15337     556
15338     557
15339     558
15340     559
15341     560
15342     561
15343     562
15344     563
15345     564
15346     565
15347     566
15348     567
15349     568
15350     569
15351     570
15352     571
15353     572
15354     573
15355     574
15356     575
15357     576
15358     577
15359     578
15360     579
15361     580
15362     581
15363     582
15364     583
15365     584
15366     585
15367     586
15368     587
15369     588
15370     589
15371     590
15372     591
15373     592
15374     593
15375     594
15376     595
15377     596
15378     597
15379     598
15380     599
15381     600
15382     601
15383     602
15384     603
15385     604
15386     605
15387     606
15388     607
15389     608
15390     609
15391     610
15392     611
15393     612
15394     613
15395     614
15396     615
15397     616
15398     617
15399     618
15400     619
15401     620
15402     621
15403     622
15404     623
15405     624
15406     625
15407     626
15408     627
15409     628
15410     629
15411     630
15412     631
15413     632
15414     633
15415     634
15416     635
15417     636
15418     637
15419     638
15420     639
15421     640
15422     641
15423     642
15424     643
15425     644
15426     645
15427     646
15428     647
15429     648
15430     649
15431     650
15432     651
15433     652
15434     653
15435     654
15436     655
15437     656
15438     657
15439     658
15440     659
15441     660
15442     661
15443     662
15444     663
15445     664
15446     665
15447     666
15448     667
15449     668
15450     669
15451     670
15452     671
15453     672
15454     673
15455     674
15456     675
15457     676
15458     677
15459     678
15460     679
15461     
```

```

1278      000
1279      001
1280          .ENDC
1281          .IF DF SLOW
1282          .SBTTL SELQSY--ROUTINETOCHECK SELECT AND QSYNC AND DIDDLE LINE STATUS WORD
1283          :USES SPS, ALWAYS CALLED BY FIRST INSTR IN A RSTATE
1284          SELQSY: SPBR  IBUS,RCVDAT,SPS ;READCHARACTERINTO SPS AND THE BR
1285          BR7   15$ ;SELECT SET?--BRANCH
1286          5$:    BRWRTE BR,AA!SPS ;SHIFTBR LEFT
1287          10$:   BRWRTE IMM,77 ;FINAL SET?
1288          SP    BR,AORB,SPS ;MASK TO BR
1289          .ALWAY BR,INCA,SP3!PAGE1 ;TURN OFF SELECTANDFINAL
1290          .15$:  BRWRTE IMM,200 ;SET OK TO SEND
1291          SP    BR,AORB,SP10 ;IN LINE STATUS WORD
1292          .ALWAYS 5$ ;SETCLEARACTIVE
1293          20$:  BRWRTE IMM,20 ;IN LINE STATUS WORD
1294          SP    BR,AORB,SP10
1295          .ALWAYS 10$ ;PAGE
1296          .:PAGE
1297          .:ENDC
1298          .000
1299 013722 000756
(1) 013722 060601
1300 013724 000757
(1) 013724 103742
1301 013726 000760
(1) 013726 000610
1302 013730 000761
(1) 013730 063301
1303 013732 000762
(1) 013732 100742
1304 013734 000763
(1) 013734 000404
1305 013736 000764
(1) 013736 063000
1306 013740 000765
(1) 013740 110601
1307 013742 000766
(1) 013742 000404
          .BOOT: BRWRTE BR,SELA!SP1 ;SEE IF IN MAINT. MODE
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SELA!SP1>>
          BR7   RA3 ;BRANCH IF SO AND TREAT DLE LIKE NUM. MSG.
          MICPC=MICPC+1
          <JUMP!BR7CON!<RA3-INIT&3000*4>!<RA3-INIT&777/2>>
          BRWRTE IMM,210 ;MASK TO SET MAINT MODE AND DLE RECV'D
          MICPC=MICPC+1
          <MOVE!WRTEBR!IMM!<210>>
          SP    BR,AORB,SP1 ;SET THE BITS
          MICPC=MICPC+1
          <MOVE!SPX!BR!AORB!SP1>
          ALWAYS RA3 ;TREAT LIKE NUMBERED MESSAGE
          MICPC=MICPC+1
          <JUMP!ALCOND!<RA3-INIT&3000*4>!<RA3-INIT&777/2>>
          RESEXT: BRWRTE IMM,4 ;ADD TO MXT BITS
          MICPC=MICPC+1
          <MOVE!WRTEBR!IMM!<4>>
          SP    BR,ADD,SPO
          MICPC=MICPC+1
          <MOVE!SPX!BR!ADD!SPO>
          ALWAYS TH3X
          MICPC=MICPC+1
          <JUMP!ALCOND!<TH3X-INIT&3000*4>!<TH3X-INIT&777/2>>
          TABMXT: BRWRTE IMM,4 ;INCREMENT MXT
          MICPC=MICPC+1
          <MOVE!WRTEBR!IMM!<4>>

```

```

(1) 1308 013744           SP    IBUS,UBBR,SPO      ;READ BR CONTROL
(1)          000767
(1) 013744 123220        MICPC=MICPC+1
(1)          000770
(1) 013746 061011        <MOVE!SPX!IBUS!UBBR!SPO>
(1)          000771
(1) 013750 114761        OUT    BR ADD!OBR
(1)          000772
(1) 013752 000402        MICPC=MICPC+1
(1)          000773
(1) 013754 114663        <MOVE!WRTEBR!IMM!<2>>
(1)          000004
(1) 013756 000774        RTHRES: BRWRTE IMM,2
(2)          000000
(2) 013756 000000        MICPC=MICPC+1
(2)          000000
(1) 013760 000775        $ZERO
(2)          000000
(2) 013760 000000        MICPC=MICPC+1
(2)          000000
(1) 013762 000776        $ZERO
(2)          000000
(2) 013762 000000        MICPC=MICPC+1
(2)          000000
(1) 013764 000777        $ZERO
(2)          000000
(2) 013764 000000        MICPC=MICPC+1
(2)          000000

```

1318	013766	=INIT+2000
1319	00077?	MICPC=777
1320		.SBTTL TMTDA--TRANSMITTER DISPATCH ROUTINE
1321		.
1322	013766	TMTDA: BRWRTE IBUS TMTCON ;READ TRANSMITTER CONTROL REGISTER
(1)	001000	MICPC=MICPC+1
(1)	013766	<MOVE!WRTEBR!IBUS!<TMTCON>>
(1)		
1323	013770	BR4 DP SELA,<2!PAGE2> ;IF READY PROCEED
(1)	001001	MICPC=MICPC+1
(1)	013770	<JUMP! BR4CON!DP!SELA!2!PAGE2>
(1)		
1324	013772	ALWAYS I1 ;ELSE IDLE
(1)	001002	MICPC=MICPC+1
(1)	013772	<JUMP!ALCOND!(I1-INIT\$3000*4)!<I1-INIT&777/2>>
(1)		

```

1326          .SBTTL TMTA--FIRST CHARACTER OF HEADER
1327          ;
1328 013774   TMTA:    .IF DF $LOW
1329          001           BRWRTE BR,AA!SP10      ;SHIFT LEFT
1330           .IF DF $LOW
1331           BR7  RCVCK
1332           .ENDC
1333          000
1334 013774   TA1:    BRWRTE BR,SELA!SP10      ;REREAD STATUS
1335          0C1003
1336          060610
1337          (1)
1338 013776   001004
1339          112007
1340          (1)
1341          001005
1342          001620
1343 014000   BRSHFT
1344          001006
1345          103063
1346          001
1347          001007
1348          001008
1349          001009
1350          001010
1351          001011
1352          001012
1353          001013
1354          001014
1355          103054
1356          001015
1357          000773

          .ENDC
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SELA!SP10>>
          BRO  NUMSYN      ;IF UNNUMBPENDING -- SEND IT
          MICPC=MICPC+1
          <JUMP!BROCON!<NUMSYN-INIT&3000*4>!<NUMSYN-INIT&777/2>>
          BR4  IDLEO      ;IF START MODE--EXIT
          MICPC=MICPC+1
          <JUMP!BR4CON!<IDLEO-INIT&3000*4>!<IDLEO-INIT&777/2>>
          .IF DF $LOW
          BR1  NUMSYN      ;IF LINE HAS GONE IDLE SEND SYN
          .ENDC
          .IF NDF $LOW
          BRWRTE BR,<SELA!SP10>      ;READ LINE STATUS WORD
          MICPC=MICPC+1
          <MOVE!WRTEBR!BR!<SELA!SP10>>
          BR7  SS          ;IF OK TO SEND--PROCEED
          MICPC=MICPC+1
          <JUMP!BR7CON!<SS-INIT&3000*4>!<SS-INIT&777/2>>
          ALWAYS I1        ;ELSE--IDLE
          MICPC=MICPC+1
          <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>
          BRWRTE IBUS,MODEM      ;ARE WE STILL SENDING?
          MICPC=MICPC+1
          <MOVE!WRTEBR!IBUS!<MODEM>>
          BRSHFT
          MICPC=MICPC+1
          <MOVE!SHFTBR!WRTEBR!SELB>
          BR4  I1          ;RTS SET? IF SO WE ARE--STALL
          MICPC=MICPC+1
          <JUMP!BR4CON!<I1-INIT&3000*4>!<I1-INIT&777/2>>
          BRWRTE IMM,373      ;MASK TO TURN OFFLINE IDLE
          MICPC=MICPC+1
          <MOVE!WRTEBR!IMM!<373>>

```

N10

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 6-64
TMTA--FIRST CHARACTER OF HEADER

PAGE: 0130

```

(1) 1350 014022          SP     BR,AANDB,SP10      ; IN LINE STATUS WORD
(1)                               MICPC=MICPC+1
(1)                               <MOVE!SPX!BP!AANDB!SP10>

(1) 1351 014024          TSTATE  TMTA1
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRTEBR!IMM!<TMTA1-INIT&777/2>>
(1)                               MICPC=MICPC+1
(1)                               <MOVE!SPX!BR!SELB!SP2>
(1) 1352 014026          BRWRTE IMM,12
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRTEBR!IMM!<12>>

(1) 1353 014030          SP     BR,SELB,SP6      ; STORE IN SP6
(1)                               MICPC=MICPC+1
(1)                               <MOVE!SPX!BR!SELB!SP6>

(1) 1354 014032          ALWAYS I1           ; BACK TO IDLE LOOP
(1)                               MICPC=MICPC+1
(1)                               <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>

(1) 1355 014034          TMTA1: SP     BR,DECA,SP6    ; DECREMENT SYN COUNT
(1)                               MICPC=MICPC+1
(1)                               <MOVE!SPX!BR!DECA!SP6>

(1) 1356 014040          Z      TMTEXT
(1)                               MICPC=MICPC+1
(1)                               <JUMP!ZCOND!<TMTEXT-INIT&3000*4>!<TMTEXT-INIT&777/2>>

(1) 1357 014042          OUTPUT IMM,<1!OTMTC0>   ; WRITE SOM TO TMTR CONTRL
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRROUT!IMM!<1!OTMTC0>>

(1) 1358 014044          BRWRTE IMM,226      ; SYNC CHAR
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRTEBR!IMM!<226>>

(1) 1359 014046          OUTPUT BR,<SELB!TMTDAT>  ; SEND THE CHARACTER
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRROUT!BR!<SELB!TMTDAT>>

(1) 1360 014050          ALWAYS I1
(1)                               MICPC=MICPC+1
(1)                               <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>

(1) 1361 000               .ENDC
(1) 1362 014052          TMTEXT: BRWRTE BR,<SELA!SP10>  ; UNNUMB MESSGE?
(1)                               MICPC=MICPC+1
(1)                               <MOVE!WRTEBR!BR!<SELA!SP10>>

(1) 1363 014054          BRO    TMTUN        ; IF SO --BRANCH
(1)                               MICPC=MICPC+1
(1)                               <JUMP!BROCON!<TMTUN-INIT&3000*4>!<TMTUN-INIT&777/2>>

(1) 1364 014056          TSTATE TMTB

```

```

(1) 014056 001034 MICPC=MICPC+1
(1) 014056 000451 <MOVE!WRTEBR!IMM!<TMTB-INIT&777/2>>
(1) 014060 001035 MICPC=MICPC+1
(1) 014060 063222 <MOVE!SPX!BR!SELB!SP2>
(1) 014062 001036 BRWRTE BR SELA!SP1 ;ARE WE IN BOOT MODE
(1) 014062 060601 <MOVE!WRTEBR!BR!<SELA!SP1>>
(1)
1365 014064 BR7 TMTBT ;IF SO SEND DLE
(1) 014064 001037 MICPC=MICPC+1
(1) 014064 113447 <JUMP!BR7CON!<TMTBT-INIT&3000*4>!<TMTBT-INIT&777/2>>
(1)
1367 014066 BRWRTE IMM,201 ;ELSE STORE SOH
(1) 014066 001040 MICPC=MICPC+1
(1) 014066 000601 <MOVE!WRTEBR!IMM!<201>>
(1)
1368 014070 TMTAS: OUTPUT BR,<SELB!TMTDAT> ;IN TMT SILO
(1) 014070 001041 MICPC=MICPC+1
(1) 014070 062230 <MOVE!WRROUT!BR!<SELB!TMTDAT>>
(1)
1369 014072 ALWAYS I1
(1) 014072 001042 MICPC=MICPC+1
(1) 014072 100454 <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>
(1)
1370 014074 TMTUN: TSTATE TMTI
(1) 014074 001043 MICPC=MICPC+1
(1) 014074 000610 <MOVE!WRTEBR!IMM!<TMTI-INIT&777/2>>
(1) 001044 MICPC=MICPC+1
(1) 014076 063222 <MOVE!SPX!BR!SELB!SP2>
(1) 014100 BRWRTE IMM,5 ;ENQ TO BR
(1) 001045 MICPC=MICPC+1
(1) 014100 000405 <MOVE!WRTEBR!IMM!<5>>
(1)
1372 014102 ALWAYS TMTAS
(1) 014102 001046 MICPC=MICPC+1
(1) 014102 110441 <JUMP!ALCOND!<TMTAS-INIT&3000*4>!<TMTAS-INIT&777/2>>
(1)
1373 014104 TMTBT: BRWRTE IMM,220 ;WRITE A DLE TO BR
(1) 001047 MICPC=MICPC+1
(1) 014104 000620 <MOVE!WRTEBR!IMM!<220>>
(1)
1374 014106 ALWAYS TMTAS ;SEND IT
(1) 001050 MICPC=MICPC+1
(1) 014106 110441 <JUMP!ALCOND!<TMTAS-INIT&3000*4>!<TMTAS-INIT&777/2>>
(1)
1375 001 . IF DF $LOW
1376
1377 : NUMSYN: BRWRTE BR,<SELA!SP10> ;READ LINE STATUS WORD
1378 8R7 $S ;IF OK TO SEND--PROCEED
1379 ALWAYS I1 ;ELSE--IDLE
1380 5$: BRWRTE IBUS,MODEM ;ARE WE STILL SENDING?
1381 BRSHFT

```

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 7
TMTA--FIRST CHARACTER OF HEADER

PAGE: 0132

1383
1384
1385
1386
1387

BR4 II ;RTS SET? IF SO WE ARE--STALL
BRWRTE IMM,373 ;MASK TO TURN OFFLINE IDLE
SP BR AANDB,SP10 ;IN LINE STATUS WORD
TSTATE TMTA1
BRWRTE IMM,10

C11

DMCII DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8
TMTA--FIRST CHARACTER OF HEADER

PAGE: 0133

1389
1390
1391
1392
1393
1394
1395

000

TMTA1: SP BR,SELB,SP6
SP BR,DECA,SP6
Z TMTTEXT
OUTPUT IMM.<1!OTMTC0>
BRWRTE IMM.226
ALWAYS TMTAS
.ENDC

;STORE IN SP6
;DECREMENT SYN COUNT
;WRITE SOM TO TMTR CONTRL
;SYNC CHAR

D11

E11

DMCII DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-1
TMTB--OUTPUT FIRST CHAR OF COUNT

PAGE: 0134

```

1397          .SBTTL TMTB--OUTPUT FIRST CHAR OF COUNT
1398
1399 014110      TMTB: LDMA BR SELA!SP16           ;GETPOINTER TO NEXT TMT LINK
(1)          MICPC=MICPC+1
(1)          .IF IDN BR IMM
(1)          <MOVE!LDMAR!IMM!<SELA!SP16&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!BR!<SELA!SP16>>
(1)          .ENDC
1400 014112      MEMINC IMM,3             ;WRITE MSG TMTED TO FLAGS
(1)          MICPC=MICPC+1
(1) 014112 016403 <MOVE!WRMEM!INCMAR!IMM!<3>>
(1)
1401 014114      MEMINC BR SELA!SP12        ;PICK UP MSGNO
(1)          MICPC=MICPC+1
(1) 014114 076612 <MOVE!WRMEM!INCMAR!BR!<SELA!SP12>>
(1)
1402 014116      STATE TMTC            ;ADDRESS TMTR STATE
(1)          MICPC=MICPC+1
(1) 014116 000476 <MOVE!WRTEBR!IMM!<TMTC-INIT3777/2>>
1403 014120      TBO: SP BR SELB,SP2       ;UPDATE IT
(1)          MICPC=MICPC+1
(1) 014120 063222 <MOVE!SPX!BR!SELB!SP2>
(1)
1404 014122      OUTPUT <MEMX!INCMAR>,SELB!IBA1 ;WRITELOWBYTEOFADDRESS
(1)          MICPC=MICPC+1
(1) 014122 056224 <MOVE!WROUT!MEMX!INCMAR!<SELB!IBA1>>
(1)
1405 014124      OUTPUT <MEMX!INCMAR>,SELB!IBA2 ;WRITE HIGH BYTE OF ADDRESS
(1)          MICPC=MICPC+1
(1) 014124 056225 <MOVE!WROUT!MEMX!INCMAR!<SELB!IBA2>>
(1)
1406 014126      SP MEMX SELB,SP?    ;HIGH BYTE OF COUNT TO SP?
(1)          MICPC=MICPC+1
(1) 014126 043227 <MOVE!SPX!MEMX!SELB!SP?>
(1)
1407 014130          SP IBUS,NPR,SPO   ;WAIT TO MASK OFF MEM EXT. BITS
1408 (1)          MICPC=MICPC+1
(1) 014130 123200 <MOVE!SPX!IBUS!NPR!SPO>
(1)
1409 014132          BRWRTE IMM,220
(1)          MICPC=MICPC+1
(1) 014132 000620 <MOVE!WRTEBR!IMM!<220>>
(1)
1410 014134          SP BR,AANDB,SPO
(1)          MICPC=MICPC+1
(1) 014134 063260 <MOVE!SPX!BR!AANDB!SPO>
(1)
1411 014136          SP IMM,300.SP6   ;MASK FOR MXT
(1)          MICPC=MICPC+1
(1) 014136 093306 <MOVE!SPX!IMM!300!SP6>
(1)
1412 014140          BRWRTE MEMX!INCMAR,AANDB!SP6 ;TURN OFF C02
(1)          MICPC=MICPC+1

```

```

(1) 014140 054666           <MOVE!WRTEBR!MEMX!INCMAR!<AANDB!SP6>>
(1)
1413 014142               OUTPUT MEMX SELB!TMTDAT          ;ALSO WRITE COUNT TO TMTR SILC
(1) 001066
(1) 014142 042230           MICPC=MICPC+1
(1) <MOVE!WROUT!MEMX!<SELB!TMTDAT>>
(1)
1414 014144               BRSHT
(1) 001067               MICPC=MICPC+1
(1) 014144 001620           <MOVE!SHFTBR!WRTEBR!SELB>
(1)
1415 014146               BRSHT
(1) 001070               MICPC=MICPC+1
(1) 014146 001620           <MOVE!SHFTBR!WRTEBR!SELB>
(1)
1416 014150               BRSHT
(1) 001071               MICPC=MICPC+1
(1) 014150 001620           <MOVE!SHFTBR!WRTEBR!SELB>
(1)
1417 014152               BRSHT
(1) 001072               MICPC=MICPC+1
(1) 014152 001620           <MOVE!SHFTBR!WRTEBR!SELB>
(1)
1418 014154               OUT    BR AORB!ONPR
(1) 001073               MICPC=MICPC+1
(1) 014154 061310           <MOVE!WROUTX!BR!<AORB!ONPR>>
(1)
1419 014156               SPBR   MEMX SELB SP6          ;LOWBYTE OF COUNT TO SP6
(1) 001074               MICPC=MICPC+1
(1) 014156 043626           <MOVE!SPBRX!MEMX!SELB!SP6>
(1)
1420                 001     .IF DF $LOW   ;*****10/21/76
1421                 000     ALWAYS IDLE
1422                 001     .ENDC
1423                 001     .IF NDF $LOW   ;*****10/21/76
1424 014160               ALWAYS I1
(1) 001075               MICPC=MICPC+1
(1) 014160 100454           <JJMP!ALCOND!<I1-INIT$3000*4>!<I1-INIT$777/2>>
(1)
1425                 000     .ENDC
(1)

```

```

1428          .SBTTL TMTD--OUTPUT SECOND CHAR OF COUNT
1429
1430 014162      TMTD: BRWRTE IMM,77           ;MASK TO CLEAR MXT BITS
1431          MICPC=MICPC+1
1432          <MOVE!WRTEBR!IMM!<77>>
1433          SPBR   BR,AANDB,SP7            ;CLEAR THEM
1434          MICPC=MICPC+1
1435          <MOVE!SPBRX!BR!AANDB!SP7>
1436          OUTPUT DP,<SELB!TMTDAT>       ;WRITE TO TMT SILO
1437          MICPC=MICPC+1
1438          <MOVE!WROUT!DP!<SELB!TMTDAT>>
1439          BRWRTE IMM,TML8             ;GET WRAPAROUND ADDRESS
1440          MICPC=MICPC+1
1441          <MOVE!WRTEBR!IMM!<TML8>>
1442          CMP    BR,SP16              ;WRAPAROUND
1443          MICPC=MICPC+1
1444          <SUBTC!BR!SP16>
1445          Z      10$                ;JUMP TO ZCOND!<10$-INIT$3000*4>!<10$-INIT$777/2>
1446          001103
1447          111511
1448          001104      SS:           BRWRTE IMM,6           ;OFFSET TO NEXT LINK
1449          MICPC=MICPC+1
1450          <MOVE!WRTEBR!IMM!<6>>
1451          000406
1452          SP    BR,ADD,SP16          ;UPDATE THE POINTER
1453          MICPC=MICPC+1
1454          <MOVE!SPX!BR!ADC!SP16>
1455          001105
1456          063015
1457          014202      001           .IF DF SLOW
1458          STATE TMTD
1459          ALWAYS XEXIT
1460          .ENDC
1461          000
1462          001
1463          001106
1464          014202      000514        .IF NDF SLOW
1465          TSTATE TMTD
1466          MICPC=MICPC+1
1467          <MOVE!WRTEBR!IMM!<TMTD-INIT$777/2>>
1468          001107
1469          063222
1470          014204      001107        MICPC=MICPC+1
1471          <MOVE!SPX!BR!SELB!SP2>
1472          014206      001110        ALWAYS I1          :****OCTOBER 29, 1976
1473          MICPC=MICPC+1
1474          <JUMP!ALCOND!<I1-INIT$3000*4>!<I1-INIT$777/2>>
1475          100454
1476          000
1477          001111      10$:          .ENDC
1478          BRWRTE IMM,TML1          ;GO BACK TO FIRST LINK
1479          MICPC=MICPC+1
1480          <MOVE!WRTEBR!IMM!<TML1>>
1481          000471
1482          014212      001112        SP    BR,SELB,SP16
1483          MICPC=MICPC+1

```

SMC:1 CCNMF PROTOCOL IMPLEMENTATION
CCNMF.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-4
TMTC--OUTPUT SECOND CHAR OF COUNT

PAGE: 513?

H11

(1)	014212	063236
1449	014214	001113
1450	014214	110506
1451		

```

1452
1453 014216      001114
1454 014216      000524
1455 014220      001115
1456 014220      063166
1457 014222      001116
1458 014222      111120
1459 014224      001117
1460 014224      063167
1461 014226      001120
1462 014226      001
1463 014226      010171
1464 014226      090
1465 014230      001121
1466 014230      042230
1467 014232      001122
1468 014232      063222
1469 014234      001123
1470 014234      100454

TMTD: .SBTTL TMTD--RESPONSE FIELD-NUMBERED MESSAGE
       STATE TMTE
       MICPC=MICPC+1
       <MOVE!WRTEBR!IMM!<TMTE-INIT&777/2>,
       SP     BR DECA,SP6                                ;ADJUSRT COUNT FOR TWO'S COMPLEMENT
       MICPC=MICPC+1
       <MOVE!SPX!BR!DECA!SP6>

       C      TD2                                     ;NO OVERFLOW
       MICPC=MICPC+1
       <JUMP!CCOND!<TD2-INIT&3000*4>!<TD2-INIT&777/2>>

       SP     BR DECA,SP7                                ;DECREMENT HIGH BYTE OF COUNT
       MICPC=MICPC+1
       <MOVE!SPX!BR!DECA!SP7>

TD2:  LDMA   IMM,ISP11                               ;RESP FIELD ADDR TO MAR
       MICPC=MICPC+1
       .IF IDN IMM IMM
       <MOVE!LDMAR!IMM!<ISP11&377>>
       .IFF
       <MOVE!LDMAR!IMM!<ISP11>>
       .ENDC

TD3:  OUTPUT  MEMX,SELB!TMTDAT                  ;WRITE IT TO SILO
       MICPC=MICPC+1
       <MOVE!WROUT!MEMX!<SELB!TMTDAT>>

XEXIT2: SP    BR SELB,SP2
       MICPC=MICPC+1
       <MOVE!SPX!BR!SELB!SP2>

ALWAYS I1
MICPC=MICPC+1
<JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>

```

1462
1463 014236
1464 014236
(1) 014236 001124
(1) 014236 123600
(1)
1465 014240
(1) 014240 001125
(1) 014240 102054
(1)
1466 014242
(1) 014242 001126
(1) 014242 060612
(1)
1467 014244
(1) 014244 001127
(1) 014244 062230
(1)
1468 014246
(1) 014246 001130
1469 014250
(1) 014250 000532
(1) 014250 001131
(1) 014250 110600

TMTE: .SBTTL TMTE--NUMBER FIELD--NUMBERED MESSAGE
SPBR IBUS,NPR,SPO ;READ NPR CONTROL REGISTER
MICPC=MICPC+1
<MOVE!SPBRX!IBUS!NPR!SPO>

BRO I1 ;BUSY - GET OUT
MICPC=MICPC+1
<JUMP!BROCON!<I1-INIT&3000*4>!<I1-INIT&777/2>>

BRWRTE BR,SELA!SP12
MICPC=MICPC+1
<MOVE!WRTEBR!BR!<SELA!SP12>>

OUTPUT BR,<SELB!TMTDAT> ;WRITE IT TO THE SILC
MICPC=MICPC+1
<MOVE!WROUT!BR!<SELB!TMTDAT>>

STATE TMTF
MICPC=MICPC+1
<MOVE!WRTEBR!IMM!<TMTF-INIT&777/2>>
ALWAYS TH3
MICPC=MICPC+1
<JUMP!ALCOND!<TH3-INIT&3000*4>!<TH3-INIT&777/2>>

K11

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-7
TMTF--NUMBERED MSG ADDRESS FIELD

PAGE: 0140

```

1471
1472
1473 014252      .SBTTL TMTF--NUMBERED MSG ADDRESS FIELD
1473 (1) 001132
1473 (1) 014252      TMTF: STATE TF1
1474 014254      MICPC=MICPC+1
1474 (1) 001133      <MOVE!WRTEBR!IMM!<TF1-INIT&777/2>>
1474 (1) 014254      SP     BR SELB,SP2
1474 (1) 063222      MICPC=MICPC+1
1474 (1)          <MOVE!SPX!BR!SELB!SP2>

1475 014256      BRWRTE IMM,1           ;LOAD ADDRESS
1475 (1) 001134
1475 (1) 014256      MICPC=MICPC+1
1475 (1) 000401      <MOVE!WRTEBR!IMM:<1>>

1476 001
1477 014260      TF3: .IF NDF $LOW
1477 (1) 001135      OUTPUT BR <SELB!TMTDAT>
1477 (1) 014260      MICPC=MICPC+1
1477 (1) 062230      <MOVE!WRROUT!BR!<SELB!TMTDAT>>

1478 014262      ALWAYS I1
1478 (1) 001136      MICPC=MICPC+1
1478 (1) 014262      <JUMP!9LCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>

1479 000
1480 001
1481 000
1482 000

```

1484		.SBTTL TF1-NUMBERED MSG HEADER EOM	
1485	014264	BRWRTE IMM,2	;EOM MASK TO BR
(1)	014264	MICPC=MICPC+1	
(1)	001137	<MOVE!WRTEBR!IMM!<2>>	
1486	014266	OUTPUT BR <SELB!OTMTCO>	;UPDATE TMTR CONTROL REGISTER
(1)	001140	MICPC=MICPC+1	
(1)	014266	<MOVE!WRROUT!BR!<SELB!OTMTCO>>	
(1)	062231		
1487	014270	OUTPUT BR <SELB!TMTDAT>	;OUTPUT A GARBAGE CHAR
(1)	001141	MICPC=MICPC+1	
(1)	014270	<MOVE!WRROUT!BR!<SELB!TMTDAT>>	
(1)	062230		
1488	014272	BRWRTE IBUS,IIBA1	;READ LOW ORDER FROM INBA
(1)	001142	MICPC=MICPC+1	
(1)	014272	<MOVE!WRTEBR!IBUS!<IIBA1>>	
(1)	020500		
1489	014274	BRO TMTF1	;IF ODD BYTE--BRANCH
(1)	001143	MICPC=MICPC+1	
(1)	014274	<JUMP!BROCON!<TMTF1-INIT\$3000*4>!<TMTF1-INIT\$777/2>>	
(1)	112162		
1490	014276	STATE TMTH	
(1)	001144	MICPC=MICPC+1	
(1)	014276	<MOVE!WRTEBR!IMM!<TMTH-INIT\$777/2>>	
1491	014300	ALWAYS XEXIT	
(1)	001145	MICPC=MICPC+1	
(1)	014300	<JUMP!ALCOND!<XEXIT-INIT\$3000*4>!<XEXIT-INIT\$777/2>>	
(1)	110563		

```

1493 :*****TIME CRITICAL PATH--MODIFY WITH GREAT CARE
1494 .SBTTL TMTH--ROUTINE TO OUTPUT DATA CHARACTERS
1495 .
1496 TMTH: SPBR IBUS NPR,SPO ;READ NPR CONTROL
1497 .1) MICPC=MICPC+1
1498 014302 001146
1499 (1) 014302 123600
1500 (1)
1501 (1) 014304 001
1502 (1) 014304 001147 ;IF RECV NPR --PROCESS
1503 (1) 014304 113151
1504 (1)
1505 (1) 014306 000
1506 (1) 014306 001150 ;IF NPR IN PROGRESS --BRANCH
1507 (1) 014306 102054
1508 (1)
1509 (1) 014310 001151 ;WRITE THE EVEN CHAR TO TMT SILO
1510 (1) 014310 022010
1511 (1) 014312 001152 ;READ LOW BYTE OF BA TO SP
1512 (1) 014312 023100
1513 (1)
1514 (1) 014314 001153 ;OUTPUT INCREMENTED BA
1515 (1) 014314 062064
1516 (1)
1517 (1) 014316 001154 ;DECREMENT CHARACTER COUNT
1518 (1) 014316 063166
1519 (1)
1520 (1) 014320 001155 ;NO OVERFLOW
1521 (1) 014320 111160
1522 (1)
1523 (1) 014322 001156 ;DECREMENT HIGH BYTE OF COUNT
1524 (1) 014322 063167
1525 (1)
1526 (1) 014324 001157 ;BYTE COUNT ZERO
1527 (1) 014324 115407
1528 (1)
1529 (1) 014326 001 ;READ TMTR CONTROL CSR
1530 (1) 014326 001160
1531 (1) 014326 020620
1532 (1)
1533 (1) 014330 001161 ;IF MORE ROOM IN SILO--BRANCH
1534 (1) 014330 113165
1535 (1)
1536 (1) 014330 000 .ENDC

```

```

1513 014332          TMTF1: STATE TMTH0
(1)   001162          MICPC=MICPC+1
(1)   014332 000565    <MOVE!WRTEBR!IMM!<TMTH0-INIT&777/2>>
1514          001          .IF DF $LOW
1515          000          ALWAYS XEXIT
1516          001          .ENDC
1517          001          .IF NDF $LOW
1518 014334          XEXIT: SP      BR SELB,SP2           ;STORE NEW TRANSMIT STATE
(1)   001163          MICPC=MICPC+1
(1)   014334 063222    <MOVE!SPX!BR!SELB!SP2>
1519 014336          ALWAYS I1
(1)   001164          MICPC=MICPC+1
(1)   014336 100454    <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>
1520          000          .ENDC
1521 014340          TMTH0: SP      BR IBUS,NPR,SPO       ;NPR BUSY
1522          001          SPBR   IBUS,NPR,SPO
1523          000          BRO    I1
1524          000          .ENDC
1525 014340          TH9:  OUTPUT IBUS,<INDAT2!TMTDAT>     ;ODD CHAR TO SILO
(1)   001165          MICPC=MICPC+1
(1)   014340 022030    <MOVE!WROUT!IBUS!<INDAT2!TMTDAT>>
1527 014342          SP      IBUS,IIBA1,SPO        ;READ LOW BYTE TO BA
(1)   001166          MICPC=MICPC+1
(1)   014342 023100    <MOVE!SPX!IBUS!IIBA1!SPO>
1528 014344          OUTPUT BR,<INCA!IBA1>       ;OUTPUT THE INCREMENTED BA
(1)   001167          MICPC=MICPC+1
(1)   014344 062064    <MOVE!WROUT!BR!<INCA!IBA1>>
1529 014346          C      HOINCH
(1)   001170          MICPC=MICPC+1
(1)   014346 111377    <JUMP!CCOND!<HOINCH-INIT&3000*4>!<HOINCH-INIT&777/2>>
1530 014350          TH8:  SP      BR DECA,SP6        ;DECREMENT CHARACTERCOUNT
(1)   001171          MICPC=MICPC+1
(1)   014350 063166    <MOVE!SPX!BR!DECA!SP6>
1531 014352          C      TH7
(1)   001172          MICPC=MICPC+1
(1)   014352 111175    <JUMP!CCOND!<TH7-INIT&3000*4>!<TH7-INIT&777/2>>
1532 014354          SP      BR DECA,SP7        ;DECREMENT HIGH BYTE OF COUNT
(1)   001173          MICPC=MICPC+1
(1)   014354 063167    <MOVE!SPX!BR!DECA!SP7>
1533 014356          Z      HEH1
(1)   001174          MICPC=MICPC+1
(1)   014356 115407    <JUMP!ZCOND!<HEH1-INIT&3000*4>!<HEH1-INIT&777/2>>
1534 014360          TH7:  SPBR   IBUS,NPR,SPO       ;READ NPR PEGISTER
(1)   001175          MICPC=MICPC+1
(1)   014360 123600    <MOVE!SPBRX!IBUS!NPR!SPO>

```

B12

```

(1) 1535      001
(1) 1536 014362 001176 .IF NDF SLOW
(1) 1537      000 :IF NPR BUSY WAIT TO GO
(1) 1538 014364 001177 BRO TH2
(1) 1539 014366 000546 MICPC=MICPC+1
(1) 1540 014370 001201 <JUMP!BROCON!<TH2-INIT&3000*4>!<TH2-INIT&777/2>>
(1) 1541 014372 001202 .ENDC
(1) 1542 014374 001203 STATE TMTH
(1) 1543 014376 001204 MICPC=MICPC+1
(1) 1544 014400 001205 <MOVE!WRTEBR!IMM!<TMTH-INIT&777/2>>
(1) 1545 014400 000575 TH3: SP BR,SELB,SP2 ;SAVE TSTATE
(1) 1546 014404 001207 MICPC=MICPC+1
(1) 1547 014404 100454 <MOVE!SPX!BR!SELB!SP2>
(1) 1548      000 TH3X: BRWRTE IMM,156 ;CLEAR C0 AND C1
(1) 1549      000 MICPC=MICPC+1
(1) 1540 014370 000556 <MOVE!WRTEBR!IMM!<156>>
(1) 1541 014372 001202 SP BR,AANDB,SPO ;CLEAR THE BITS
(1) 1542 014374 061070 MICPC=MICPC+1
(1) 1543 014376 001204 <MOVE!SPX!BR!AANDB!SPO>
(1) 1544 014400 001205 .IF NDF SLOW
(1) 1545 014400 001206 TSTATE TH7
(1) 1546 014404 001207 MICPC=MICPC+1
(1) 1547 014404 100454 <MOVE!WRTEBR!IMM!<TH7-INIT&777/2>>
(1) 1548      000 MICPC=MICPC+1
(1) 1549      000 <MOVE!SPX!BR!SELB!SP2>
(1) 1540 014370 001201 ALWAYS I1
(1) 1541 014372 001202 MICPC=MICPC+1
(1) 1542 014374 061070 <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>
(1) 1543 014376 001204 .ENDC
(1) 1544 014400 001205 ;*****END TIME CRITICAL PATH*****
(1) 1545 014400 000575 ;
(1) 1546 014404 001207 ;
(1) 1547 014404 100454 ;
(1) 1548      000 ;
(1) 1549      000 ;

```

C12

```

1551
1552 014406      .SBTTL TMTI--SEND UNNUMBERED TYPE FIELD
(1)          001210   TMTI: LDMA IMM,T ;ADDRESS OF TYPE FIELD TO MAR
(1)          001
(1) 014406 010151   MICPC=MICPC+1
(1)
(1)
(1)          000   .IF IDN IMM IMM
(1)          000   <MOVE!LDMAR!IMM!<T$377>>
(1)          000   .IFF
(1)          000   <MOVE!LDMAR!IMM!<T>>
(1)          000   .ENDC

1553 014410      SP MEMX SELB,SP6 ;COPY IT TO SP6
(1)          001211   MICPC=MICPC+1
(1) 014410 043226   <MOVE!SPX!MEMX!SELB!SP6>

1554 014412      STATE TMTJ
(1)          001212   MICPC=MICPC+1
(1) 014412 000614   <MOVE!WRTEBR!IMM!<TMTJ-INIT$777/2>>
1555 014414      ALWAYS TD3
(1)          001213   MICPC=MICPC+1
(1) 014414 110521   <JUMP!ALCOND!<TD3-INIT$3000*4>!<TD3-INIT$777/2>>

1556
1557
1558 014416      ;.SBTTL TMTJ--SEND SUB-TYPE FIELD
(1)          001214   TMTJ: LDMA IMM,ST ;ADDRESS OF SUB-TYPE FIELD TO MAR
(1)          001
(1) 014416 010152   MICPC=MICPC+1
(1)
(1)          000   .IF IDN IMM IMM
(1)          000   <MOVE!LDMAR!IMM!<ST$377>>
(1)          000   .IFF
(1)          000   <MOVE!LDMAR!IMM!<ST>>
(1)          000   .ENDC

1559 014420      STATE TMTK
(1)          001215   MICPC=MICPC+1
(1) 014420 000617   <MOVE!WRTEBR!IMM!<TMTK-INIT$777/2>>
1560 014422      ALWAYS TD3
(1)          001216   MICPC=MICPC+1
(1) 014422 110521   <JUMP!ALCOND!<TD3-INIT$3000*4>!<TD3-INIT$777/2>>
(1)

```

D12

```

1562          .SBTTL TMTK--OUTPUT RESPONSE FIELD (UNNUMB MSG)
1563
1564 014424      TMTK: BRWRTE IMM,3           ;WRITE A 3 TO BR
(1) 014424 001217
(1) 014424 000403
(1)
1565 014426      NOP    BR SUB,SP6          ;IF TYPE LESS THAN 3
(1) 014426 001220
(1) 014426 060346
(1)
1566 014430      TSTATE TMTL
(1) 014430 001221
(1) 014430 000625
(1) 001222
(1) 014432 063222
1567 014434      C      TMTL0
(1) 014434 001223
(1) 014434 111232
(1)
1568 014436      ALWAYS TD2
(1) 014436 001224
(1) 014436 110520
(1)

1569
1570          ;SBTTL TMTL--UNNUMB MSG NUMBER FIELD
1571 014440      TMTL: TSTATE TMTM
(1) 014440 001225
(1) 014440 000637
(1) 001226
(1) 014442 063222
1572 014444      BRWRTE IMM,3
(1) 014444 001227
(1) 014444 000403
(1)
1573 014446      CMP    BR,SP6           ;IS MESSAGE REP
(1) 014446 001230
(1) 014446 060366
(1)
1574 014450      Z      TMTL1           ;YES
(1) 014450 001231
(1) 014450 111635
(1)
1575 014452      TMTL0: BRWRTE IMM,0         ;ADDRESS CONTRAT OF ZERO
(1) 014452 001232
(1) 014452 000400
(1)
1576          001
1577          .IF DF SLOW
1578          000
1579          001
1580 014454      .ALWAYS TMTAS
(1) 014454 001233
(1) 014454 062230
(1)
1581 014456      .ENDC
(1) .IF NDF SLOW
(1) OUTPUT BR,<SELB!TMTDAT>        ;SEND IT OUT
(1) MICPC=MICPC+1
(1) <MOVE!WROUT!BR!<SELB!TMTDAT>>
(1)
(1) ALWAYS I1
(1) MICPC=MICPC+1
(1)

```

E12

DMC11 DDNMP PROTOCOL IMPLEMENTATION
DDNMPH.MAC 06-DEC-75 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-14
TMTL--UNNUMB MSG NUMBER FIELD

PAGE: 8-14

(1) 014456 100454 <JUMP!ALCOND!(I1-INIT\$3000*4)!<II-INIT\$777/2>
(1)
1582 000 .ENDC
1593
1594 014460 TMTL1: BRWRTE BR DECA!SP12 ;WRITE A RESPONSE
MICPC=MICPC+1
<MOVE!WRTEBR!BR!<DECA!SP12>>
(1)
1585 014462 001235
(1) 014462 060572 ALWAYS TMTAS
MICPC=MICPC+1
<JJMP!ALCOND!(TMTAS-INIT\$3000*4)!<TMTAS-INIT\$777/2>>
(1)
1596 001236
110441 :
1596

1588
 1589 014464 .S8TTL TMTM--UNNUMB MSG--STATION ADDRESS
 (1) 014464 001237 TMTM: STATE TNEOM
 (1) 014464 000641 MICPC=MICPC+1
 1590 014466 <MOVE!WRTEBR!IMM!<TNEOM-INIT&777/2>>
 (1) 014466 001240 ALWAYS TF2
 (1) 014466 110533 MICPC=MICPC+1
 <JUMP!ALCOND!<TF2-INIT&3000*4>!<TF2-INIT&777/2>>
 (1)
 1591 014470 BWRTE IMM,2 ;END OF MESSAGE TO BR
 (1) 014470 001241 MICPC=MICPC+1
 (1) 014470 000402 <MOVE!WRTEBR!IMM!<2>>
 1592 014472 OUTPUT BR <SELB!OTMTC0>
 (1) 014472 001242 MICFC=MICFC+1
 (1) 014472 062231 <MOVE!WROUT!BR!<SELB!OTMTC0>>
 (1)
 1593 014474 OUTPUT BR <SELB!TMTDAT> ;OUTPUT A GARBAGE CHARACTER
 (1) 014474 001243 MICPC=MICPC+1
 (1) 014474 052230 <MOVE!WROUT!BR!<SELB!TMTDAT>>
 (1)
 1594 014476 BWRTE IMM,4 ;SET UP LINE HAS GONE IDLE MASK
 (1) 014476 001244 MICPC=MICPC+1
 (1) 014476 000404 <MOVE!WRTEBR!IMM!<4>>
 1595 014500 SPBR BR AORB,SP10 ;UPDATE LINE STATUS WORD
 (1) 014500 001245 MICPC=MICPC+1
 (1) 014500 063710 <MOVE!SPBRX!BR!AORB!SP10>
 (1)
 1596 014502 BWRTE BR AA!SP10 ;SHIFT STATUS LEFT
 (1) 014502 001246 MICPC=MICPC+1
 (1) 014502 060530 <MOVE!WRTEBR!BR!<AA!SP10>>
 (1)
 1597 014504 BR7 10\$;IF HDX SET---BRANCH TO CLEAR OK TO SEND
 (1) 014504 001247 MICPC=MICPC+1
 (1) 014504 113653 <JUMP!BR7CON!<10\$-INIT&3000*4>!<10\$-INIT&777/2>>
 (1)
 1598 014506 BWRTE IMM,376 ;MASK TO TURN OFF UNNUMB PENDING
 (1) 014506 001250 MICPC=MICPC+1
 (1) 014506 000775 <MOVE!WRTEBR!IMM!<376>>
 (1)
 1599 014510 5\$: SP BR AANDB,SP10 ;MASK TO LINE STATUS WORD
 (1) 014510 001251 MICPC=MICPC+1
 (1) 014510 063270 <MOVE!SPX!BR!AANDB!SP10>
 (1)
 1600 014512 ALWAYS TEOM2
 (1) 014512 001252 MICPC=MICPC+1
 (1) 014512 110740 <JUMP!ALCOND!<TEOM2-INIT&3000*4>!<TEOM2-INIT&777/2>>
 (1)
 1601 014514 10\$: BWRTE IMM,176 ;CLEAR OK TO SEND AND UNNUMB PENDING
 (1) 014514 001253 MICPC=MICPC+1
 (1) 014514 000576 <MOVE!WRTEBR!IMM!<176>>
 (1)
 1602 014516 ALWAYS 5\$
 (1) 014516 001254 MICPC=MICPC+1
 (1) 014516 110851 <JUMP!ALCOND!<5\$-INIT&3000*4>!<5\$-INIT&777/2>>

```

1604          .SBTTL TIMSRV--TIMEOUT ROUTINE--SENDS REP
1605          ;
1606          ;
1607 014520   TIMSRV: BRWRTE IMM,177           ;MASK OFF BR REQ
1608          ;ENABLE LSB
1609          ;MICPC=MICPC+1
1610          ;<MOVE!WRTEBR!IMM!<177>>
1611          ;
1612 014522   OUT    BR <AANDB!0BR>           ;RESET TIMER---SLICK MOVE
1613          ;MICPC=MICPC+1
1614          ;<MOVE!WROUTX!BR!<AANDB!0BR>>
1615          ;
1616 014524   BRWRTE BR SELA!SP1             ;SINCE TIMER IS RESET BY WRITING
1617          ;MICPC=MICPC+1
1618          ;<MOVE!WRTEBR!BR!<SELA!SP1>>
1619          ;
1620 014526   BRO    IDLE                  ;A 1 AND THE EXPIRATION LOCKS
1621          ;MICPC=MICPC+1
1622          ;<JUMP!BROCON!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
1623          ;
1624 014530   BR7    IDLE                  ;LIKE 1--VOILA
1625          ;MICPC=MICPC+1
1626          ;<JUMP!BR7CON!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
1627          ;
1628 014532   SP     BR DECA,SP15            ;AND THE BIT ON
1629          ;MICPC=MICPC+1
1630          ;<MOVE!SPX!BR!DECA!SP15>
1631          ;
1632 014534   Z      20$                   ;READ STATUS BYTE
1633          ;MICPC=MICPC+1
1634          ;<JUMP!ZCOND!<20$-INIT$3000*4>!<20$-INIT$777/2>>
1635          ;
1636 014536   10$:    BRWRTE BR SELA!SP10        ;IF IN MAINT. MODE DISABLE TIMER
1637          ;MICPC=MICPC+1
1638          ;<MOVE!WRTEBR!BR!<SELA!SP10>>
1639          ;
1640 014540   BR1    TABUPD                ;DECREMENT THE COUNTER
1641          ;MICPC=MICPC+1
1642          ;<JUMP!BR1CON!<TABUPD-INIT$3000*4>!<TABUPD-INIT$777/2>>
1643          ;
1644 014542   BRO    TABUPD                ;IF ALL ONES HAS EXPIRED
1645          ;MICPC=MICPC+1
1646          ;<JUMP!BROCON!<TABUPD-INIT$3000*4>!<TABUPD-INIT$777/2>>
1647          ;
1648 014544   ALWAYS IDLE               ;NUMBERED MESSAGE IN PROGRESS
1649          ;MICPC=MICPC+1
1650          ;<JUMP!ALCOND!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
1651          ;
1652 014546   TIME1: 20$:    BRWRTE IMM,2          ;UNNUMMSGIN PROGRES
1653          ;MICPC=MICPC+1
1654          ;<MOVE!WRTEBR!IMM!<2>>
1655          ;
1656          ;
1657          ;
1658          ;
1659          ;
1660          ;
1661          ;
1662          ;
1663          ;
1664          ;
1665          ;
1666          ;
1667          ;
1668          ;
1669          ;
1670          ;
1671          ;
1672          ;
1673          ;
1674          ;
1675          ;
1676          ;
1677          ;
1678          ;
1679          ;
1680          ;
1681          ;
1682          ;
1683          ;
1684          ;
1685          ;
1686          ;
1687          ;
1688          ;
1689          ;
1690          ;
1691          ;
1692          ;
1693          ;
1694          ;
1695          ;
1696          ;
1697          ;
1698          ;
1699          ;
1700          ;
1701          ;
1702          ;
1703          ;
1704          ;
1705          ;
1706          ;
1707          ;
1708          ;
1709          ;
1710          ;
1711          ;
1712          ;
1713          ;
1714          ;
1715          ;
1716          ;
1717          ;
1718          ;
1719          ;
1720          ;
1721          ;
1722          ;
1723          ;
1724          ;
1725          ;
1726          ;
1727          ;
1728          ;
1729          ;
1730          ;
1731          ;
1732          ;
1733          ;
1734          ;
1735          ;
1736          ;
1737          ;
1738          ;
1739          ;
1740          ;
1741          ;
1742          ;
1743          ;
1744          ;
1745          ;
1746          ;
1747          ;
1748          ;
1749          ;
1750          ;
1751          ;
1752          ;
1753          ;
1754          ;
1755          ;
1756          ;
1757          ;
1758          ;
1759          ;
1760          ;
1761          ;
1762          ;
1763          ;
1764          ;
1765          ;
1766          ;
1767          ;
1768          ;
1769          ;
1770          ;
1771          ;
1772          ;
1773          ;
1774          ;
1775          ;
1776          ;
1777          ;
1778          ;
1779          ;
1780          ;
1781          ;
1782          ;
1783          ;
1784          ;
1785          ;
1786          ;
1787          ;
1788          ;
1789          ;
1790          ;
1791          ;
1792          ;
1793          ;
1794          ;
1795          ;
1796          ;
1797          ;
1798          ;
1799          ;
1800          ;
1801          ;
1802          ;
1803          ;
1804          ;
1805          ;
1806          ;
1807          ;
1808          ;
1809          ;
1810          ;
1811          ;
1812          ;
1813          ;
1814          ;
1815          ;
1816          ;
1817          ;
1818          ;
1819          ;
1820          ;
1821          ;
1822          ;
1823          ;
1824          ;
1825          ;
1826          ;
1827          ;
1828          ;
1829          ;
1830          ;
1831          ;
1832          ;
1833          ;
1834          ;
1835          ;
1836          ;
1837          ;
1838          ;
1839          ;
1840          ;
1841          ;
1842          ;
1843          ;
1844          ;
1845          ;
1846          ;
1847          ;
1848          ;
1849          ;
1850          ;
1851          ;
1852          ;
1853          ;
1854          ;
1855          ;
1856          ;
1857          ;
1858          ;
1859          ;
1860          ;
1861          ;
1862          ;
1863          ;
1864          ;
1865          ;
1866          ;
1867          ;
1868          ;
1869          ;
1870          ;
1871          ;
1872          ;
1873          ;
1874          ;
1875          ;
1876          ;
1877          ;
1878          ;
1879          ;
1880          ;
1881          ;
1882          ;
1883          ;
1884          ;
1885          ;
1886          ;
1887          ;
1888          ;
1889          ;
1890          ;
1891          ;
1892          ;
1893          ;
1894          ;
1895          ;
1896          ;
1897          ;
1898          ;
1899          ;
1900          ;
1901          ;
1902          ;
1903          ;
1904          ;
1905          ;
1906          ;
1907          ;
1908          ;
1909          ;
1910          ;
1911          ;
1912          ;
1913          ;
1914          ;
1915          ;
1916          ;
1917          ;
1918          ;
1919          ;
1920          ;
1921          ;
1922          ;
1923          ;
1924          ;
1925          ;
1926          ;
1927          ;
1928          ;
1929          ;
1930          ;
1931          ;
1932          ;
1933          ;
1934          ;
1935          ;
1936          ;
1937          ;
1938          ;
1939          ;
1940          ;
1941          ;
1942          ;
1943          ;
1944          ;
1945          ;
1946          ;
1947          ;
1948          ;
1949          ;
1950          ;
1951          ;
1952          ;
1953          ;
1954          ;
1955          ;
1956          ;
1957          ;
1958          ;
1959          ;
1960          ;
1961          ;
1962          ;
1963          ;
1964          ;
1965          ;
1966          ;
1967          ;
1968          ;
1969          ;
1970          ;
1971          ;
1972          ;
1973          ;
1974          ;
1975          ;
1976          ;
1977          ;
1978          ;
1979          ;
1980          ;
1981          ;
1982          ;
1983          ;
1984          ;
1985          ;
1986          ;
1987          ;
1988          ;
1989          ;
1990          ;
1991          ;
1992          ;
1993          ;
1994          ;
1995          ;
1996          ;
1997          ;
1998          ;
1999          ;
2000          ;
2001          ;
2002          ;
2003          ;
2004          ;
2005          ;
2006          ;
2007          ;
2008          ;
2009          ;
2010          ;
2011          ;
2012          ;
2013          ;
2014          ;
2015          ;
2016          ;
2017          ;
2018          ;
2019          ;
2020          ;
2021          ;
2022          ;
2023          ;
2024          ;
2025          ;
2026          ;
2027          ;
2028          ;
2029          ;
2030          ;
2031          ;
2032          ;
2033          ;
2034          ;
2035          ;
2036          ;
2037          ;
2038          ;
2039          ;
2040          ;
2041          ;
2042          ;
2043          ;
2044          ;
2045          ;
2046          ;
2047          ;
2048          ;
2049          ;
2050          ;
2051          ;
2052          ;
2053          ;
2054          ;
2055          ;
2056          ;
2057          ;
2058          ;
2059          ;
2060          ;
2061          ;
2062          ;
2063          ;
2064          ;
2065          ;
2066          ;
2067          ;
2068          ;
2069          ;
2070          ;
2071          ;
2072          ;
2073          ;
2074          ;
2075          ;
2076          ;
2077          ;
2078          ;
2079          ;
2080          ;
2081          ;
2082          ;
2083          ;
2084          ;
2085          ;
2086          ;
2087          ;
2088          ;
2089          ;
2090          ;
2091          ;
2092          ;
2093          ;
2094          ;
2095          ;
2096          ;
2097          ;
2098          ;
2099          ;
2100          ;
2101          ;
2102          ;
2103          ;
2104          ;
2105          ;
2106          ;
2107          ;
2108          ;
2109          ;
2110          ;
2111          ;
2112          ;
2113          ;
2114          ;
2115          ;
2116          ;
2117          ;
2118          ;
2119          ;
2120          ;
2121          ;
2122          ;
2123          ;
2124          ;
2125          ;
2126          ;
2127          ;
2128          ;
2129          ;
2130          ;
2131          ;
2132          ;
2133          ;
2134          ;
2135          ;
2136          ;
2137          ;
2138          ;
2139          ;
2140          ;
2141          ;
2142          ;
2143          ;
2144          ;
2145          ;
2146          ;
2147          ;
2148          ;
2149          ;
2150          ;
2151          ;
2152          ;
2153          ;
2154          ;
2155          ;
2156          ;
2157          ;
2158          ;
2159          ;
2160          ;
2161          ;
2162          ;
2163          ;
2164          ;
2165          ;
2166          ;
2167          ;
2168          ;
2169          ;
2170          ;
2171          ;
2172          ;
2173          ;
2174          ;
2175          ;
2176          ;
2177          ;
2178          ;
2179          ;
2180          ;
2181          ;
2182          ;
2183          ;
2184          ;
2185          ;
2186          ;
2187          ;
2188          ;
2189          ;
2190          ;
2191          ;
2192          ;
2193          ;
2194          ;
2195          ;
2196          ;
2197          ;
2198          ;
2199          ;
2200          ;
2201          ;
2202          ;
2203          ;
2204          ;
2205          ;
2206          ;
2207          ;
2208          ;
2209          ;
2210          ;
2211          ;
2212          ;
2213          ;
2214          ;
2215          ;
2216          ;
2217          ;
2218          ;
2219          ;
2220          ;
2221          ;
2222          ;
2223          ;
2224          ;
2225          ;
2226          ;
2227          ;
2228          ;
2229          ;
2230          ;
2231          ;
2232          ;
2233          ;
2234          ;
2235          ;
2236          ;
2237          ;
2238          ;
2239          ;
2240          ;
2241          ;
2242          ;
2243          ;
2244          ;
2245          ;
2246          ;
2247          ;
2248          ;
2249          ;
2250          ;
2251          ;
2252          ;
2253          ;
2254          ;
2255          ;
2256          ;
2257          ;
2258          ;
2259          ;
2260          ;
2261          ;
2262          ;
2263          ;
2264          ;
2265          ;
2266          ;
2267          ;
2268          ;
2269          ;
2270          ;
2271          ;
2272          ;
2273          ;
2274          ;
2275          ;
2276          ;
2277          ;
2278          ;
2279          ;
2280          ;
2281          ;
2282          ;
2283          ;
2284          ;
2285          ;
2286          ;
2287          ;
2288          ;
2289          ;
2290          ;
2291          ;
2292          ;
2293          ;
2294          ;
2295          ;
2296          ;
2297          ;
2298          ;
2299          ;
2300          ;
2301          ;
2302          ;
2303          ;
2304          ;
2305          ;
2306          ;
2307          ;
2308          ;
2309          ;
2310          ;
2311          ;
2312          ;
2313          ;
2314          ;
2315          ;
2316          ;
2317          ;
2318          ;
2319          ;
2320          ;
2321          ;
2322          ;
2323          ;
2324          ;
2325          ;
2326          ;
2327          ;
2328          ;
2329          ;
2330          ;
2331          ;
2332          ;
2333          ;
2334          ;
2335          ;
2336          ;
2337          ;
2338          ;
2339          ;
2340          ;
2341          ;
2342          ;
2343          ;
2344          ;
2345          ;
2346          ;
2347          ;
2348          ;
2349          ;
2350          ;
2351          ;
2352          ;
2353          ;
2354          ;
2355          ;
2356          ;
2357          ;
2358          ;
2359          ;
2360          ;
2361          ;
2362          ;
2363          ;
2364          ;
2365          ;
2366          ;
2367          ;
2368          ;
2369          ;
2370          ;
2371          ;
2372          ;
2373          ;
2374          ;
2375          ;
2376          ;
2377          ;
2378          ;
2379          ;
2380          ;
2381          ;
2382          ;
2383          ;
2384          ;
2385          ;
2386          ;
2387          ;
2388          ;
2389          ;
2390          ;
2391          ;
2392          ;
2393          ;
2394          ;
2395          ;
2396          ;
2397          ;
2398          ;
2399          ;
2400          ;
2401          ;
2402          ;
2403          ;
2404          ;
2405          ;
2406          ;
2407          ;
2408          ;
2409          ;
2410          ;
2411          ;
2412          ;
2413          ;
2414          ;
2415          ;
2416          ;
2417          ;
2418          ;
2419          ;
2420          ;
2421          ;
2422          ;
2423          ;
2424          ;
2425          ;
2426          ;
2427          ;
2428          ;
2429          ;
2430          ;
2431          ;
2432          ;
2433          ;
2434          ;
2435          ;
2436          ;
2437          ;
2438          ;
2439          ;
2440          ;
2441          ;
2442          ;
2443          ;
2444          ;
2445          ;
2446          ;
2447          ;
2448          ;
2449          ;
2450          ;
2451          ;
2452          ;
2453          ;
2454          ;
2455          ;
2456          ;
2457          ;
2458          ;
2459          ;
2460          ;
2461          ;
2462          ;
2463          ;
2464          ;
2465          ;
2466          ;
2467          ;
2468          ;
2469          ;
2470          ;
2471          ;
2472          ;
2473          ;
2474          ;
2475          ;
2476          ;
2477          ;
2478          ;
2479          ;
2480          ;
2481          ;
2482          ;
2483          ;
2484          ;
2485          ;
2486          ;
2487          ;
2488          ;
2489          ;
2490          ;
2491          ;
2492          ;
2493          ;
2494          ;
2495          ;
2496          ;
2497          ;
2498          ;
2499          ;
2500          ;
2501          ;
2502          ;
2503          ;
2504          ;
2505          ;
2506          ;
2507          ;
2508          ;
2509          ;
2510          ;
2511          ;
2512          ;
2513          ;
2514          ;
2515          ;
2516          ;
2517          ;
2518          ;
2519          ;
2520          ;
2521          ;
2522          ;
2523          ;
2524          ;
2525          ;
2526          ;
2527          ;
2528          ;
2529          ;
2530          ;
2531          ;
2532          ;
2533          ;
2534          ;
2535          ;
2536          ;
2537          ;
2538          ;
2539          ;
2540          ;
2541          ;
2542          ;
2543          ;
2544          ;
2545          ;
2546          ;
2547          ;
2548          ;
2549          ;
2550          ;
2551          ;
2552          ;
2553          ;
2554          ;
2555          ;
2556          ;
2557          ;
2558          ;
2559          ;
2560          ;
2561          ;
2562          ;
2563          ;
2564          ;
2565          ;
2566          ;
2567          ;
2568          ;
2569          ;
2570          ;
2571          ;
2572          ;
2573          ;
2574          ;
2575          ;
2576          ;
2577          ;
2578          ;
2579          ;
2580          ;
2581          ;
2582          ;
2583          ;
2584          ;
2585          ;
2586          ;
2587          ;
2588          ;
2589          ;
2590          ;
2591          ;
2592          ;
2593          ;
2594          ;
2595          ;
2596          ;
2597          ;
2598          ;
2599          ;
2600          ;
2601          ;
2602          ;
2603          ;
2604          ;
2605          ;
2606          ;
2607          ;
2608          ;
2609          ;
2610          ;
2611          ;
2612          ;
2613          ;
2614          ;
2615          ;
2616          ;
2617          ;
2618          ;
2619          ;
2620          ;
2621          ;
2622          ;
2623          ;
2624          ;
2625          ;
2626          ;
2627          ;
2628          ;
2629          ;
2630          ;
2631          ;
2632          ;
2633          ;
2634          ;
2635          ;
2636          ;
2637          ;
2638          ;
2639          ;
2640          ;
2641          ;
2642          ;
2643          ;
2644          ;
2645          ;
2646          ;
2647          ;
2648          ;
2649          ;
2650          ;
2651          ;
2652          ;
2653          ;
2654          ;
2655          ;
2656          ;
2657          ;
2658          ;
2659          ;
2660          ;
2661          ;
2662          ;
2663          ;
2664          ;
2665          ;
2666          ;
2667          ;
2668          ;
2669          ;
2670          ;
2671          ;
2672          ;
2673          ;
2674          ;
2675          ;
2676          ;
2677          ;
2678          ;
2679          ;
2680          ;
2681          ;
2682          ;
2683          ;
2684          ;
2685          ;
2686          ;
2687          ;
2688          ;
2689          ;
2690          ;
2691          ;
2692          ;
2693          ;
2694          ;
2695          ;
2696          ;
2697          ;
2698          ;
2699          ;
2700          ;
2701          ;
2702          ;
2703          ;
2704          ;
2705          ;
2706          ;
2707          ;
2708          ;
2709          ;
2710          ;
2711          ;
2712          ;
2713          ;
2714          ;
2715          ;
2716          ;
2717          ;
2718          ;
2719          ;
2720          ;
2721          ;
2722          ;
27
```

H12

SMCII DDMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-17
TIMSRV--TIMEOUT ROUTINE--SENDS REP

PAGE: 315C

```

1624 014550          SP      BR_SELB,SP15      :RESET THE TIMER TICK COUNT
(1) 014550 001271    MICPC=MICPC+1
(1)          063235    <MOVE!SPX!BR!SELB!SP15>

1625          001      .IF NDF SLOW
1626 014552          BRWRTE IMM 201      :SET OK TO SEND AND
(1)          001272    MICPC=MICPC+1
(1)          0006C1    <MOVE!WRTEBR!IMM!<201>>

1627 014554          SPBR   BR_AORB,SP10      :UNNUM MSG PENDING
(1)          001273    MICPC=MICPC+1
(1)          063710    <MOVE!SPBRX!BR!AORB!SP10>

1628          000      .ENDC
1629          001      .IF DF SLOW
1630          000      BRWRTE DP,<SELA!SP10>      :READ LINE STATUS WORD
1631          000      .ENDC
1632 014556          BRSHFT
(1)          001274    MICPC=MICPC+1
(1)          001620    <MOVE!SHFTBR!WRTEBR!SELB>

1633 014560          BR4    BS1      :IF IN START MODE--BRANCH
(1)          001275    MICPC=MICPC+1
(1)          103111    <JUMP!BR4CON!<BS1-INIT$3000*4>!<BS1-INIT$777/2>>

1634 014562          BRWRTE BR_DECA!SP12      :GET LAST NUMBER SENT
(1)          001276    MICPC=MICPC+1
(1)          060572    <MOVE!WRTEBR!BR!<DECA!SP12>>

1635 014564          CMP    BR_SP17      :COMPARE TO LAST ACKED
(1)          001277    MICPC=MICPC+1
(1)          060377    <SUBTC!BR!SP17>

1636 014566          Z      SNDACK      :IF EQ --SEND ACK
(1)          001300    MICPC=MICPC+1
(1)          111733    <JUMP!ZCOND!<SNDACK-INIT$3000*4>!<SNDACK-INIT$777/2>>

1637 014570          TIME2: LDMA   IMM,T      :LOAD ADDRESS OF TYPE FIELD IN UNNUM SK
(1)          001301    MICPC=MICPC+1
(1)          001      .IF IDN IMM,IMM
(1)          010151    <MOVE!LDMAR!IMM!<T$377>>
(1)          000      .IFF
(1)          000      <MOVE!LDMAR!IMM!<T>>
(1)          000      .ENDC

1638 014572          MEMINC IMM,3      :LOAD REP TYPE
(1)          001302    MICPC=MICPC+1
(1)          016403    <MOVE!WRMEM!INCMAR!IMM!<3>>

1639 014574          MEMINC IMM,300     :ZERO THE SUB-TYPE
(1)          001303    MICPC=MICPC+1
(1)          016709    <MOVE!WRMEM!INCMAR!IMM!<300>>

1640 014576          LDMA   IMM,REPCS    :CUMULATIVE REPS RECD
(1)          001304    MICPC=MICPC+1
(1)          001      .IF IDN IMM,IMM

```

```

(1) 014576 C10015          <MOVE!LDMAR!IMM!<REPCS&377>>
(1)                                     .IFF
(1)                                     <MOVE!LDMAR!IMM!<REPCS>>
(1)                                     .ENDC

1641 014600 000             SP      MEMX, SELB, SPO           ;COPY IT TO SPO
(1)                                     MICPC=MICPC+1
(1) 014600 043220          <MOVE!SPX!MEMX!SELB!SPO>

1642 014602 001306          MEM      BR, INCA!SPO           ;INCREMENT IT
(1)                                     MICPC=MICPC+1
(1) 014602 062460          <MOVE!WRMEM!BR!<INCA!SPO>>

1643 014604 001307          LDMA    IMM, REPST            ;ADDRESS DYNAMIC REP COUNTER
(1)                                     MICPC=MICPC+1
(1)                                     .IF IDN IMM, IMM
(1) 014604 010003          <MOVE!LDMAR!IMM!<REPST&377>>
(1)                                     .IFF
(1)                                     <MOVE!LDMAR!IMM!<REPST>>
(1)                                     .ENDC

1644 014606 000             BRWRTE  MEMX, SELB           ;COPY IT TO THE BR
(1)                                     MICPC=MICPC+1
(1) 014606 040620          <MOVE!WRTEBR!MEMX!<SELB>>

1645 014610 001311          BSHFTB  MICPC=MICPC+1
(1)                                     061620          <MOVE!SHFTBR!SELB!BR>

1646 C'4612 001312          MEM      BR, SELB
(1)                                     MICPC=MICPC+1
(1) 014612 062620          <MOVE!WRMEM!BR!<SELB>>

1647 014614 001313          BRO     RTHRES
(1)                                     MICPC=MICPC+1
(1) 014614 106372          <JUMP!BROCON!<RTHRES-INIT&3000*4>!<RTHRES-INIT&777/2>>

1648 001               .IF OF SLOW
1649                                     BRWRTE IMM, 201           ;MASK FOR OK TO SEND
1650                                     SP      BR, A0RB, SP10        ;OR IT IN
1651                                     .ENDC
1652 014616 000             ALWAYS  IDLE
(1)                                     MICPC=MICPC+1
(1) 014616 001314          <JUMP!ALCOND!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>

1653                                     .DISABLE LSB
1654                                     :

```

J12

DM311 DD3MP PROTOCOL IMPLEMENTATION
DD3MGR.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-19
TIMSRV--TIMEOUT ROUTINE--SENDS REP

PAGE: 0152

1656 014620	TEOM: BRWRTE IBUS,UBBR MICPC=MICPC+1 <MOVE!WRTEBR!IBUS!<UBBR>>
(1) 014620 001315	
(1) 014620 120620	
(1)	
1657 014622	BRO NXMERR ;NON-EXISTANT MEMORY MICPC=MICPC+1 <JUMP!BROCON!<NXMERR-INIT&3000*4>!<NXMERR-INIT&777/2>>
(1) 014622 001316	
(1) 014622 106351	
(1)	
1658 014624	BRWRTE IMM,2 ;EOM TO BR MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<2>>
(1) 014624 001317	
(1) 014624 000402	
(1)	
1659 014626	OUTPUT BR,<SELB!OTMTCO> ;WRITE TMTR CONTROL MICPC=MICPC+1 <MOVE!WROUT!BR!<SELB!OTMTCO>>
(1) 014626 001320	
(1) 014626 062231	
(1)	
1660 014630	OUTPUT BR,<SELB!TMTDAT> ;WRITE GARBAGE DATA MICPC=MICPC+1 <MOVE!WROUT!BR!<SELB!TMTDAT>>
(1) 014630 001321	
(1) 014630 062230	
(1)	
1661 014632	BRWRTE BR,SELH!SP1 ;CHECK FOR BOOT MODE MICPC=MICPC+1 <MOVE!WRTEBR!BR!<SELH!SP1>>
(1) 014632 001322	
(1) 014632 060601	
(1)	
1662 014634	BR? BTEOM ;---IF SET IS MAINT MSG MICPC=MICPC+1 <JUMP!BR?CON!<BTEOM-INIT&3000*4>!<BTEOM-INIT&777/2>>
(1) 014634 001323	
(1) 014634 113762	
(1)	
1663 014636	SP BR,INCA,SP12 ;INCREMENT THE MESSAGE NUMBER MICPC=MICPC+1 <MOVE!SPX!BR!INCA!SP12>
(1) 014636 001324	
(1) 014636 063072	
(1)	
1664 014640	TEOM1: LDMA BR,SEL4!SP16 ;ADDRESS LAST TMT LINK MICPC=MICPC+1 .IF IDN BR,IMM <MOVE!LDMAR!IMM!<SEL4!SP16&377>> .IFF <MOVE!LDMAR!BR!<SEL4!SP16>> .ENDC
(1) 001325	
(1) 001	
(1)	
(1) 014640 070216	
(1) 000	
(1)	
1665 014642	BRWRTE MEMX SELB
(1) 014642 001326	MICPC=MICPC+1 <MOVE!WRTEBR!MEMX!<SELB>>
(1)	
1666 014644	BRO TEOM2
(1) 014644 001327	MICPC=MICPC+1 <JUMP!BROCON!<TEOM2-INIT&3000*4>!<TEOM2-INIT&777/2>>
(1) 112340	
(1)	
1667 014646	TEOM3: BRWRTE IMM,375 ;TURN OFF MESSAGE PENDING MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<375>>
(1) 001330	
(1) 000775	
(1)	
1668 014650	SPBR BR,AANDB,SP10 ; MICPC=MICPC+1 <MOVE!SPBRX!BR!AANDB!SP10>
(1) 001331	
(1) 063670	
(1)	

K12

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCHQH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-20
TIMSRV--TIMEOUT ROUTINE--SENDS REP

PAGE: 0153

```

1669 014652           BRO    TEOM2          ; IF UNNUMB PENDING--GO AWAY
(1) 014652 001332      MICPC=MICPC+1
(1) 014652 112340      <JUMP!BROCON!<TEOM2-INIT&3000*4>!<TEOM2-INIT&777/2>>
(1)

1670
1671 014654           SNDACK: SBTTL SNDACK--ROUTINE TO SEND AN ACK
(1) 001333             LDMA   IMM,T
(1) 001                 MICPC=MICPC+1
(1) 014654 010151      .IF IDN IMM, IMM
(1)                                     <MOVE!LDMAR!IMM!<T&377>>
(1)                                     .IFF
(1)                                     <MOVE!LDMAR!IMM!<T>>
(1)                                     .ENDC
(1)

1672 014656           MEMINC IMM,1
(1) 001334             MICPC=MICPC+1
(1) 016401             <MOVE!WRMEM!INCMAR!IMM!<1>>
(1)

1673 014660           BRWRTE IMM,5
(1) 001335             MICPC=MICPC+1
(1) 000405             <MOVE!WRTEBR!IMM!<5>>
(1)

1674 014662           SA2:  MEMINC IMM,300
(1) 001336             MICPC=MICPC+1
(1) 016700             <MOVE!WRMEM!INCMAR!IMM!<300>>
(1)

1675 014664           SA3:  SP     BR,AOR8,SP10
(1) 001337             MICPC=MICPC+1
(1) 063310             <MOVE!SPX!BR!AOR8!SP10>
(1)

1676
1677 001                TECM2: ; IF DF $LOW
1678
1679
1680 000                STATE  TMTA
1681 001                ALWAYS XEXIT
1682 014666           TECM2: .ENDC
(1) 001340             .IF NDF $LOW
(1) 000403             TSTATE TMTA
(1) 001341             MICPC=MICPC+1
(1) 014670 063222      <MOVE!WRTEBR!IMM!<TMTA-INIT&777/2>>
(1)                                     MICPC=MICPC+1
(1)                                     <MOVE!SPX!BR!SEL8!SP2>
(1) 014672 001342      ALWAYS I1
(1) 100454             MICPC=MICPC+1
(1)                                     <JUMP!ALCOND!<I1-INIT&3000*4>!<I1-INIT&777/2>>
(1)

1684 000                FJDGE: .ENDC
1685 014674           BRWRTE IBUS,NPR      ;READ NPR CONTROL
(1) 001343             MICPC=MICPC+1
(1) 120600             <MOVE!WRTEBR!IBUS!<NPR>>
(1)

1686 014676           BRO    IDLE          ; IF NPR GOING---LEAVE
(1) 001344             MICPC=MICPC+1
(1) 102051             <JUMP!BROCON!<IDLE-INIT&3000*4>!<IDLE-INIT&777/2>>
(1)

1687 014700           BRWRTE BR!LDMAR,SELA!SP4 ;LOAD THE MAR
(1) 001345             MICPC=MICPC+1
(1) 070604             <MOVE!WRTEBR!BR!LDMAR!<SELA!SP4>>

```

(1) 1688 014702 BR7 BS2 ;IF SET - READ BACK ALL 200
 (1) 014702 001346 MICPC=MICPC+1
 <JUMP!BR7CON!<BS2-INIT&3000*4>!<BS2-INIT&777/2>>
 (1) 1689 014704 MEMINC IBUS,INDAT1 ;OTHERWISE RESTORE TWO BYTES
 (1) 014704 001347 MICPC=MICPC+1
 <MOVE!WRMEM!INCMAR!IBUS!<INDAT1>>
 (1) 1690 014706 MEMINC IBUS,INDAT2 ;..
 (1) 014706 001350 MICPC=MICPC+1
 <MOVE!WRMEM!INCMAR!IBUS!<INDAT2>>
 (1) 1691 014710 BRWRTE IMM,2 ;UPDATE---UNIBUS ADDRESS
 (1) 014710 000402 MICPC=MICPC+1
 <MOVE!WRTEBR!IMM!<2>>
 (1) 1692 014712 SP BR ADD,SP4 ;UPDATE NPR COUNTER
 (1) 014712 001352 MICPC=MICPC+1
 <MOVE!SPX!BR!ADD!SP4>
 (1) 1693 014714 SP IBUS,IIBA1,SPO ;UPDATE ADDRESS LOW
 (1) 014714 001353 MICPC=MICPC+1
 <MOVE!SPX!IBUS!IIBA1!SPO>
 (1) 1694 014716 OUTPUT BR,ADD!IBA1
 (1) 014716 001354 MICPC=MICPC+1
 <MOVE!WROUT!BR!<ADD!IBA1>>
 (1) 1695 014720 SP IBUS,IIBA2,SPO ;READ HIGH ADDRESS
 (1) 014720 001355 MICPC=MICPC+1
 <MOVE!SPX!IBUS!IIBA2!SPO>
 (1) 1696 014722 OUTPUT BR AC!IBA2 ;UPDATE HIGH
 (1) 014722 001356 MICPC=MICPC+1
 <MOVE!WROUT!BR!<AC!IBA2>>
 (1) 1697 014724 SP IBUS,NPR,SPO ;READ NPR REGISTER
 (1) 014724 001357 MICPC=MICPC+1
 <MOVE!SPX!IBUS!NPR!SPO>
 (1) 1698 014726 C RESEXT ;IF CARRY---UPDATE MXT
 (1) 014726 001360 MICPC=MICPC+1
 <JUMP!CCOND!<RESEXT-INIT&3000*4>!<RESEXT-INIT&777/2>>
 (1) 1699 014730 ALWAYS TH3X ;GO DO ANOTHER NPR
 (1) 014730 001361 MICPC=MICPC+1
 <JUMP!ALCOND!<TH3X-INIT&3000*4>!<TH3X-INIT&777/2>>
 (1) 1700 014732 BTEOM: BRWRTE IMM,374 ;MASK FOR CLEAR MSG PENDING
 (1) 014732 001362 MICPC=MICPC+1
 <MOVE!WRTEBR!IMM!<374>>
 (1) 1701 014734 SP BR AANDB,SP10 ;TURN THEM OFF IN LINE STATUS WORD
 (1) 014734 001363 MICPC=MICPC+1
 <MOVE!SPX!BR!AANDB!SP10>

(1) 1702 014736 SP BR SELB,SP13 ;STORE UNRECOGNIZABLE VALUE INTO SP13
 (1) 001364 MICPC=MICPC+1
 (1) 014736 063233 <MOVE!SPX!BR!SELB!SP13>
 (1) 1703 014740 LDMA IMM,STC ;SO "RH3" WILL EXIT BACK TO IDLE LOOP
 (1) 001365 MICPC=MICPC+1 :ADDRESS START OF TMT CHAIN
 (1) 001
 (1) 014740 010067 <MOVE!LDMAR!IMM!<STC&377>>
 (1) .IFF
 (1) <MOVE!LDMAR!IMM!<STC>>
 (1) .ENDC
 (1) 1705 014742 SP MEMX,SELB,SPO ;COPY LINK ADDRESS
 (1) 001366 MICPC=MICPC+1
 (1) 043220 <MOVE!SPX!MEMX!SELB!SPO>
 (1) 1706 001 .IF DF SLOW
 (1) 1707 TSTATE NUMSYN ;CHANGE XMIT STATE TO LINE IS IDLE
 (1) 000 .ENDC
 (1) 1708 .IF NDF SLOW
 (1) 001
 (1) 1709 014744 TSTATE TMTA ;CHANGE XMIT STATE TO LINE IS IDLE
 (1) 001367 MICPC=MICPC+1
 (1) 000403 <MOVE!WRTEBR!IMM!<TMTA-INIT&777/2>>
 (1) 001370 MICPC=MICPC+1
 (1) 014746 063222 <MOVE!SPX!BR!SELB!SP2>
 (1) 1711 000 .ENDC
 (1) 1712 014750 ALWAYS TDON2 ;POST A DONE
 (1) 001371 MICPC=MICPC+1
 (1) 114532 <JUMP!ALCOND!<TDON2-INIT&3000*4>!<TDON2-INIT&777/2>>
 (1) 1713 014752 RL4: RSTATE RCVL
 (1) 001372 MICPC=MICPC+1
 (1) 000705 <MOVE!WRTEBR!IMM!<RCVL-INIT&777/2>>
 (1) 001373 MICPC=MICPC+1
 (1) 014754 063223 <MOVE!SPX!BR!SELB!SP3>
 (1) 1714 014756 SP IBUS NPR,SPO ;READ NPR CONTROL REGISTER
 (1) 001374 MICPC=MICPC+1
 (1) 014756 123200 <MOVE!SPX!IBUS!NPR!SPO>
 (1) 1715 014760 BRWRTE IMM,221
 (1) 001375 MICPC=MICPC+1
 (1) 000621 <MOVE!WRTEBR!IMM!<221>>
 (1) 1716 014762 ALWAYS RK7
 (1) 001376 MICPC=MICPC+1
 (1) 104623 <JUMP!ALCOND!<RK7-INIT&3000*4>!<RK7-INIT&777/2>>
 (1) 1717 014764 HOINCH: SP IBUS IIBA2,SPO
 (1) 001377 MICPC=MICPC+1
 (1) 023120 <MOVE!SPX!IBUS!IIBA2!SPO>
 (1) 1718 014766 OUTPUT BR INCA!IBA2 ;OUTPUT INCREMENTED BA
 (1) 001400 MICPC=MICPC+1
 (1) 014766 062065 <MOVE!WRROUT!BR!<INCA!IBA2>>

```

(1) 1719 014770          C      SS ;INCREMENT BYTEW COUNT
(1)          001401          MICPC=MICPC+1
(1) 014770 115003          <JUMP!CCOND!<SS-INIT&3000*4>!<SS-INIT&777/2>>
(1)
(1) 1720 014772          ALWAYS TH8
(1)          001402          MICPC=MICPC+1
(1) 014772 110571          <JUMP!ALCOND!<TH8-INIT&3000*4>!<TH8-INIT&777/2>>
(1)
(1) 1721 014774          .INCREMENT MXT BITS
(1)          001403          SP      IBUS NPR SPO :READ NPR REG IWTH CURRENT MXT BITS
(1) 014774 123200          MICPC=MICPC+1
(1)          <MOVE!SPX!IBUS!NPR!SPO>
(1)
(1) 1723 014776          BWRWRTE IMM 4 ;WRITE BIT TO ADD
(1)          001404          MICPC=MICPC+1
(1) 014776 000404          <MOVE!WRTEBR!IMM!<4>>
(1)
(1) 1724 015000          OUT     BR <ADD!ONPR> ;TURN ON PROPER MXT BITS
(1)          001405          MICPC=MICPC+1
(1) 015000 061010          <MOVE!WRROUTX!BR!<ADD!ONPR>>
(1)
(1) 1725 015002          ALWAYS TH8
(1)          001406          MICPC=MICPC+1
(1) 015002 110571          <JUMP!ALCOND!<TH8-INIT&3000*4>!<TH8-INIT&777/2>>
(1)
(1) 1726
(1) 1727 015004          001 ;IF DF LOW
(1)          001407          STATE   TEOM
(1) 015004 000715          MICPC=MICPC+1
(1)          <MOVE!WRTEBR!IMM!<TEOM-INIT&777/2>>
(1) 1729 015006          ALWAYS XEXIT
(1)          001410          MICPC=MICPC+1
(1) 015006 110563          <JUMP!ALCOND!<XEXIT-INIT&3000*4>!<XEXIT-INIT&777/2>>
(1)
(1) 1730          000 .ENDC
(1) 1731          001 ;IF NDF LOW
(1)          001407          TSTATE TEOM
(1) 1733          ALWAYS II
(1) 1734          .ENDC
(1) 1735          000

```

B13

```

1737
1738 015010      .SBTTL REP HANDLER
(1)          LDMA IMM,REPCR ;LOAD MAR ADDRESS WITH POINTER TO REPS RECD
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM, IMM
(1)          <MOVE!LDMAR!IMM!<REPCR&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<REPCR>>
(1)          .ENDC
(1)
1739 015012      SP MEMX,SELB,SPO ;READ NUMBER OF REPS RECD
(1)          001411
(1)          001
(1)          015012 043220
(1)
1740 015014      MEM DP,<INCA!SPO> ;INCREMENT REPS RECD
(1)          001412
(1)          043220
(1)          MICPC=MICPC+1
(1)          015014 062460
(1)
1741 015016      LDMA IMM,T ;LOAD ADDRESS OF TYPE FIELD
(1)          001413
(1)          001
(1)          015016 010151
(1)
(1)          000
(1)
1742 015020      MEMINC IMM,2 ; LOAD NAK TYPE
(1)          001414
(1)          001
(1)          015020 016402
(1)
1743 015022      MEMINC IMM,303 ;LOAD REP RESPONSE SUB-TYPE
(1)          001415
(1)          016703
(1)
1744 015024      ALWAYS SNAK ;SEND AN UNNUMB MSG
(1)          001416
(1)          016704
(1)
1745
1746
1747 015026      START: .SBTTL START HANDLER
(1)          001420 ;READ LINE STATUS WORD
(1)          060610
(1)
1748 015030      BRWRTE DP,<SELA!SP10>
(1)          001421
(1)          015030 001620
(1)
1749 015032      BRSHFT ;GET START MODE BIT IN TESTABLE POSITION
(1)          001422
(1)          001
(1)          015032 117026
(1)
1750
1751 015034      BR4 10$ ;IF IN START MODE SET STACK
(1)          001423
(1)          001
(1)          015034 010177
(1)
LDMA IMM, <<RTHRS+3>> ;ELSE SET UP START ERROR
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM, IMM
(1)          <MOVE!LDMAR!IMM!<<RTHRS+3>>&377>>
```

(1) .IFF
 (1) <MOVE!LDMAR!IMM!<<RTHRS+3>>>
 (1) .ENDC
 (1) 000
 (1) 1752 015036 BRWRTE IMM,200
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<200>>
 (1) 1753 015040 ALWAYS RCEXY
 (1) MICPC=MICPC+1
 (1) <JUMP!ALCOND!<RCEXY-INIT&3000*4>!<RCEXY-INIT&777/2>>
 (1) 1754 015042 10\$: LDMA IMM,T :SET UP ADDRESS OF TYPE FIELD
 (1) MICPC=MICPC+1
 (1) .IF IDN IMM,IMM
 (1) <MOVE!LDMAR!IMM!<T&377>>
 (1) .IFF
 (1) <MOVE!LDMAR!IMM!<T>>
 (1) .ENDC
 (1) 000
 (1) 1755 015044 MEMINC IMM,7 :WRITE STACK TYPE
 (1) MICPC=MICPC+1
 (1) <MOVE!WRMEM!INCMAR!IMM!<7>>
 (1) 1756 015046 BRWRTE IMM,11 :SET START RECD AND UNNUMB PENDING
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<11>>
 (1) 1757 015050 ALWAYS SA2 :SEND THE UNNUMBERED MESSAGE
 (1) MICPC=MICPC+1
 (1) <JUMP!ALCOND!<SA2-INIT&3000*4>!<SA2-INIT&777/2>>
 (1) 1758
 (1) 1759
 (1) 1760 015052 STACK: SBTTL STACK HANDLER
 (1) BRWRTE IMM,327 :MASK TO CLEAR START MODE
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<327>>
 (1) 1761 015054 SP BR,AANDB,SP10 :CLEAR START MODE
 (1) MICPC=MICPC+1
 (1) <MOVE!SPX!BR!AANDB!SP10>
 (1) 1762 015056 ALWAYS TIME1 :RESET TIMER AND IDLE
 (1) MICPC=MICPC+1
 (1) <JUMP!ALCOND!<TIME1-INIT&3000*4>!<TIME1-INIT&777/2>>
 (1) 001432
 (1) 000727
 (1) 001433
 (1) 063270
 (1) 001434
 (1) 110670

```

1764 015060          001435           ICBA22: SP IBUS,IOBA2,SPO ;READTHEHIGH ORDERBITS OF BA TO SPC
(1) 015060 023160
(1)
(1) 015062          001436           OUTPUT DP <INCA!OBAA> ;OUTPUT THE INCREMENTED COUNT
(1) 015062 062067
(1)
1766 015064          001437           C SS ;IF CARRY SET INCREMENT THE MXTBITS
(1) 015064 115041
(1)
1767 015066          001440           MICPC=MICPC+1
(1) 015066 104641
(1)
1768
1759 015070          001441           SS: SP IBUS,UBBR,SPO
(1) 015070 123220
(1)
1770 015072          001442           BRWRTE IMM,4 ;FLJSH THE RECVR
(1) 015072 000404
(1)
1771 015074          001443           OUT BR <ADD!OBR>
(1) 015074 061011
(1)
1772 015076          001444           ALWAYS RK3 :CUMMULATIVE NAK COUNTER
(1) 015076 104641
(1)
1773          001           FLUSH1: OUTPUT IMM,<200!ORCVCO> ;FLJSH THE RECVR
1774
1775          000           ALWAYS CG1
1776
1777 015100          001445           NAK: LDMA IMM,NDATR
(1) 015100 001
(1)
(1) 015100 010011
(1)
(1)          000           MICPC=MICPC+1
(1)
(1)          000           .IF IDN IMM IMM <MOVE!LOMAR!IMM!<NDATR$377>,
(1)
(1)          000           .IFF <MOVE!LOMAR!IMM!<NDATR>>
(1)
(1)          000           .ENDC
(1)
1778 015102          001446           SP MEMX,SELB,SPO ;READ IT
(1) 015102 043220
(1)
1779 015104          001447           MEM MEMX,INCA!SPO ;INCREMENT THE COUNTER
(1) 015104 042460
(1)
1780 015106          001450           LDMA IMM,STC ;ADDRESS START OF TMT CHAIN
(1) 015106 001
(1)          001           MICPC=MICPC+1
(1)
(1)          001           .IF IDN IMM,IMM

```

E13

(1)	015106	010067	<MOVE!LDMAR!IMM!<STC&377>, .IFF <MOVE!LDMAR!IMM!<STC>> .ENDC	
		000		
1781	015110	001451	SP MEMX SELB,SP16 MICPC=MICPC+1 <MOVE!SPX!MEMX!SELB!SP16>	;COPY START OF CHAIN TO LAST XMIT POINTER
	015110	043236		
1782	015112	001452	BRWRTE BR INCA!SP17 MICPC=MICPC+1 <MOVE!WRTEBR!BR!<INCA!SP17>>	;GETLASTMESSAGE ACKED
	015112	060477		
1783	015114	001453	SP BR,SELB,SP12 MICPC=MICPC+1 <MOVE!SPX!BR!SELB!SP12>	;COPY TO CURRENT NUMBER
	015114	063232		
1784	015116	001454	BRWRTE IMM,6 MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<6>>	;WRITE NUMBERED MSG PENDING
	015116	000406		
1785	015120	001455	SP BR,AORB,SP10 MICPC=MICPC+1 <MOVE!SPX!BR!AORB!SP10>	: AND LINE HAS GONE IDLE :SET IT IN LINE STATUS WORD
	015120	063310		
1787	015122	001456	SP BR,SELB,SP15 MICPC=MICPC+1 <MOVE!SPX!BR!SELB!SP15>	;RESET TIMER COUNT
	015122	063235		
1788	015124	001457	ALWAYS TEOM1 MICPC=MICPC+1 <JUMP!ALCOND!<TEOM1-INIT3300C*4>!<TEOM1-INIT3777/2>>	
	015124	110725		
1789	015126	001460	ININT: BRWRTE IMM,15 MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<15>>	:MASK FOR TURN OFF ALL BUT EXT MEM BITS + 4XM
	015126	000415		
1790	015130	001461	SP IBUS,UBBR,SPO MICPC=MICPC+1 <MOVE!SPX!IBUS!UBBR!SPO>	;READ BR CONTROL REGISTER
	015130	123220		
1791	015132	001462	SP BR,AANDB,GPO MICPC=MICPC+1 <MOVE!SPX!BR.~V.!SPO>	:MASK OFF VECTOR TO X04
	015132	063260		
1792	015134	001463	BRWRTE IMM,200 MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<200>>	:MASK FOR INTERRUPT
	015134	000600		
1793	015136	001464	OUT BR,AORB!OBR MICPC=MICPC+1 <MOVE!WROUTX!BR!<AORB!OBR>>	;INTERRUPT
	015136	061311		
1794	015140	001465	SP IBUS,INCON,SPO MICPC=MICPC+1	;RESTORE INPUT CONTROL CSR

DMC11 DDMP PROTOCOL IMPLEMENTATION
SCCMH.MAC 06-DEC-76 11:34

F13
MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-29
STACK HANDLER

PAGE: 0161

(1) 015140 123000
1795 015142
(1) 015142 001466
1796 015142 100554

<MOVE!SPX!IBUS!INCON!SPO>

ALWAYS NIDLE4

MICPC=MICPC+1

<JUMP!ALCOND!<NIDLE4-INIT&300C>4,!<NIDLE4-INIT&777>2>

:

G13

```

1798      001
1799      .IF DF SLOW
1800      .SBTTL NXMERR ---NON EXISTANT MEMORY HANDLER
1801      NXMERR: LDMA IMM,<<RTHRS+3>> ;ADDRESS ERROR LINK
1802      MEMINC IMM,1
1803      MEM IMM,0 ;NXM ERROR BIT
1804      SP MEMX,SELB,SP10 ;CLEAR STATUS
1805      ALWAYS RCEXX
1806      .PAGE
1807      .ENDC
1808      .FUGITIVE RECEIVE ROUTINES---DON'T FIT IN PAGE
1809      C15144 001467
1810      RH1: BRWRTE IMM,77
1811      (1) 015144 000477 MICPC=MICPC+1
1812      (1)          <MOVE!WRTEBR!IMM!<77>>
1813      (1) 015146 001470 SP BR,AANDB,SP5
1814      (1)          MICPC=MICPC+1
1815      (1) 015146 063255 <MOVE!SPX!BR!AANDB!SP5>
1816      (1) 015150 001471 LDMA BR,<INCA!SP14> ;LOAD ADDRESS OF CURRENT COUNT
1817      (1)          MICPC=MICPC+1
1818      (1) 001        .IF IDN BR IMM
1819      (1)          <MOVE!LDMAR!IMM!<INCA!SP14>377>>
1820      (1)          .IFF
1821      (1) 015150 070074 <MOVE!LDMAR!BR!<INCA!SP14>>
1822      (1)          .ENDC
1823      (1) 001
1824      (1) 015152 001472 SP BR!INCMAR,SELB,SP0 ;SAVE MASK
1825      (1)          MICPC=MICPC+1
1826      (1) 015152 077220 <MOVE!SPX!BR!INCMAR!SELB!SP0>
1827      (1) 015154 001473 BRWRTE BR!INCMAR,SELA!SP1 ;READ STATUS BYTE
1828      (1)          MICPC=MICPC+1
1829      (1) 015154 074601 <MOVE!WRTEBR!BR!INCMAR!<SELA!SP1>>
1830      (1) 015156 001474 BRSHFT ;SHIFT IT RIGHT
1831      (1)          MICPC=MICPC+1
1832      (1) 015156 001620 <MOVE!SHFTBR!WRTEBR!SELB>
1833      (1) 015160 001475 BR1 RH2 ;NO BUFFER ASSIGNED IN MAINT MODE
1834      (1)          MICPC=MICPC+1
1835      (1) 015160 116502 <JUMP!BR1CON!<RH2-INIT$3000*4>!<RH2-INIT$777/2>>
1836      (1) 015162 001476 BRWRTE MEMX!INCMAR,AANDB!SP0 ;GET HIGH BYTE COUNT BITS
1837      (1)          MICPC=MICPC+1
1838      (1) 015162 054660 <MOVE!WRTEBR!MEMX!INCMAR!<AANDB!SP0>>
1839      (1) 015164 001477 CMP BR,SP5 ;COMPARE HIGH ORDER BITS OF COUNT
1840      (1)          MICPC=MICPC+1
1841      (1) 015164 060365 <SUBTC!BR!SP5>
1842      (1) 015166 001500 C RCFATL ;IF CARRY--TOO BIG ERROR
1843      (1)          MICPC=MICPC+1
1844      (1) 015166 115113 <JUMP!CCOND!<RCFATL-INIT$3000*4>!<RCFATL-INIT$777/2>>
1845      (1) 015170 001501 Z RCLOW ;IF EQUAL COMPARE LOW ORDER BITS OF COUNT
1846      (1)          MICPC=MICPC+1

```

```

(1) 015170 115510 <JUMP!ZCOND!<RCLOW-INIT&3000*4>!<RCLOW-INIT&777/2>>
(1)
1819 015172 001502 RH2: BRWRTE IBUS,IOBA1 ;READ LOW BYTE OF IN BA
(1) 015172 020540 MICPC=MICPC+1
(1)
1820 015174 001503 <MOVE!WRTEBR!IBUS!<IOBA1>>
(1) 015174 115105 BRO RCVODD ;IF SET IS ODD TRANSFER
(1) MICPC=MICPC+1
(1) <JUMP!BROCON!<RCVODD-INIT&3000*4>!<RCVODD-INIT&777/2>>
(1)
1821 001 .IF NDF LOW
1822 BRWRTE IBUS,RCVCON ;IS THE RECEIVER READY?
1823 BR4 RCVKED ;YES--GO PROCESS
1824 .ENDC
1825 015176 000 000 STATE RCVKED
(1) MICPC=MICPC+1
(1) 015176 001504 <MOVE!WRTEBR!IMM!<RCVKED-INIT&777/2>>
1826 015200 000660 ALWAYS REXIT
(1) 015200 001505 MICPC=MICPC+1
(1) 015200 100450 <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
(1)
1827
1828 015202 001506 RCVODD: STATE RCVK01
(1) MICPC=MICPC+1
(1) 015202 000607 <MOVE!WRTEBR!IMM!<RCVK01-INIT&777/2>>
1829 015204 001507 ALWAYS REXIT
(1) 015204 100450 MICPC=MICPC+1
(1) <JUMP!ALCOND!<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
(1)
1830
1831 015206 001510 RCLOW: CMP MEMX,SP4 ;COMPARE LOW ORDER BITS OF COUNT
(1) MICPC=MICPC+1
(1) 015206 040364 <SUBTC!MEMX!SP4>
(1)
1832 015210 001511 C RCFATL ;CARRY--TOC BIG
(1) MICPC=MICPC+1
(1) 015210 115113 <JUMP!CCOND!<RCFATL-INIT&3000*4>!<RCFATL-INIT&777/2>>
(1)
1833 015212 001512 ALWAYS RH2 ;ELSE CONTINUE
(1) MICPC=MICPC+1
(1) 015212 114502 <JUMP!ALCOND!<RH2-INIT&3000*4>!<RH2-INIT&777/2>>
(1)
1834 015214 001513 RCFATL: LDMA IMM,T
(1) MICPC=MICPC+1
(1) 015214 010151 .IF IDN IMM,IMM
(1) <MOVE!LDMAR!IMM!<T>>
(1) .IFF
(1) <MOVE!LDMAR!IMM!<T>>
(1) .ENDC
(1) 000
(1)
1835 015216 001514 MEMINC IMM,2
(1) MICPC=MICPC+1
(1) 015216 016432 <MOVE!WRMEM!INCMAR!IMM!<2>>
(1)
1836 015220 001515 MEM IMM,311
(1) MICPC=MICPC+1

```

(1) 015220 002711 <MOVE!WRMEM!IMM!<311>>

1837 015222 LDMA IMM,<<RTHRS+1>> ;ADDRESS ERROR LINK
(1) MICPC=MICPC+1
.IF IDN IMM, IMM
<MOVE!LDMAR!IMM!<<RTHRS+1>>3377>>
.IFF
<MOVE!LDMAR!IMM!<<RTHRS+1>>>
.ENDC

1838 015224 MEMINC IBUS, IOBA1
(1) MICPC=MICPC+1
(1) 001517 <MOVE!WRMEM!INCMAR!IBUS!<IOBA1>>

1839 015226 MEMINC IBUS, IOBA2
(1) MICPC=MICPC+1
(1) 001520 <MOVE!WRMEM!INCMAR!IBUS! IOBA2>>

1840 015230 BRWRTE IMM,20
(1) MICPC=MICPC+1
(1) 001521 <MOVE!WRTEBR!IMM!<20>>

1841 015232 RCEXY: MEMINC IMM,0
(1) 001522 MICPC=MICPC+1
(1) 016400 <MOVE!WRMEM!INCMAR!IMM!<0>>

1842 015234 MEM BR SELB
(1) MICPC=MICPC+1
(1) 001523 <MOVE!WRMEM!BR!<SELB>>

1843 015236 RCEXX: OUTPUT IMM,<200!0RCVCO> ;FLUSH INPUT SILE
(1) MICPC=MICPC+1
(1) 001524 <MOVE!WROUT!IMM!<200!0RCVCO>>

1844 015240 SP IMM,SP2,2 ;INHIBIT FURTHER TRANSMISSIONS
(1) MICPC=MICPC+1
(1) 001525 <MOVE!SPX!IMM!SP2!2>>

1845 015242 SP IMM,1.SPI ;SET INIT MODE IN PORT STATUS WORD
(1) MICPC=MICPC+1
(1) 001526 <MOVE!SPX!IMM!1!SPI>>

1846 015244 ALWAYS NTRS1
(1) MICPC=MICPC+1
(1) 001527 <JUMP!ALCOND!<NTRS1-INIT\$3000*4>!<NTRS1-INIT\$777/2>>

1847 015246 TDOON3: BRWRTE MEMX, SUB!SP1? ;COMPARE RESPONSE TO MSG NO
(1) MICPC=MICPC+1
(1) 001530 <MOVE!WRTEBR!MEMX!<SUB!SP1?>>

1848 015250 BR7 RH3 ;IF NEGATIVE EXIT
(1) MICPC=MICPC+1
(1) 001531 <JUMP!BR7CON!<RH3-INIT\$3000*4>!<RH3-INIT\$777/2>>

1849 015252 TDOON2: LDMA BR SELA!SPO ;ADDRESS THE TRANSMITLINK
(1) MICPC=MICPC+1

```

(1)      001          .IF IDN BR, IMM
(1)          <MOVE!LDMAR!IMM!<SELALSP0&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!BR!<SELALSP0>>
(1)          .ENDC

1850 015252 070200 000          MEM    IMM,0          ; TURN OF ASSIGNED AND TMTED BITS IN FLAG
(1)          001533
(1)          002400          MICPC=MICPC+1
(1)          <MOVE!WRMEM!IMM!<0>>

1851 015254 001534          LDMA   IMM, STC
(1)          001534          MICPC=MICPC+1
(1)          00!          .IF IDN IMM, IMM
(1)          <MOVE!LDMAR!IMM!<STC&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<STC>>
(1)          .ENDC

1852 015256 010067          000
(1)          001535          MEM    IMM,TML1          ; ASSUME WRAPAROUND
(1)          002471          MICPC=MICPC+1
(1)          <MOVE!WRMEM!IMM!<TML1>>

1853 015260 001536          001536          BRWRTE IMM, TML8          ; WRAPAROUND?
(1)          000543          MICPC=MICPC+1
(1)          <MOVE!WRTEBR!IMM!<TML8>>

1854 015262 001537          001537          CMP    BR, SPO
(1)          060360          MICPC=MICPC+1
(1)          <SUBTC!BR!SPO>

1855 015264 001540          001540          Z      TDON4          ; YES
(1)          115543          MICPC=MICPC+1
(1)          <JUMP!ZCOND!<TDON4-INIT&3000*4>!<TDON4-INIT&3777/2>>

1856 015266 001541          001541          BRWRTE IMM,6          ; OFFSET FOR NEXT TMT LINK
(1)          000406          MICPC=MICPC+1
(1)          <MOVE!WRTEBR!IMM!<6>>

1857 015268 001542          001542          MEM    BR, ADD!SPO          ; UPDATE THE POINTER
(1)          062400          MICPC=MICPC+1
(1)          <MOVE!WRMEM!BR!<ADD!SPO>>

1858 015270 001543          TDON4: LDMA   IMM, NXTSP          ; ADDRESS DONE LINK
(1)          00!          MICPC=MICPC+1
(1)          <MOVE!LDMAR!IMM!<NXTSP&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<NXTSP>>
(1)          .ENDC

1859 015272 010241          000
(1)          001544          LDMA   MEMX, SELB!SPX!SP3          ; ADDRESS THE LINK, COPYING
(1)          001          MICPC=MICPC+1
(1)          <MOVE!LDMAR!IMM!<SELB!SPX!SP3&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!MEMX!<SELB!SPX!SP3>>
(1)          053223

```

K13

(1) 000 .ENDC

1860
1861 015300 001545 MEMINC IMM,200 :ITS ADDRESS TO SPO
MICPC=MICPC+1 ;WRITE THE INTERRUPT TYPE
(1) 015300 016600 <MOVE!WRMEM!INCMAR!IMM!<200>>

1862 015302 001546 MEM BR,INCA!SPO :COPY ACTUAL LINK ADDRESS
MICPC=MICPC+1
(1) 015302 062460 <MOVE!WRMEM!BR!<INCA!SPO>>

1863 015304 001547 LDMA IMM,NXTSP :ADDRESS PTR INT STACK
MICPC=MICPC+1
(1) 001 .IF IDN IMM, IMM
(1) 015304 010241 <MOVE!LDMAR!IMM!<NXTSP&377>>
.IFF
(1) <MOVE!LDMAR!IMM!<NXTSP>>
(1) 000 .ENDC

1864 015306 001550 MEM IMM,INTSTK ;ASSUME WRAP AROUND
MICPC=MICPC+1
(1) 015306 002642 <MOVE!WRMEM!IMM!<INTSTK>>

1865 015310 001551 BRWRTE IMM,<<MMEND-2>> :ADDRESS ENDOFINT STACK
MICPC=MICPC+1
(1) 015310 000776 <MOVE!WRTEBR!IMM!<<MMEND-2>>>

1866 015312 001552 CMP BR,SP3 ;WRAPAROLND?
MICPC=MICPC+1
(1) 015312 060363 <SUBTC!BR!SP3>

1867 015314 001553 Z TDON40 ;YES---BRANCH
MICPC=MICPC+1
(1) 015314 115556 <JUMP!ZCOND!<TDON40-INIT&3000*4>!<TDON40-INIT&3777/2>>

1868 015316 001554 BRWRTE IMM,2 :OFFSET TO NEXT PAIR
MICPC=MICPC+1
(1) 015316 000402 <MOVE!WRTEBR!IMM!<2>>

1869 015320 001555 MEM BR,ADD!SP3 :UPDATE POINTER
MICPC=MICPC+1
(1) 015320 062403 <MOVE!WRMEM!BR!<ADD!SP3>>

1870 015322 001556 TDON40: BRWRTE IMM,20 ;WRITE INTERRUPT PENDING
MICPC=MICPC+1
(1) 015322 000420 <MOVE!WRTEBR!IMM!<20>>

1871 015324 001557 SP BR,AORB,SP1 :IN PORT STATUS WORD
MICPC=MICPC+1
(1) 015324 063301 <MOVE!SPX!BR!AORB!SP1>

1872 015326 001560 LDMA IMM,ETC :ADDRESS NEXT EMPTY PTR
MICPC=MICPC+1
(1) 001 .IF IDN IMM, IMM
(1) 015326 010070 <MOVE!LDMAR!IMM!<ETC&377>>
.IFF

L13

```

(1)          000             <MOVE!LDMAR!IMM!<ETC>>
(1)          .ENDC
(1)
1873 015330 001561           SP      MEMX SELB,SPO ;COPY IT TO SPO
(1)          MICPC=MICPC+1
(1) 015330 043220           <MOVE!SPX!MEMX!SELB!SPO>
(1)
1874 015332 001562           LDMA    IMM,STC ;GET NEXT DONE PTR
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM IMM
(1) 015332 010067           <MOVE!LDMAR!IMM!<STC&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<STC>>
(1)          .ENDC
(1)
(1)          000
(1)
1875 015334 001563           CMP      MEMX SPO ;IDENTICAL?
(1)          MICPC=MICPC+1
(1) 015334 040360           <SUBTC!MEMX!SPO>
(1)
1876 015336 001564           Z       RH3 ;FINISH PROCESSING HEADER
(1)          MICPC=MICPC+1
(1) 015336 105562           <JUMP!ZCOND!<RH3-INIT&3000*4>!<RH3-INIT&377/2>>
(1)
1877
1878 015340 001565           TDON1: LDMA    IMM,ISP17 ;GET LAST ACKED
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM IMM
(1) 015340 010153           <MOVE!LDMAR!IMM!<ISP17&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<ISP17>>
(1)          .ENDC
(1)
(1)          000
(1)
1879 015342 001566           SP      MEMX SELB,SP17 ;STORE IT IN SP17
(1)          MICPC=MICPC+1
(1) 015342 043237           <MOVE!SPX!MEMX!SELB!SP17>
(1)
1880 015344 001567           LDMA    IMM,STC ;GET START OF TMT CHAIN
(1)          MICPC=MICPC+1
(1)          .IF IDN IMM IMM
(1) 015344 010067           <MOVE!LDMAR!IMM!<STC&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!IMM!<STC>>
(1)          .ENDC
(1)
(1)          000
(1)
1881 015346 001570           LDMA    MEMX SELB!SPBRX!SPO ;ADDRESS THE LINK
(1)          MICPC=MICPC+1
(1)          .IF IDN MEMX IMM
(1) 015346 053620           <MOVE!LDMAR!IMM!<SELB!SPBRX!SPO&377>>
(1)          .IFF
(1)          <MOVE!LDMAR!MEMX!<SELB!SPBRX!SPO>>
(1)          .ENDC
(1)
(1)          001
(1)
1882 015350 001571           BRWRTE MEMX!INCMAR,SELB ;GET THE FLAGS
(1)          MICPC=MICPC+1
(1) 015350 054620           <MOVE!WRTEBR!MEMX!INCMAR!<SELB>>
(1)

```

```

1883 015352           BR1    TD0N3 ;IF BUFFER ASSIGNED PROCEED
(1) 015352 001572      MICPC=MICPC+1
(1) 015352 116530      <JUMP!BR1CON!<TD0N3-INIT&3000*4>!<TD0N3-INIT&777/2>>
(1)

1884 015354           ALWAYS RH3 ;ELSE---EXIT
(1) 015354 001573      MICPC=MICPC+1
(1) 015354 104562      <JUMP!ALCOND!<RH3-INIT&3000*4>!<RH3-INIT&777/2>>
(1)

1885
1886 015356           OVRRUN: BWRTE IMM,4
(1) 015356 001574      MICPC=MICPC+1
(1) 015356 000404      <MOVE!WRTEBR!IMM!<4>>

1887 015360           ALWAYS NTRSO
(1) 015360 001575      MICPC=MICPC+1
(1) 015360 114663      <JUMP!ALCOND!<NTRSO-INIT&3000*4>!<NTRSO-INIT&777/2>>
(1)

1888
1889 ; INPUTS:
1890 ; SPO = RECEIVE CHARACTER
1891
1892 015362           PASWRD: SP    IBUS,LNOSW,SP13 :READ PASSWD SWITCH
(1) 015362 001576      MICPC=MICPC+1
(1) 015362 023333      <MOVE!SPX!IBUS!LNOSW!SP13>

1893 015364           Z     10$ ;IF ALL ONES NO RLD ENABLED
(1) 015364 001577      MICPC=MICPC+1
(1) 015364 115603      <JUMP!ZCOND!<10$-INIT&3000*4>!<10$-INIT&777/2>>
(1)

1894 015366           BWRTE IMM,6 ;CHECK FOR ENTER MOP MODE
(1) 015366 001600      MICPC=MICPC+1
(1) 015366 000406      <MOVE!WRTEBR!IMM!<6>>

1895 015370           CMP   BR,SPO
(1) 015370 001601      MICPC=MICPC+1
(1) 015370 060360      <SUBTC!BR!SPO>

1896 015372           Z     20$ ;IF EQUAL ENTER MOP
(1) 015372 001602      MICPC=MICPC+1
(1) 015372 115611      <JUMP!ZCOND!<20$-INIT&3000*4>!<20$-INIT&777/2>>
(1)

1897 015374           10$: BWRTE BR,SELA!SP1 ;READ STATUS BYTE
(1) 015374 001603      MICPC=MICPC+1
(1) 015374 060601      <MOVE!WRTEBR!BR!<SELA!SP1>>

1898 015376           BRSHFT ;SHIFT IT RIGHT
(1) 015376 001604      MICPC=MICPC+1
(1) 015376 001620      <MOVE!SHFTBR!WRTEBR!SELB>

1899 015400           BR1    RHX ;MESSAGE WITH NO BUFFER ASSIGNED
(1) 015400 001605      MICPC=MICPC+1
(1) 015400 106740      <JUMP!BR1CON!<RHX-INIT&3000*4>!<RHX-INIT&777/2>>
(1)

1900 015402           BRSHFT ;SHIFT RIGHT AGAIN
(1) 015402 001606      MICPC=MICPC+1
(1) 015402 001620      <MOVE!SHFTBR!WRTEBR!SELB>

```

```

(1) 1901 015404           BR1      RCVMO          ;DLE RECEIVED IN NORMAL MODE
(1) 001607
(1) 015404 106732       MICPC=MICPC+1
(1) <JUMP!BR1CON!<RCVMO-INIT&3000*4>!<RCVMO-INIT&777/2>>
(1)
1902 015406           ALWAYS   RK3           ;HANDLE MAINT MODE MESSAGE
(1) 001610
(1) 104641       MICPC=MICPC+1
(1) <JUMP!ALCOND:<RK3-INIT&3000*4>!<RK3-INIT&777/2>>
(1)
1903 015410           20$:    SP      BR DECA,SP4      ;COUNT FOR NUMB OF COMPARES
(1) 001611
(1) 063164       MICPC=MICPC+1
(1) <MOVE!SPX!BR!DECA!SP4>
(1)
1904 015412           STATE   EM2
(1) 001612       MICPC=MICPC+1
(1) <MOVE!WRTEBR!IMM!<EM2-INIT&777/2>>
1905 015414           ALWAYS   REXIT
(1) 001613       MICPC=MICPC+1
(1) <JUMP!ALCOND:<REXIT-INIT&3000*4>!<REXIT-INIT&777/2>>
(1)
1906
1907
1908
1909 015416           ;.ENABL LSB
(1) 001614
(1) 001
(1) 015416 010001       RCVMI: LDMA   IMM,NAKST      ;RESET NAKS SENT
(1) <MOVE!LDMAR!IMM!<NAKST&377>>
(1) .IFF
(1) <MOVE!LDMAR!IMM!<NAKST>>
(1) .ENDC
(1)
1910 015420           MEM    IMM,1          ;...
(1) 001615
(1) 002401       MICPC=MICPC+1
(1) <MOVE!WRMEM!IMM!<1>>
(1)
1911 015422           LDMA   IMM,BC          ;ADDRESS ORIGINAL RECV BYTE COUNT
(1) 001616
(1) 001
(1) 015422 010167       MICPC=MICPC+1
(1) <MOVE!LDMAR!IMM!<BC&377>>
(1) .IFF
(1) <MOVE!LDMAR!IMM!<BC>>
(1) .ENDC
(1)
1912 015424           SP      MEMX!INCMAR,SEL8,SP4 ;MOVE BYTE COUNT TO SP4
(1) 001617
(1) 057224       MICPC=MICPC+1
(1) <MOVE!SPX!MEMX!INCMAR!SEL8!SP4>
(1)
1913 015426           SP      MEMX!INCMAR,SEL8,SP5 ;AND SPS
(1) 001620
(1) 057225       MICPC=MICPC+1
(1) <MOVE!SPX!MEMX!INCMAR!SEL8!SP5>
(1)
1914 015430           MEM    BR DECA!SP11      ;COPY SP11 FROM MEMORY
(1) 001621
(1) 062571       MICPC=MICPC+1
(1) <MOVE!WRMEM!BR!<DECA!SP11>>
(1)
1915 015432           LDMA   IMM,NXTSP

```

B14

```

(1)      001622          MICPC=MICPC+1
(1)      001
(1) 015432 010241      .IF IDN IMM, IMM
                        <MOVE!LDMAR!IMM!<NXTSP&377>>
                        .IFF
                        <MOVE!LDMAR!IMM!<NXTSP>>
                        .ENDC

(1)      000
(1)
(1)      015434          SP      MEMX!LDMAR,SELB,SP3      :COPY TO SP3
(1)      001623          MICPC=MICPC+1
(1) 015434 053223      <MOVE!SPX!MEMX!LDMAR!SELB!SP3>

(1)      015436          MEMINC IMM,204      :RECEIVE DONE IMAGE
(1)      001624          MICPC=MICPC+1
(1) 015436 016604      <MOVE!WRMEM!INCMAR!IMM!<204>>

(1) 1918 015440          MEM      BR!LDMAR,SELA!SP14      ;COPY LINK ADDRESS TO NEXT INTER
(1)      001625          MICPC=MICPC+1
(1) 015440 072614      <MOVE!WRMEM!BR!LDMAR!<SELA!SP14>>

(1) 1919 015442          MEMINC IMM,0      :ZERO THE FLAGS
(1)      001626          MICPC=MICPC+1
(1) 015442 016400      <MOVE!WRMEM!INCMAR!IMM!<0>>

(1) 1920 015444          SP      IMM!INCMAR,SPO,300      ;WRITE A 300 TO SPO
(1)      001627          MICPC=MICPC+1
(1) 015444 017300      <MOVE!SPX!IMM!INCMAR!SPO!300>

(1) 1921 015446          BRWRTE IMM!INCMAR,2      ;PREPARE TO ADDRESS NEXT
(1)      001630          MICPC=MICPC+1
(1) 015446 014402      <MOVE!WRTEBR!IMM!INCMAR!<2>>

(1) 1922
(1) 1923
(1) 1924 015450          MEM      MEMX,AANDB!SPO      ;INTERRUPT STACK AND INCREMENT
(1)      001631          MICPC=MICPC+1
(1) 015450 042660      <MOVE!WRMEM!MEMX!<AANDB!SPO>>      ;THE MAR
(1)                                ;MASK OFF ORIGINAL HIGH BYTE

(1) 1925
(1) 1926 015452          MEMINC MEMX,AORB!SP5      ;OF COUNT SAVING EXTENDED MEM BITS
(1)      001632          MICPC=MICPC+1
(1) 015452 056705      <MOVE!WRMEM!INCMAR!MEMX!<AORB!SP5>>      ;COPY TO MEMORY LINK

(1) 1927 015454          MEMINC BR,SELA!SP4      ;ADDRESS NEXT INT STACK
(1)      001633          MICPC=MICPC+1
(1) 015454 076604      <MOVE!WRMEM!INCMAR!BR!<SELA!SP4>>

(1) 1928 015456          LDMA    IMM,NXTSP
(1)      001634          MICPC=MICPC+1
(1)      001
(1) 015456 010241      .IF IDN IMM, IMM
                        <MOVE!LDMAR!IMM!<NXTSP&377>>
                        .IFF
                        <MOVE!LDMAR!IMM!<NXTSP>>
                        .ENDC

(1)      000
(1) 1929 015460          MEM      BR,ADD!SP3
(1)      001635          MICPC=MICPC+1

```

(1) 015460 062403 <MOVE!WRMEM!BR!<ADD!SP3>>
 (1)
 1930 015462 001636 BRWRTE IMM,<<MMEND-2>> :ADDRESSEND OF INT STACK
 (1)
 (1) 015462 000776 MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<<MMEND-2>>>
 (1)
 1931 015464 001637 CMP BR,SP3 ;WRAP AROUND
 (1)
 (1) 015464 060363 MICPC=MICPC+1
 (1) <SUBTC!BR!SP3>
 (1)
 1932 015466 001640 Z 40\$;IF YES-- BRANCH
 (1)
 (1) 015466 115651 MICPC=MICPC+1
 (1) <JUMP!ZCOND!<40\$-INIT\$3000*4>!<40\$-INIT\$777/2>>
 (1)
 1933 015470 20\$: BRWRTE IMM,5 :INDEX TO NEXT BUFFER
 1934 015470 001641 MICPC=MICPC+1
 (1)
 (1) 015470 000405 <MOVE!WRTEBR!IMM!<5>>
 (1)
 1935 015472 001642 SP BR,ADD,SP14 ;UPDATE COPY OF POINTER
 (1)
 (1) 015472 063014 MICPC=MICPC+1
 (1) <MOVE!SPX!BR!ADD!SP14>
 (1)
 1936 015474 001643 BRWRTE IMM,STC :ADDRESS OF WRAP AROUND POINT
 (1)
 (1) 015474 000467 MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<STC>>
 (1)
 1937 015476 001644 CMP BR,SP14 ;WRAPAROUND?
 (1)
 (1) 015476 060374 MICPC=MICPC+1
 (1) <SUBTC!BR!SP14>
 (1)
 1938 015500 001645 Z 50\$;IF YES---BRANCH
 (1)
 (1) 015500 115653 MICPC=MICPC+1
 (1) <JUMP!ZCOND!<50\$-INIT\$3000*4>!<50\$-INIT\$777/2>>
 (1)
 1939 015502 30\$: BRWRTE IMM,20 :MASK FOR INTERRUPT PENDING
 (1)
 (1) 015502 001646 MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<20>>
 (1)
 1940 015504 001647 SP DP,AORB,SP1 :UPDATE PORT STATUS WORD
 (1)
 (1) 015504 063301 MICPC=MICPC+1
 (1) <MOVE!SPX!DP!AORB!SP1>
 (1)
 1941 001 .IF DF \$LOW
 1942 BRWRTE DP,<SELAL!SP10> :READ LINE STATUS WORD
 1943 BR4 FLUSH :IF CLEAR ACTIVE SET---FLUSH
 1944 STATE RCVA
 1945 ALWAYS REXIT
 1946 .ENDC
 1947 .IF NDF \$LOW
 1948 ALWAYS FLUSH
 1949 015506 000 MICPC=MICPC+1
 (1) 015506 001 <JUMP!ALCOND!<FLUSH-INIT\$3000*4>!<FLUSH-INIT\$777/2>>
 (1)
 1949 000 .ENDC
 1950 015510 40\$: MEM IMM,INTSTK :POINT TO START OF INTERRUPT STACK

DMC11 DDCMP PROTOCOL IMPLEMENTATION
DDCMQH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-39
STACK HANDLER

PAGE: 0172

(1)	015510	001651	MICPC=MICPC+1 <MOVE!WRMEM!IMM!<INTSTK>>
(1)	015512	002642	
(1)	1951	015512	ALWAYS 20\$ MICPC=MICPC+1 <JUMP!ALCOND!<20\$-INIT&3000*4>!<20\$-INIT&777/2>>
(1)	015512	001652	
(1)	015512	114641	
(1)	1952	015514	50\$: BRWRTE IMM,RCL1 ;POINT TO START OF RECEIVE QUEUE MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<RCL1>>
(1)	015514	001653	
(1)	015514	000424	
(1)	1953	015516	SP BR SELB,SP14 MICPC=MICPC+1 <MOVE!SPX!BR!SELB!SP14>
(1)	015516	001654	
(1)	015516	063234	
(1)	1954	015520	ALWAYS 30\$ MICPC=MICPC+1 <JUMP!ALCOND!<30\$-INIT&3000*4>!<30\$-INIT&777/2>>
(1)	015520	001655	
(1)	015520	114646	
(1)	1955		
(1)	1956	015522	NTHRES: DSABL LSB LDMA IMM,ST MICPC=MICPC+1 .IF IDN IMM IMM <MOVE!LDMAR!IMM!<ST&377>> .IFF <MOVE!LDMAR!IMM!<ST>> .ENDC
(1)	015522	001656	
(1)	015522	001	
(1)	015522	010152	
(1)		000	
(1)	1957	015524	SPBR MEMX SELB,SPO MICPC=MICPC+1 <MOVE!SPBRX!MEMX!SELB!SPO>
(1)	015524	001657	
(1)	015524	043620	
(1)	1958	015526	BRWRTE BR ADD!SPO ;SHIFT LEFT MICPC=MICPC+1 <MOVE!WRTEBR!BR!<ADD!SPO>>
(1)	015526	001660	
(1)	015526	060400	
(1)	1959	015530	BR4 OVRRUN MICPC=MICPC+1 <JUMP!BR4CON!<OVRRUN-INIT&3000*4>!<OVRRUN-INIT&777/2>>
(1)	015530	001661	
(1)	015530	117174	
(1)	1960	015532	BRWRTE IMM,1 MICPC=MICPC+1 <MOVE!WRTEBR!IMM!<1>>
(1)	015532	001662	
(1)	015532	000401	
(1)	1961	015534	ERRXX:
(1)	1962	015534	NTRSD: LDMA IMM,<<RTHRS+3>> MICPC=MICPC+1 .IF IDN IMM IMM <MOVE!LDMAR!IMM!<<RTHRS+3>&377>> .IFF <MOVE!LDMAR!IMM!<<RTHRS+3>>> .ENDC
(1)	015534	001663	
(1)	015534	001	
(1)	015534	010177	
(1)		000	
(1)	1963	015536	MEMINC IMM,0 MICPC=MICPC+1 <MOVE!WRMEM!INCMAR!IMM!<0>>
(1)	015536	001664	
(1)	015536	016400	

E14

(1) 1964 015540 MEM BR SELB
 (1) 015540 001665 MICPC=MICPC+1
 (1) <MOVE!WRMEM!BR!<SELB>>

(1) 1965 015542 NTRS1: LDMA IMM,NXTSP
 (1) 001666 MICPC=MICPC+1
 (1) 001 .IF IDN IMM IMM
 (1) 015542 010241 <MOVE!LOMAR!IMM!<NXTSP&377>>
 (1) &IFF
 (1) <MOVE!LOMAR!IMM!<NXTSP>>
 (1) 000 .ENDC

(1) 1966 015544 LDMA MEMX SELB!SPX!SPO
 (1) 001667 MICPC=MICPC+1
 (1) 001 .IF IDN MEMX IMM
 (1) <MOVE!LOMAR!IMM!<SELB!SPX!SPO&377>>
 (1) .IFF
 (1) 015544 053220 <MOVE!LOMAR!MEMX!<SELB!SPX!SPO>>
 (1) 000 .ENDC

(1) 1967 015546 MEMINC IMM,201
 (1) 001670 MICPC=MICPC+1
 (1) 015546 016601 <MOVE!WRMEM!INCMAR!IMM!<201>>

(1) 1968 015550 MEM IMM,<<RTHRS>>
 (1) 001671 MICPC=MICPC+1
 (1) 002574 <MOVE!WRMEM!IMM!<<RTHRS>>>

(1) 1969 015552 LDMA IMM,NXTSP
 (1) 001672 MICPC=MICPC+1
 (1) 001 .IF IDN IMM IMM
 (1) 015552 010241 <MOVE!LOMAR!IMM!<NXTSP&377>>
 (1) &IFF
 (1) <MOVE!LOMAR!IMM!<NXTSP>>
 (1) 000 .ENDC

(1) 1970 015554 MEM IMM,INTSTK :ASSUME QLEJE WRAP AROUND
 (1) 001673 MICPC=MICPC+1
 (1) 002642 <MOVE!WRMEM!IMM!<INTSTK>>

(1) 1971 015556 BRWRTE IMM,<<MMEND-2>>
 (1) 001674 MICPC=MICPC+1
 (1) 001676 <MOVE!WRTEBR!IMM!<<MMEND-2>>>

(1) 1972 015560 CMP BR SPO
 (1) 001675 MICPC=MICPC+1
 (1) 060360 <SUBTC!BR!SPO>

(1) 1973 015562 Z NTRS2 :IT DID WRAP AROUND
 (1) 001676 MICPC=MICPC+1
 (1) 115701 <JUMP!ZCOND!<NTRS2-INIT&3000*4>!<NTRS2-INIT377?/2>>

(1) 1974 015564 BRWRTE IMM,2 :OFFSET TO NEXT PAIR
 (1) 001677 MICPC=MICPC+1
 (1) 000402 <MOVE!WRTEBR!IMM!<2>>

F14

(1) 1975 C15566 MEM BR, ADD!SPO ;UPDATE QUEUE POINTER
 (1) 015566 001700 MICPC=MICPC+1
 (1) <MOVE!WRMEM!BR!<ADD!SPO>>

(1) 1976 015570 NTRS2: BRWRTE IMM,20
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<20>>

(1) 1977 015572 SPBR BR,AORB,SP1
 (1) MICPC=MICPC+1
 (1) <MOVE!SPBRX!BR!AORB!SP1>

(1) 1978 015574 BRO TAB1 :FLAGGED BY ERROR TYPE
 (1) MICPC=MICPC+1
 (1) <JUMP!BROCON!<TAB1-INIT\$3000*4>!<TAB1-INIT\$777/2>>

(1) 1979 015576 SNAK: LDMA IMM,ISP11
 (1) MICPC=MICPC+1
 (1) .IF IDN IMM IMM
 (1) <MOVE!LDMAR!IMM!<ISP11\$377>>
 (1) .IFF
 (1) <MOVE!LDMAR!IMM!<ISP11>>
 (1) .ENDC

(1) 1980 015600 000
 (1) SP MEMX,SELB,SP11
 (1) MICPC=MICPC+1
 (1) <MOVE!SPX!MEMX!SELB!SP11>

(1) 1981 015602 SP BR,INCA,SP11 :INCREMENT MSG EXPECTED
 (1) MICPC=MICPC+1
 (1) <MOVE!SPX!BR!INCA!SP11>

(1) 1982 015604 SNAK1: BRWRTE IMM,1 :UNNUMB PENDING BIT TO BR
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<1>>

(1) 1983 015606 SNAK2: SP BR,AORB,SP10 ;UPDATE LINE STATUS WORD
 (1) MICPC=MICPC+1
 (1) <MOVE!SPX!BR!AORB!SP10>

(1) 1984 015610 ALWAYS FLUSH
 (1) MICPC=MICPC+1
 (1) <JUMP!ALCOND!<FLUSH-INIT\$3000*4>!<FLUSH-INIT\$777/2>>

(1) 1985 015612 EMTRIG: BRWRTE IMM,24
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<24>>

(1) 1987 015614 OUTPUT BR <SELB!0BA1>
 (1) MICPC=MICPC+1
 (1) <MOVE!WROUT!BR!<SELB!0BA1>>

(1) 1988 015616 BRWRTE IMM,0
 (1) MICPC=MICPC+1

(1) 015616 000400 <MOVE!WRTEBR!IMM!<0>>
 (1) 015620 001715 OUTPUT BR <SELB!0BA2>
 (1) 015620 062227 MICPC=MICPC+1
 (1) <MOVE!WROUT!BR!<SELB!CBA2>>
 (1) 015622 001716 SPBR IBUS,BM873,SPO ;READ BM873 ADDRESS---
 (1) MICPC=MICPC+1
 (1) 015622 023740 <MOVE!SPBRX!IBUS!BM873!SPO>
 (1) 015624 001717 OUTPUT BR,SELB!OUTDA1 ;SET UP LOW BYTE OF ADDRESS
 (1) MICPC=MICPC+1
 (1) 015624 062222 <MOVE!WROUT!BR!<SELB!C TDA1>>
 (1) 015625 BRWRTE IMM,366 ;HIGH BYTE BASE FOR ROM BOCT
 (1) MICPC=MICPC+1
 (1) 015626 000766 <MOVE!WRTEBR!IMM!<366>>
 (1) 015630 001721 OUTPUT BR,SELB!OUTDA2 :
 (1) MICPC=MICPC+1
 (1) 015630 062223 <MOVE!WROUT!BR!<SELB!OUTDA2>>
 (1) 015632 001722 EM6: BRWRTE IMM,21 ;MASK FOR TIMER AND ALSO TO START NPP
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IMM!<21>>
 (1) 015634 001723 OUT BR <SELB!0BR>
 (1) MICPC=MICPC+1
 (1) 015634 061231 <MOVE!WROUTX!BR!<SELB!0BR>>
 (1) 015636 001724 OUT BR <SELB!ONPR>
 (1) MICPC=MICPC+1
 (1) 015636 061230 <MOVE!WROUTX!BR!<SELB!ONPR>>
 (1) 015640 001725 EM1: BRWRTE IBUS,NPR ;READ NPR CONTROL
 (1) MICPC=MICPC+1
 (1) <MOVE!WRTEBR!IBUS!<NPR>>
 (1) 015642 001726 BRO CKTIME
 (1) MICPC=MICPC+1
 (1) 015642 102371 <JUMP!BROCON!<CKTIME-INIT\$3000*4>!<CKTIME-INIT\$777/2>>
 (1) 015644 001727 MEMADR RM1 ;IF NPR DONE
 (1) MICPC=MICPC+1
 (1) .IF B
 (1) <MOVE!WRMEM!<RM1-INIT\$777/2>>
 (1) .IFF
 (1) <MOVE!WRMEM!!<RM1-INIT\$777/2>>
 (1) .ENDC
 (1) 015646 000 ALWAYS ACLOW
 (1) MICPC=MICPC+1
 (1) 015646 100764 <JUMP!ALCOND!<ACLOW-INIT\$3000*4>!<ACLOW-INIT\$777/2>>
 (1) 015650 001731 TABUPD: SPBR IBUS,RCVCON,SPO ;READ RECEIVER CONTROL REG
 (1) MICPC=MICPC+1
 (1) 015650 023640 <MOVE!SPBRX!IBUS!RCVCON!SPO>

H14

```

(1) 2002 015652      BRWRTE BR,ADD!SPO      :SHIFT LEFT
(1) 015652 001732   MICPC=MICPC+1
(1) 015652 060400   <MOVE!WRTEBR!BR!<ADD!SPO>>
(1)
(1) 2003 015654      BR7    IDLE      ;RECEIVE ACTIVE--IDLE
(1) 015654 001733   MICPC=MICPC+1
(1) 015654 103451   <JUMP!BR7CON!<IDLE-INIT$3000*4>!<IDLE-INIT$777/2>>
(1)
(1) 2004 015656      TAB1: LDMA  IMM,IMG10
(1) 015656 001734   MICPC=MICPC+1
(1) 015656 001       .IF IDN IMM IMM
(1) 015656 010154   <MOVE!LDMAR!IMM!<IMG10&377>>
(1) 015656 000       .IFF
(1) 015656 000       <MOVE!LDMAR!IMM!<IMG10>>
(1) 015656 000       .ENDC
(1)
(1) 2005 015660      BRWRTE IMM,2
(1) 015660 001735   MICPC=MICPC+1
(1) 015660 000402   <MOVE!WRTEBR!IMM!<2>>
(1)
(1) 2006 015662      MEMINC BR,AANDB!SP10  :SAVE BIT 1 OF SP10
(1) 015662 001736   MICPC=MICPC+1
(1) 015662 076670   <MOVE!WRMEM!INCMAR!BR!<AANDB!SP10>>
(1)
(1) 2007 015664      MEMINC BR,SELA!SP11  :SAVE SP11
(1) 015664 001737   MICPC=MICPC+1
(1) 015664 076611   <MOVE!WRMEM!INCMAR!BR!<SELA!SP11>>
(1)
(1) 2008 015666      MEMINC BR,SELA!SP12  :SAVE SP12
(1) 015666 001740   MICPC=MICPC+1
(1) 015666 076612   <MOVE!WRMEM!INCMAR!BR!<SELA!SP12>>
(1)
(1) 2009 015670      MEMINC BR,SELA!SP14  :SAVE SP14
(1) 015670 001741   MICPC=MICPC+1
(1) 015670 076614   <MOVE!WRMEM!INCMAR!BR!<SELA!SP14>>
(1)
(1) 2010 015672      MEMINC BR,SELA!SP16  :SAVE SP16
(1) 015672 001742   MICPC=MICPC+1
(1) 015672 076615   <MOVE!WRMEM!INCMAR!BR!<SELA!SP16>>
(1)
(1) 2011 015674      MEMINC BR,SELA!SP17  :SAVE SP17
(1) 015674 001743   MICPC=MICPC+1
(1) 015674 076617   <MOVE!WRMEM!INCMAR!BR!<SELA!SP17>>
(1)
(1) 2012 015676      STATE RB2      ;MAR NOW POINTS TO BASE
(1) 015676 001744   MICPC=MICPC+1
(1) 015676 000460   <MOVE!WRTEBR!IMM!<RB2-INIT$777/2>>
(1)
(1) 2013 015700      LDMA  IMM,TABST  :POINT TO TABLE UPDATE STATE
(1) 015700 001745   MICPC=MICPC+1
(1) 015700 001       .IF IDN IMM IMM
(1) 015700 010210   <MOVE!LDMAR!IMM!<TABST&377>>
(1) 015700 000       .IFF
(1) 015700 000       <MOVE!LDMAR!IMM!<TABST>>
(1) 015700 000       .ENDC

```

(1) 2015 015702 PSTATE TBU1 ;NEW PORT STATE ADDRESS
 (1) 015702 MEM IMM, <<TBU1-INIT\$777/2>>
 (2) 015702 MICPC=MICPC+1
 <MOVE!WRMEM!IMM!<<TBU1-INIT\$777/2>>>
 (2) 2016 015704 SP IMM,4,SP4 ;INITIALIZE COUNT
 (1) 015704 MICPC=MICPC+1
 <MOVE!SPX!IMM!4!SP4>
 (1) 2017 001746
 (2) 2018 002774
 (1) 2019 015706 LDMA IMM,BASE ;NOTE: FIRST 6 RAM LOCATIONS ARE NOT WRITTEN
 (1) 001750 ;TO CORE TABLE.
 (1) 015706 MICPC=MICPC+1
 .IF IDN IMM, IMM
 <MOVE!LDMAR!IMM!<BASE\$377>>
 (1) .IFF
 <MOVE!LDMAR!IMM!<BASE>>
 (1) .ENDC
 (1) 00C
 (2) 2020 015710 ALWAYS RBO ;INCREMENT COUNT/TEST
 (1) 001751 MICPC=MICPC+1
 <JUM :ALCOND!<RBO-INIT\$3000*4>!<RBC-INIT\$777/2>>
 (1) 015712 001752 EC2: BRWRTE IMM,2
 (1) 000402 MICPC=MICPC+1
 <MOVE!WRTEBR!IMM!<2>>
 (2) 2022 015714 SP BR,ADD,SP4 ;POINT TO NEXT ADDRESS
 (1) 001753 MICPC=MICPC+1
 <MOVE!SPX!BR!ADD!SP4>
 (1) 015716 001754 SP IBUS IOBA1,SPO
 (1) 023140 MICPC=MICPC+1
 <MOVE!SPX!IBUS!IOBA1!SPO>
 (2) 2024 015720 OUTPUT BR,ADD!OBIA1
 (1) 001755 MICPC=MICPC+1
 <MOVE!WROUT!BR!<ADD!OBIA1>>
 (1) 015720 062006
 (2) 2025 015722 SP IBUS IOBA2,SPO
 (1) 001756 MICPC=MICPC+1
 <MOVE!SPX!IBUS!IOBA2!SPO>
 (1) 015722 023160
 (2) 2026 015724 OUTPUT BR,AC!OBIA2
 (1) 001757 MICPC=MICPC+1
 <MOVE!WROUT!BR!<AC!OBIA2>>
 (1) 015724 062107
 (2) 2027 015726 C TABMXT
 (1) 001760 MICPC=MICPC+1
 <JUMP!CCOND!<TABMXT-INIT\$3000*4>!<TABMXT-INIT\$777/2>>
 (1) 015726 10536E
 (2) 2028 015730 ECX: BRWRTE BR,SELA!SP1 ;READ PORT STATUS
 (1) 001761 MICPC=MICPC+1
 <MOVE!WRTEBR!BR!<SELA!SP1>>

DMCII DDCCP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-45
STACK HANDLER

PAGE: 0178

```

2029 015732      001762          BRO    30$           ;INIT MODE, WRITE OUT 200 BYTES
(1) 015732      116374          MICPC=MICPC+1
(1)                                         <JUMP!BROCON!<30$-INIT&3000*4>!<30$-INIT&777/2>>
(1)

2030
2031 015734      001763          BRWRTE BR!LDMAR, SELA!SP4   ;OTHERWISE ONLY WRITE OUT ERROR COUNTERS
(1)                                         ;READ COUNTER
(1) 015734      070604          MICPC=MICPC+1
(1)                                         <MOVE!WRTEBR!BR!LDMAR!<SELA!SP4>>
(1)

2032 015736      001764          BR4    _3$           ;ALL DONE
(1)                                         MICPC=MICPC+1
(1) 015736      117371          <JUMP!BR4CON!<20$-INIT&3000*4>!<20$-INIT&777/2>>
(1)

2033 015740      001765          10$:  OUTPUT MEMX!INCMAR, SELB!OUTDA1   ;STORE COUNTS OF ERRORS
(1)                                         MICPC=MICPC+1
(1) 015740      056222          <MOVE!WROUT!MEMX!INCMAR!<SELB!OUTDA1>>
(1)

2034 015742      001766          OUTPUT MEMX!INCMAR, SELB!OUTDA2
(1)                                         MICPC=MICPC+1
(1) 015742      056223          <MOVE!WROUT!MEMX!INCMAR!<SELB!OUTDA2>>
(1)

2035
2036 015744      001          .IF NDF $LOW
(1)                                         SP    IBUS,NPR,SPO
(1) 015744      001767          MICPC=MICPC+1
(1)                                         <MOVE!SPX!IBUS!NPR!SPO>
(1)

2037
2038 015746      000          .ENDC
(1)                                         ALWAYS RK8
(1) 015746      001770          MICPC=MICPC+1
(1)                                         <JUMP!ALCOND!<RK8-INIT&3000*4>!<RK8-INIT&777/2>>
(1)

2039 015750      001771          20$:  LDMA    IMM,TABS-
(1)                                         MICPC=MICPC+1
(1) 015750      010210          .IF IDN IMM, IMM
(1)                                         <MOVE!LDMAR!IMM!<TABST&377>>
(1)                                         .IFF
(1)                                         <MOVE!LDMAR!IMM!<TABST>>
(1)                                         .ENDC
(1)

2040 015752      001          PSTATE I3
(1)                                         MEM    IMM, <<I3-INIT&777/2>>
(2) 015752      001772          MICPC=MICPC+1
(2)                                         <MOVE!WRMEM!IMM!<<I3-INIT&777/2>>>
(2)

2041 015754      001773          ALWAYS RM1
(1)                                         MICPC=MICPC+1
(1) 015754      104420          <JUMP!ALCOND!<RM1-INIT&3000*4>!<RM1-INIT&777/2>>
(1)

2042 015756      001774          30$:  BRWRTE BR!LDMAR, SELA!SP4   ;READ COUNTER
(1)                                         MICPC=MICPC+1
(1) 015756      070604          <MOVE!WRTEBR!BR!LDMAR!<SELA!SP4>>
(1)

2043 015760      001775          BR7    20$           ;ALL DONE
(1)                                         MICPC=MICPC+1
(1) 015760      117771          <JUMP!BR7CON!<20$-INIT&3000*4>!<20$-INIT&777/2>>
(1)

```

K14

DMC11 DDCHMP PROTOCOL IMPLEMENTATION
DDCHGH.MAC 06-DEC-76 11:34

MACY11 27(1006) 14-DEC-76 16:44 PAGE 8-46
STACK HANDLER

PAGE: 0179

2044	015762	ALWAYS 10\$;KEEP GOING
(1)	015762	001776
(1)	015762	114765
(1)		<JUMP!ALCOND!<10\$-INIT&3000*4>!<10\$-INIT&777/2>>
2045	015764	\$ZERO
(1)	015764	001777
(1)	015764	000000
(1)		000000
2046		:
2047		.END
. ABS. 015766 000		

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

DDCMP/CRF/DS:CRF+DMCHGH,HILOW,DDCHGH
RUN-TIME: 16 31 .1 SECONDS
RUN-TIME RATIO: 189/48=3.8
CORE USED: 7K (13 PAGES)

1623	00200	
1624		
1625		
1626		:***** TEST 1 *****
1627		;TEST OF BR RIGHT SHIFT
1628		;VERIFY THAT A DEST OF BR RSH (011) OF A MICRO-INSTRUCTION
1629		;SHIFTS THE RESULTING BR DATA RIGHT ONCE.
1630		:*****
1631		
1632		; TEST 1
1633		-----
1634	015766 012737 000001 001226	TST1: MOV #1,TSTNO
1635	015774 012737 016100 001216	MOV #TST2,NEXT
1636	016002 104412	MSTCLR
1637		;R1 CONTAINS BASE DMC11 ADDRESS ;MASTER CLEAR DMC11

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 35
 DZDMH.P11 09-DEC-76 14:59

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0180

```

1638 016004 013701 001404      MOV    DMCSR,R1      ;R1 = DMC BASE ADDRESS
1639 016010 005011      CLR    (R1)      ;CLEAR SEL0
1640 016012 012705 052525      MOV    #52525,R5      ;START WITH 125
1641 016016 010561 000004      MOV    R5,4(R1)      ;PORT4+125
1642 016022 104414      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1643 016024 120500      120500      ;BR + PORT4
1644 016026 104414      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1645 016030 061620      061620      ;BR RSH+BR, SHIFT BR RIGHT
1646 016032 104414      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1647 016034 061225      061225      ;PORT5+BR
1648 016036 006005      ROR    RS        ;RS = "EXPECTED"
1649 016040 116104 000005      MOVB   S(R1),R4      ;R4 = "FOUND"
1650 016044 120504      CMPB   R5,R4      ;DID BR SHIFT RIGHT ONCE?
1651 016046 001401      BEQ    1$        ;BR IF YES
1652 016050 104012      HLT    12        ;BR RIGHT SHIFT ERROR
1653 016052
1654 016052 104414      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1655 016054 061620      061620      ;BR RSH+BR, SHFT BR RIGHT AGAIN
1656 016056 104414      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1657 016060 061225      061225      ;PORT5+BR
1658 016062 006005      ROR    RS        ;RS = "EXPECTED"
1659 016064 116104 000005      MOVB   S(R1),R4      ;R4 = "FOUND"
1660 016070 120504      CMPB   R5,R4      ;DID BR SHIFT RIGHT?
1661 016072 001401      BEQ    2$        ;BR IF YES
1662 016074 104012      HLT    12        ;BR RIGHT SHIFT ERROR
1663 016076 104400      SCOPE      ;SCOPE THIS TEST
1664
1665
1666 :***** TEST 2 *****
1667 ;*IOP CRAM WRITE/READ TEST
1668 ;*FLOAT A 1 THROUGH EACH CRAM LOCATION
1669 :*****
1670
1671 ; TEST 2
1672 ;-----
1673 016100 012737 000002 001226      TST2: MOV    #2,TSTNO      ;R1 CONTAINS BASE DMC11 ADDRESS
1674 016106 012737 016214 001216      MOV    #TST3,NEXT      ;DOES DMC HAVE CRAM?
1675 016114 012737 016140 001220      MOV    #3$,LOCK      ;SKIP TEST IF NO CRAM
1676
1677 016122 032737 100000 001366      BIT    #BIT15,STAT1      ;R0 = CRAM ADDRESS
1678 016130 001430      BEQ    5$        ;R0 = CRAM ADDRESS
1679 016132 005000      CLR    R0        ;R2 = WRITE DATA
1680 016134 012702 000001      MOV    #1,R2      ;SET ROM0
1681 016140      012711 002000      1$:   MOV    #BIT10,(R1)      ;WRITE ADDRESS TO SEL4
1682 016144 010061 000004      MOV    R0,4(R1)      ;LOAD SEL6 WITH WRITE DATA
1683 016150 010261 000006      MOV    R2,6(R1)      ;WRITE SEL6 INTO CRAM
1684 016154 052711 020000      BIS    #BIT13,(R1)      ;READ CRAM INTO "FOUND"
1685 016160 016104 000004      MOV    4(R1),R4      ;IS DATA CORRECT?
1686 016164 020204      CMP    R2,R4      ;BR IF OK
1687 016166 001401      BEQ    4$        ;ERROR
1688 016170 104001      HLT    1
1689 016172 104401      SCOP1      ;CLEAR CARRY
1690 016174 000241      CLC
1691 016176 006102      ROL    R2        ;SHIFT WRITE DATA
1692 016200 001357      BNE    2$        ;BR IF NOT DONE THIS ADDRESS

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 36
DZDMH.P11 09-DEC-76 14:59 CRAM WRITE/READ TESTS

PAGE: 0181

```

1694 016202 005200      INC    R0      ;BUMP TO NEXT CRAM ADDRESS
1695 016204 022700      CMP    #2000,R0 ;DONE YET?
1696 016210 001351      BNE    1$      ;BR IF NO
1697 016212 104400      SCOPE
1698
1699
1700 ;***** TEST 3 *****
1701 ;*IOP CRAM WRITE/READ TEST
1702 ;*FLOAT A 0 THROUGH EACH CRAM LOCATION
1703 ;***** *****
1704
1705 ; TEST 3
1706
1707 016214 012737 000003 001226 TST3: MOV   #3,TSTNO
1708 016222 012737 016336 001216     MOV   #TST4,NEXT
1709 016230 012737 016260 001220     MOV   #3$,LOCK
1710
1711 016236 104412
1712 016240 032737 100000 001366
1713 016246 001432
1714 016250 005000
1715 016252 012702 000001
1716 016256 005102
1717 016260 012711 002000
1718 016264 010061 000004
1719 016266 010261 000006
1720 016270 052711 020000
1721 016274 016300 016104 000004
1722 016304 020204
1723 016306 001401
1724 016310 104001
1725 016312 104401
1726 016314 005102
1727 016316 000241
1728 016320 006102
1729 016322 001355
1730 016324 005200
1731 016326 022700 002000
1732 016332 001347
1733 016334 104400
1734
1735
1736
1737 ;***** TEST 4 *****
1738 ;*IOP CRAM DUAL ADDRESSING TEST
1739 ;*WRITE EACH ADDRESS INTO ITSELF, READ EACH
1740 ;*ADDRESS TO VERIFY CORRECT ADDRESSING
1741 ;***** *****
1742
1743 ; TEST 4
1744
1745 016336 012737 000004 001226 TST4: MOV   #4,TSTNO
1746 016344 012737 016516 001216     MOV   #TST5,NEXT
1747 016352 012737 016374 001220     MOV   #1$,LOCK
1748 016360 104412
1749

```

:R1 CONTAINS BASE DMC11 ADDRESS
:MASTER CLEAR DMC11

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 37
 DZDMH.P11 09-DEC-76 14:59 CRAM WRITE/READ TESTS

PAGE: 0182

1750 016362 032737 100000 001366		BIT #BIT15,STAT1	; DOES DMC HAVE CRAM?
1751 016370 001451		BEQ \$S	; SKIP TEST IF NO CRAM
1752 016372 005000		CLR RO	; RO = CRAM ADDRESS
1753 016374 010002		MOV RO,R2	; SAVE R2 FOR TYPEOUT
i754 016376 012711 002000		MOV #BIT10,(R1)	; SET ROMO
1755 016402 010061 000004		MOV RO,4(R1)	; WRITE ADDRESS TO SEL4
1756 016406 010061 000006		MOV RO,6(R1)	; LOAD SEL6 WITH WRITE DATA
1757 016412 052711 020000		BIS #BIT13,(R1)	; WRITE CRAM
1758 016416 005061 000006		CLR 6(R1)	; CLEAR SEL 6
1759 016422 016104 000006		MOV 6(R1),R4	; SHOULD READ BACK OWN ADDRESS
1760 016426 020004		CMP RO,R4	; IS DATA CORRECT?
1761 016430 001401		BEQ 2\$; BR IF YES
1762 016432 104001		HLT 1	; DATA ERROR
1763 016434 104401		SCOP1	; LOOP TO 1\$ IF SW09=1
1764 016436 005200		INC RO	; BUMP TO NEXT ADDRESS
1765 016440 022700 002000		CMP #2000,RO	; DONE WRITING YET?
1766 016444 001353		BNE 1\$; BR IF NO
1767 016446 005000		CLR RO	; RESTART AT ADDRESS 0
1768 016450 012737 016456 001220		MOV #3\$,LOCK	; NEW SCOP1
1769 016456 010002		MOV RO,R2	; SAVE R2 FOR TYPEOUT
1770 016460 012711 002000		MOV #BIT10,(R1)	; SET ROMO
1771 016464 010061 000004		MOV RO,4(R1)	; SEL4 = CRAM ADDRESS
1772 016470 C:6104 000006		MOV 6(R1),R4	; READ CRAM INTO "FOUND"
1773 016474 020004		CMP RO,R4	; IS DATA CORRECT?
1774 016476 001401		BEQ 4\$; BR IF YES
1775 016500 104002		HLT 2	; DUAL ADDRESSING ERROR
1776 016502 104401		SCOP1	; LOOP TO 3\$ IF SW09=1
1777 016504 005200		INC RO	; BUMP TO NEXT ADDRESS
1778 016506 022700 002000		CMP #2000,RO	; DONE WRITING YET?
1779 016512 001361		BNE 3\$; BR IF NO
1780 016514 104400		SCOPE	; SCOPE THIS TEST
1781			
1782			
1783		***** TEST 5 *****	
1784		; IOP CRAM READ TEST	
1785		; THIS TEST WRITES THE CRAM WITH THE CROM MICRO-CODE MAP	
1786		; THEN READS IT BACK AND COMPARES EACH ADDRESS WITH THE	
1787		; DUPLICATE OF THE CROM MICRO-CODE.	
1788		*****	
1789			
1790		; TEST 5	
1791		-----	
1792 016516 012737 000005 001226	TST5:	MOV #5,TSTNO	
1793 016524 012737 016636 001216		MOV #TST6,NEXT	
1794 016532 012737 016566 001220		MOV #1\$,LOCK	
1795			R1 CONTAINS BASE DMC11 ADDRESS
1796 016540 104412		MSTCLR	MASTER CLEAR DMC11
1797 016542 032737 100000 001366		BIT #BIT15,STAT1	IS IT RAM OR ROM
1798 016550 001431		BEQ 3\$	SKIP TEST IF CROM
1799 016552 005011		CLR (R1)	CLEAR RUN
1800 016554 004737 035602		JSR PC,WROM	WRITE CRAM WITH MAP
1801 016560 012700 011766		MOV #ROMMAP,RO	SOFTWARE POINTER TO CROM DUPLICATE
1802 016564 005002		CLR R2	R2 = CROM ADDRESS
1803 016566 010261 000004		MOV R2,4(R1)	WRITE CROM ADDRESS TO SEL4
1804 016572 012711 002000		MOV #BIT10,(R1)	SET CROMO
1805 016576 011005		MOV (R0),RS	PUT "EXPECTED" IN RS

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 38
DZDMH.P11 09-DEC-76 14:59 CRAM WRITE/READ TESTS

PAGE: 0183

```

1806 016600 016104 000006      MOV    R4(R1),R4      ;PUT "FOUND" IN R4
1807 016604 020504      CMP    R5,R4      ;COMPARE HARD ROM TO SOFT DUPLICATE
1808 016606 001401      BEQ    2$      ;BR IF OK
1809 016610 104003      HLT    3      ;CRAM READ ERROR!
1810 016612 005011      CLR    (R1)      ;CLR BIT10
1811 016614 005061 000006      CLR    R6(R1)      ;CLEAR SEL6
1812 016620 104401      SCOP1   R2      ;LOOP TO 1$ IF SW09=1
1813 016622 005202      INC    (R0)+      ;INC TO NEXT CROM ADDRESS
1814 016624 005720      TST    (R0)+      ;POP R0 BY 2
1815 016626 022702 002000      CMP    #2000,R2      ;DONE 1K YET?
1816 016632 001355      BNE    1$      ;BR IF NO
1817 016634 104400      SCOP1   R2      ;SCOPE THIS TEST
1818
1819
1820 ;***** TEST 6 *****
1821 ;*IOP MAIN MEMORY TEST
1822 ;*FLOAT A 1 THROUGH ALL MAIN MEMORY LOCATIONS
1823 ;*****
1824
1825 : TEST 6
1826 -----
1827 016636 012737 000006 001226      TST6:  MOV    #6,TSTNO      ;R1 CONTAINS BASE DMC11 ADDRESS
1828 016644 012737 017024 001216      MOV    #TST7,NEXT      ;MASTER CLEAR DMC11
1829 016652 012737 016702 001220      MOV    #65$,LOCK      ;IS THIS AN IOP?
1830
1831 016660 104412      MSTCLR   R1      ;SKIP TEST IF NO
1832 016662 032737 100000 001366      BIT    #BIT15,STAT1      ;START WITH ADDRESS 0
1833 016670 001454      BEQ    2$      ;START WITH BIT 0
1834 016672 005037 034704      CLR    FLAG      ;CLEAR ADDRESS FIELD OF INSTRUCTION
1835 016676 012700 000001      MOV    #1,R0      ;CLEAR ADDRESS FIELD OF INSTRUCTION
1836 016702 042737 000377 016734      1$:   BIC    #377,66$      ;ADD ADDRESS TO INSTRUCTION
1837 016710 042737 000003 016740      65$:  BIC    #3,68$      ;ADD ADDRESS TO INSTRUCTION
1838 016716 153737 034704 016734      BISB   FLAG,66$      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1839 016724 153737 034705 016740      BISB   FLAG+1,68$      ;LOAD MAR LO WITH ADDRESS IN FLAG
1840 016732 104414      ROMCLK   010000      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1841 016734 010000      66$:   ROMCLK   004000      ;LOAD MAR HI
1842 016736 104414      68$:   ROMCLK   R0,4(R1)      ;WRITE PATTERN IN PORT4
1843 016740 004000      68$:   ROMCLK   ROMCLK      ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
1844 016742 010061 000004      MOV    R0,R5      ;MOVE PORT4 TO MEMORY
1845 016746 104414      ROMCLK   122500      ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
1846 016750 122500      122500      ;MOVE MEMORY TO BR
1847 016752 104414      ROMCLK   040620      ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
1848 016754 040620      040620      ;MOVE BR TO PORT5
1849 016756 104414      ROMCLK   61225      ;PUT "EXPECTED" IN R5
1850 016760 061225      61225      ;PUT "FOUND" IN R4
1851 016762 010005      MOV    R0,R5      ;DATA CORRECT?
1852 016764 116104 000005      MOV8   5(R1),R4      ;BR IF YES
1853 016770 120504      CMPB   R5,R4      ;DATA ERROR
1854 016772 001401      BEQ    67$      ;SW09=1?
1855 016774 104010      HLT    10      ;CLEAR CARRY
1856 016776 104401      SCOP1   R0      ;SHIFT BIT IN R0
1857 017000 000241      CLC
1858 017002 106100      ROLB   R0      ;DONE IF R0=0
1859 017004 001336      BNE    65$      ;NEXT ADDRESS
1860 01700E 005237 034704      INC    FLAG      ;LAST ADDRESS?
1861 C17012 022737 002000 034704      CMP    #2000,FLAG

```

```

1862 017020 001326
1863 017022 104400
1864
1865
1866 ;***** TEST 7 *****
1867 ;*IOP MAIN MEMORY TEST
1868 ;*FLOAT A G THROUGH ALL MAIN MEMORY LOCATIONS
1869 ;*****
1870
1871 ; TEST 7
1872 -----
1873 017024 012737 000007 001226 TST7: MOV #7,TSTNO
1874 017032 012737 017216 001216 MOV #T$T10,NEXT
1875 017040 012737 017072 001220 MOV #65$,LOCK
1876
1877 017046 104412
1878 017050 032737 100000 001366
1879 017056 001456
1880 017060 005037 034704
1881 017064 012700 000001
1882 017070 005100
1883 017072 042737 000377 017124
1884 017100 042737 000003 017130
1885 017106 153737 034704 017124
1886 017114 153737 034705 017130
1887 017122 104414
1888 017124 010000
1889 017126 104414
1890 017130 004000
1891 017132 010061 000004
1892 017136 104414
1893 017140 122500
1894 017142 104414
1895 017144 040620
1896 017146 104414
1897 017150 061225
1898 017152 010005
1899 017154 116104 000005
1900 017160 120504
1901 017162 001491
1902 017164 104010
1903 017166 104401
1904 017170 005100
1905 017172 000241
1906 017174 106100
1907 017176 001334
1908 017200 005237 034704
1909 017204 022737 002000 034704
1910 017212 001324
1911 017214 104400
1912
1913
1914 ;***** TEST 10 *****
1915 ;*IOP MAIN MEMORY DUAL ADDRESSING TEST
1916 ;*LOAD EACH MEMORY LOCATION WITH ITS OWN ADDRESS
1917 ;*READ BACK EACH LOCATION TO VERIFY CORRECT ADDRESSING

2$: BNE SCOPE 1$ ;BR IF NO
;SCOPE THIS TEST

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;IS THIS AN IOP?
;SKIP TEST IF NO
;START WITH ADDRESS 0
;START WITH BIT 0
;CHANGE TO FLOATING 0
;CLEAR ADDRESS FIELD OF INSTRUCTION
;CLEAR ADDRESS FIELD OF INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;ADD ADDRESS TO INSTRUCTION
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD MAR LO WITH ADDRESS IN FLAG
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD MAR HI
;WRITE PATTERN IN PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE PORT4 TO MEMORY
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE MEMORY TO BR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;MOVE BR TO PORTS
;PUT "EXPECTED" IN R5
;PUT "FOUND" IN R4
;DATA CORRECT?
;BR IF YES
;DATA ERROR
;SW09=1?
;CHANGE TO FLOATING :
;CLEAR CARRY
;SHIFT BIT IN R0
;DONE IF R0=0
;NEXT ADDRESS
;LAST ADDRESS
;BR IF NO
;SCOPE THIS TEST

;***** TEST 10 *****
;*IOP MAIN MEMORY DUAL ADDRESSING TEST
;*LOAD EACH MEMORY LOCATION WITH ITS OWN ADDRESS
;*READ BACK EACH LOCATION TO VERIFY CORRECT ADDRESSING

```

```

1918
1919
1920
1921
1922 017216 012737 000C10 001226
1923 017224 012737 017516 001215
1924 017232 012737 017256 001220
1925
1926 017240 104412
1927 017242 032737 100000 001366
1928 017250 001521
1929 017252 005037 034704
1930 017256 013702 034704
1931 017262 042737 000377 017314
1932 017270 042737 000003 017320
1933 017276 153737 034704 017314
1934 017304 153737 034705 017320
1935 017312 104414
1936 017314 010000
1937 017316 104414
1938 017320 0040C0
1939 017322 010261 000004
1940 017326 104414
1941 017330 122500
1942 017332 104414
1943 017334 040620
1944 017336 104414
1945 017340 061225
1946 017342 010205
1947 017344 116104 000005
1948 017350 120504
1949 017352 0C1401
1950 017354 104010
1951 017356 104401
1952 017360 005237 034704
1953 017364 022737 002000 034704
1954 017372 001331
1955 017374 012737 017406 001220
1956 017402 005037 034704
1957 017406 013702 034704
1958 017412 042737 000377 017444
1959 017420 042737 000003 017450
1960 017426 153737 034704 017444
1961 017434 153737 034705 017450
1962 017442 104414
1963 017444 010000
1964 017446 104414
1965 017450 004000
1966 017452 104414
1967 017454 040620
1968 017456 104414
1969 017460 061225
1970 017462 010205
1971 017464 116104 000005
1972 017470 120504
1973 017472 001401

;***** TEST 10 *****

: TEST 10
-----  

TST10: MOV #10,TSTNO
        MOV #TST11,NEXT
        MOV #1$,LOCK
        ;R1 CONTAINS BASE DMC11 ADDRESS
        ;MASTER CLEAR DMC11
        ;IS THIS AN IOP?
        ;SKIP TEST IF NO
        ;START AT ADDRESS 0
        ;PUT DATA IN R2
        ;CLEAR ADDRESS FIELD OF INSTRUCTION
        ;CLEAR ADDRESS FIELD OF INSTRUCTION
        ;ADD ADDRESS TO INSTRUCTION
        ;ADD ADDRESS TO INSTRUCTION
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;LOAD MAR LO
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;LOAD MAR HI
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;MOVE PORT4 TO MEMORY
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;MOVE MEMORY TO THE BR
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;MOV BR TO PORTS
        ;PUT "EXPECTED" IN R5
        ;PUT "FOUND" IN R4
        ;DATA CORRECT?
        ;BR IF YES
        ;DATA ERROR
        ;SW09=1?
        ;NEXT ADDRESS
        ;LAST ADDRESS
        ;BR IF NO
        ;NEW SCOPE 1
        ;RESTART AT ADDRESS 0
        ;PUT DATA IN R2
        ;CLEAR ADDRESS FIELD OF INSTRUCTION
        ;CLEAR ADDRESS FIELD OF INSTRUCTION
        ;ADD ADDRESS TO INSTRUCTION
        ;ADD ADDRESS TO INSTRUCTION
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;LOAD THE MAR LO
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;LOAD MAR HI
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;MOVE MEMORY TO THE BR
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;MOV BR TO PORTS
        ;PUT "EXPECTED" IN R5
        ;PUT "FOUND" IN R4
        ;DATA CORRECT?
        ;BR IF YES

        ;R2,R5
        ;S(R1),R4
        ;R5,R4
        ;S$  

        ;R2,4(R1)
        ;INC FLAG
        ;CMP #2000,FLAG
        ;BNE 1$  

        ;MOV #4$,LOCK
        ;CLR FLAG
        ;MOV FLAG,R2
        ;BIC #377,5$  

        ;BIC #3,8$  

        ;BISB FLAG,5$  

        ;BISB FLAG+1,8$  

        ;ROMCLK 010000
        ;ROMCLK 004000
        ;ROMCLK 040620
        ;ROMCLK 61225
        ;MOV R2,R5
        ;MOV S(R1),R4
        ;CMP R5,R4
        ;BEQ 6$  

        ;S: 1$:
        ;2$:
        ;7$:  

        ;3$:  

        ;4$:  

        ;5$:  

        ;8$:  

        ;9$:  

        ;10$:  

        ;11$:  

        ;12$:  

        ;13$:  

        ;14$:  

        ;15$:  

        ;16$:  

        ;17$:  

        ;18$:  

        ;19$:  

        ;20$:  

        ;21$:  

        ;22$:  

        ;23$:  

        ;24$:  

        ;25$:  

        ;26$:  

        ;27$:  

        ;28$:  

        ;29$:  

        ;30$:  

        ;31$:  

        ;32$:  

        ;33$:  

        ;34$:  

        ;35$:  

        ;36$:  

        ;37$:  

        ;38$:  

        ;39$:  

        ;40$:  

        ;41$:  

        ;42$:  

        ;43$:  

        ;44$:  

        ;45$:  

        ;46$:  

        ;47$:  

        ;48$:  

        ;49$:  

        ;50$:  

        ;51$:  

        ;52$:  

        ;53$:  

        ;54$:  

        ;55$:  

        ;56$:  

        ;57$:  

        ;58$:  

        ;59$:  

        ;60$:  

        ;61$:  

        ;62$:  

        ;63$:  

        ;64$:  

        ;65$:  

        ;66$:  

        ;67$:  

        ;68$:  

        ;69$:  

        ;70$:  

        ;71$:  

        ;72$:  

        ;73$:  

        ;74$:  

        ;75$:  

        ;76$:  

        ;77$:  

        ;78$:  

        ;79$:  

        ;80$:  

        ;81$:  

        ;82$:  

        ;83$:  

        ;84$:  

        ;85$:  

        ;86$:  

        ;87$:  

        ;88$:  

        ;89$:  

        ;90$:  

        ;91$:  

        ;92$:  

        ;93$:  

        ;94$:  

        ;95$:  

        ;96$:  

        ;97$:  

        ;98$:  

        ;99$:  

        ;100$:  

        ;101$:  

        ;102$:  

        ;103$:  

        ;104$:  

        ;105$:  

        ;106$:  

        ;107$:  

        ;108$:  

        ;109$:  

        ;110$:  

        ;111$:  

        ;112$:  

        ;113$:  

        ;114$:  

        ;115$:  

        ;116$:  

        ;117$:  

        ;118$:  

        ;119$:  

        ;120$:  

        ;121$:  

        ;122$:  

        ;123$:  

        ;124$:  

        ;125$:  

        ;126$:  

        ;127$:  

        ;128$:  

        ;129$:  

        ;130$:  

        ;131$:  

        ;132$:  

        ;133$:  

        ;134$:  

        ;135$:  

        ;136$:  

        ;137$:  

        ;138$:  

        ;139$:  

        ;140$:  

        ;141$:  

        ;142$:  

        ;143$:  

        ;144$:  

        ;145$:  

        ;146$:  

        ;147$:  

        ;148$:  

        ;149$:  

        ;150$:  

        ;151$:  

        ;152$:  

        ;153$:  

        ;154$:  

        ;155$:  

        ;156$:  

        ;157$:  

        ;158$:  

        ;159$:  

        ;160$:  

        ;161$:  

        ;162$:  

        ;163$:  

        ;164$:  

        ;165$:  

        ;166$:  

        ;167$:  

        ;168$:  

        ;169$:  

        ;170$:  

        ;171$:  

        ;172$:  

        ;173$:  

        ;174$:  

        ;175$:  

        ;176$:  

        ;177$:  

        ;178$:  

        ;179$:  

        ;180$:  

        ;181$:  

        ;182$:  

        ;183$:  

        ;184$:  

        ;185$:  

        ;186$:  

        ;187$:  

        ;188$:  

        ;189$:  

        ;190$:  

        ;191$:  

        ;192$:  

        ;193$:  

        ;194$:  

        ;195$:  

        ;196$:  

        ;197$:  

        ;198$:  

        ;199$:  

        ;200$:  

        ;201$:  

        ;202$:  

        ;203$:  

        ;204$:  

        ;205$:  

        ;206$:  

        ;207$:  

        ;208$:  

        ;209$:  

        ;210$:  

        ;211$:  

        ;212$:  

        ;213$:  

        ;214$:  

        ;215$:  

        ;216$:  

        ;217$:  

        ;218$:  

        ;219$:  

        ;220$:  

        ;221$:  

        ;222$:  

        ;223$:  

        ;224$:  

        ;225$:  

        ;226$:  

        ;227$:  

        ;228$:  

        ;229$:  

        ;230$:  

        ;231$:  

        ;232$:  

        ;233$:  

        ;234$:  

        ;235$:  

        ;236$:  

        ;237$:  

        ;238$:  

        ;239$:  

        ;240$:  

        ;241$:  

        ;242$:  

        ;243$:  

        ;244$:  

        ;245$:  

        ;246$:  

        ;247$:  

        ;248$:  

        ;249$:  

        ;250$:  

        ;251$:  

        ;252$:  

        ;253$:  

        ;254$:  

        ;255$:  

        ;256$:  

        ;257$:  

        ;258$:  

        ;259$:  

        ;260$:  

        ;261$:  

        ;262$:  

        ;263$:  

        ;264$:  

        ;265$:  

        ;266$:  

        ;267$:  

        ;268$:  

        ;269$:  

        ;270$:  

        ;271$:  

        ;272$:  

        ;273$:  

        ;274$:  

        ;275$:  

        ;276$:  

        ;277$:  

        ;278$:  

        ;279$:  

        ;280$:  

        ;281$:  

        ;282$:  

        ;283$:  

        ;284$:  

        ;285$:  

        ;286$:  

        ;287$:  

        ;288$:  

        ;289$:  

        ;290$:  

        ;291$:  

        ;292$:  

        ;293$:  

        ;294$:  

        ;295$:  

        ;296$:  

        ;297$:  

        ;298$:  

        ;299$:  

        ;300$:  

        ;301$:  

        ;302$:  

        ;303$:  

        ;304$:  

        ;305$:  

        ;306$:  

        ;307$:  

        ;308$:  

        ;309$:  

        ;310$:  

        ;311$:  

        ;312$:  

        ;313$:  

        ;314$:  

        ;315$:  

        ;316$:  

        ;317$:  

        ;318$:  

        ;319$:  

        ;320$:  

        ;321$:  

        ;322$:  

        ;323$:  

        ;324$:  

        ;325$:  

        ;326$:  

        ;327$:  

        ;328$:  

        ;329$:  

        ;330$:  

        ;331$:  

        ;332$:  

        ;333$:  

        ;334$:  

        ;335$:  

        ;336$:  

        ;337$:  

        ;338$:  

        ;339$:  

        ;340$:  

        ;341$:  

        ;342$:  

        ;343$:  

        ;344$:  

        ;345$:  

        ;346$:  

        ;347$:  

        ;348$:  

        ;349$:  

        ;350$:  

        ;351$:  

        ;352$:  

        ;353$:  

        ;354$:  

        ;355$:  

        ;356$:  

        ;357$:  

        ;358$:  

        ;359$:  

        ;360$:  

        ;361$:  

        ;362$:  

        ;363$:  

        ;364$:  

        ;365$:  

        ;366$:  

        ;367$:  

        ;368$:  

        ;369$:  

        ;370$:  

        ;371$:  

        ;372$:  

        ;373$:  

        ;374$:  

        ;375$:  

        ;376$:  

        ;377$:  

        ;378$:  

        ;379$:  

        ;380$:  

        ;381$:  

        ;382$:  

        ;383$:  

        ;384$:  

        ;385$:  

        ;386$:  

        ;387$:  

        ;388$:  

        ;389$:  

        ;390$:  

        ;391$:  

        ;392$:  

        ;393$:  

        ;394$:  

        ;395$:  

        ;396$:  

        ;397$:  

        ;398$:  

        ;399$:  

        ;400$:  

        ;401$:  

        ;402$:  

        ;403$:  

        ;404$:  

        ;405$:  

        ;406$:  

        ;407$:  

        ;408$:  

        ;409$:  

        ;410$:  

        ;411$:  

        ;412$:  

        ;413$:  

        ;414$:  

        ;415$:  

        ;416$:  

        ;417$:  

        ;418$:  

        ;419$:  

        ;420$:  

        ;421$:  

        ;422$:  

        ;423$:  

        ;424$:  

        ;425$:  

        ;426$:  

        ;427$:  

        ;428$:  

        ;429$:  

        ;430$:  

        ;431$:  

        ;432$:  

        ;433$:  

        ;434$:  

        ;435$:  

        ;436$:  

        ;437$:  

        ;438$:  

        ;439$:  

        ;440$:  

        ;441$:  

        ;442$:  

        ;443$:  

        ;444$:  

        ;445$:  

        ;446$:  

        ;447$:  

        ;448$:  

        ;449$:  

        ;450$:  

        ;451$:  

        ;452$:  

        ;453$:  

        ;454$:  

        ;455$:  

        ;456$:  

        ;457$:  

        ;458$:  

        ;459$:  

        ;460$:  

        ;461$:  

        ;462$:  

        ;463$:  

        ;464$:  

        ;465$:  

        ;466$:  

        ;467$:  

        ;468$:  

        ;469$:  

        ;470$:  

        ;471$:  

        ;472$:  

        ;473$:  

        ;474$:  

        ;475$:  

        ;476$:  

        ;477$:  

        ;478$:  

        ;479$:  

        ;480$:  

        ;481$:  

        ;482$:  

        ;483$:  

        ;484$:  

        ;485$:  

        ;486$:  

        ;487$:  

        ;488$:  

        ;489$:  

        ;490$:  

        ;491$:  

        ;492$:  

        ;493$:  

        ;494$:  

        ;495$:  

        ;496$:  

        ;497$:  

        ;498$:  

        ;499$:  

        ;500$:  

        ;501$:  

        ;502$:  

        ;503$:  

        ;504$:  

        ;505$:  

        ;506$:  

        ;507$:  

        ;508$:  

        ;509$:  

        ;510$:  

        ;511$:  

        ;512$:  

        ;513$:  

        ;514$:  

        ;515$:  

        ;516$:  

        ;517$:  

        ;518$:  

        ;519$:  

        ;520$:  

        ;521$:  

        ;522$:  

        ;523$:  

        ;524$:  

        ;525$:  

        ;526$:  

        ;527$:  

        ;528$:  

        ;529$:  

        ;530$:  

        ;531$:  

        ;532$:  

        ;533$:  

        ;534$:  

        ;535$:  

        ;536$:  

        ;537$:  

        ;538$:  

        ;539$:  

        ;540$:  

        ;541$:  

        ;542$:  

        ;543$:  

        ;544$:  

        ;545$:  

        ;546$:  

        ;547$:  

        ;548$:  

        ;549$:  

        ;550$:  

        ;551$:  

        ;552$:  

        ;553$:  

        ;554$:  

        ;555$:  

        ;556$:  

        ;557$:  

        ;558$:  

        ;559$:  

        ;560$:  

        ;561$:  

        ;562$:  

        ;563$:  

        ;564$:  

        ;565$:  

        ;566$:  

        ;567$:  

        ;568$:  

        ;569$:  

        ;570$:  

        ;571$:  

        ;572$:  

        ;573$:  

        ;574$:  

        ;575$:  

        ;576$:  

        ;577$:  

        ;578$:  

        ;579$:  

        ;580$:  

        ;581$:  

        ;582$:  

        ;583$:  

        ;584$:  

        ;585$:  

        ;586$:  

        ;587$:  

        ;588$:  

        ;589$:  

        ;590$:  

        ;591$:  

        ;592$:  

        ;593$:  

        ;594$:  

        ;595$:  

        ;596$:  

        ;597$:  

        ;598$:  

        ;599$:  

        ;600$:  

        ;601$:  

        ;602$:  

        ;603$:  

        ;604$:  

        ;605$:  

        ;606$:  

        ;607$:  

        ;608$:  

        ;609$:  

        ;610$:  

        ;611$:  

        ;612$:  

        ;613$:  

        ;614$:  

        ;615$:  

        ;616$:  

        ;617$:  

        ;618$:  

        ;619$:  

        ;620$:  

        ;621$:  

        ;622$:  

        ;623$:  

        ;624$:  

        ;625$:  

        ;626$:  

        ;627$:  

        ;628$:  

        ;629$:  

        ;630$:  

        ;631$:  

        ;632$
```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 41
DZMMH.P11 09-DEC-76 14:59 IOP TEST

E15

PAGE: C1B6

1974 017474 104010
1975 017476 104401
1976 017500 005237 034704
1977 017504 022737 002000 034704
1978 017512 001335
1979 017514 104400

6\$: HLT 10 : ADDRESSING ERROR
SCOP1
INC FLAG : SW09=1?
CMP #2000,FLAG : NEXT ADDRESS
BNE 4\$: IS IT THE LAST
SCOPE : BR IF NO
; SCOPE THIS TEST

1980
1981
1982 ;***** TEST 11 *****
1983 ;*IOP MAR TEST
1984 ;*PERFORM DUAL ADDRESSING TEST
1985 ;*USING MAR AUTO-INC FEATURE
1986 ;*****
1987
1988 ; TEST 11
1989 ;-----
1990 017516 012737 000011 001226
1991 017524 012737 017632 001216

TST11: MOV #11,TSTNO : R1 CONTAINS BASE DMC11 ADDRESS
MOV #TST12,NEXT
MSTCLR
BIT #BIT15,STAT1 : MASTER CLEAR DMC11
BEQ 4\$: IS THIS AN IOP?
CLR R2 : SKIP TEST IF NO
ROMCLK
010000 : START WITH A ZERO
1997 017546 104414 : NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
1998 017550 010000 : LOAD MAR WITH A ZERO
1999 017552 010261 000004 : WRITE DATA TO PORT4
2000 017556 104414 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2001 017560 136500 : MEM+PORT4. AUTO-INC MAR
2002 017562 005202 : INCREMENT DATA
2003 017564 022702 002000 : DONE YET?
2004 017570 001370 : BR IF NO
2005 017572 005002 : RESTART WITH A ZERO
2006 017574 104414 : NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
2007 017576 010000 : LOAD MAR WITH A ZERO

1\$: MOV R2,4(R1)
ROMCLK
136500 : NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
INC R2 : MOVE MEM TO PORT4
CMP #2000,R2 : PUT "EXPECTED" IN RS
BNE 1\$: PUT "FOUND" IN R4
CLR R2 : DATA CORRECT?
ROMCLK
010000 : BR IF YES
2\$: HLT 11 : MAR ERROR
ROMCLK
055224 : NEXT ADDRESS
MOV R2,R5 : INC R2
MOV 4(R1),R4 : CMP #2000,R2
BNE 2\$: DONE YET?
SCOPE : BR IF NO
; SCOPE THIS TEST

2008
2009 017600 104414 : NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
2010 017602 055224 : MOVE MEM TO PORT4
2011 017604 010205 : PUT "EXPECTED" IN RS
2012 017606 016104 000004 : PUT "FOUND" IN R4
2013 017612 120504 : DATA CORRECT?
2014 017614 001401 : BR IF YES
2015 017616 104011 : MAR ERROR
2016 017620 005202 : NEXT ADDRESS
2017 017622 022702 002000 : INC R2
2018 017626 001364 : CMP #2000,R2
2019 017630 104400 : BNE 2\$
4\$: HLT 11 : DONE YET?
SCOPE : BR IF NO
; SCOPE THIS TEST

2020
2021
2022 ;***** TEST 12 *****
2023 ;*IOP (CRAM) ODT BITS TEST
2024 ;*LOAD MAR WITH A 0 INC MAR UNTIL IT OVERFLOWS (2000 TIMES)
2025 ;*VERIFY THAT IBUS* 10 BITS IS SET ONLY WHEN MAR BIT 8 IS A ONE
2026 ;*AND THAT IBUS* 10 BITS IS SET ON MAR OVERFLOW(2000)
2027 ;*****
2028
2029 ; TEST 12

F15

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 42
DZDMH.P11 09-DEC-76 14:59 IOP TEST

PAGE: 0187

2030								
2031	017632	012737	000012	001226	TST:2:	MOV #12,TSTNO		
2032	017640	012737	02C040	001216		MOV #T\$+13,NEXT		
2033	017646	012737	017674	001220		MOV #15,LOCK		
2034								
2035	017654	104412			MSTCLR			
2036	017656	032737	100000	001366		BIT #BIT15,STAT1		
2037	017664	001464				BEQ 2\$		
2038	017666	005002				CLR R2		
2039	017670	104414				ROMCLK		
2040	017672	010000				010000		
2041	017674				1\$:			
2042	017674	104414				ROMCLK		
2043	017676	121204				121204		
2044	017700	005005				CLR RS		
2045	017702	032702	000400			BIT #BIT8,R2		
2046	017706	001402				BEQ .+6		
2047	017710	012705	000040			MOV #BITS,RS		
2048	017714	016104	000004			MOV 4(R1),R4		
2049	017720	042704	177637			BIC #177637,R4		
2050	017724	020504				CMP RS,R4		
2051	017726	001401				BEQ .+4		
2052	017730	104007				HLT ?		
2053	017732	104401				SCOP1		
2054	017734	104414				ROMCLK		
2055	017736	014000				014000		
2056	017740	005202				INC R2		
2057	017742	022702	002000			CMP #2000,R2		
2058	017746	001352				BNE 1\$		
2059	017750	005037	001220			CLR LOCK		
2060	017754	104414				ROMCLK		
2061	017756	121204				121204		
2062	017760	012705	000100			MOV #BIT6,RS		
2063	017764	016104	000004			MOV 4(R1),R4		
2064	017770	042704	177637			BIC #177637,R4		
2065	017774	020504				CMP RS,R4		
2066	017776	001401				BEQ .+4		
2067	020000	104007				HLT ?		
2068	020002	104414				ROMCLK		
2069	020004	010000				010000		
2070	020006	104414				ROMCLK		
2071	020010	004000				004000		
2072	020012	104414				ROMCLK		
2073	020014	121204				121204		
2074	020016	005005				CLR RS		
2075	020020	016104	000004			MOV 4(R1),R4		
2076	020024	042704	177637			BIC #177637,R4		
2077	020030	020504				CMP RS,R4		
2078	020032	001401				BEQ .+4		
2079	020034	104007				HLT ?		
2080	020036	104400				SCOPE		
2081								
2082								
2083								
2084								
2085								

TST:2: ;-----
 MOV #12,TSTNO
 MOV #T\$+13,NEXT
 MOV #15,LOCK
 MSTCLR
 BIT #BIT15,STAT1
 BEQ 2\$
 CLR R2
 ROMCLK
 010000
 1\$: ;R1 CONTAINS BASE DMC11 ADDRESS
 ;MASTER CLEAR DMC11
 ;IS THIS AN IOP?
 ;SKIP TEST IF NO
 ;R2=SAME AS MAR CONTENTS
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;MAR+0
 ROMCLK
 121204
 CLR RS
 BIT #BIT8,R2
 BEQ .+6
 MOV #BITS,RS
 MOV 4(R1),R4
 BIC #177637,R4
 CMP RS,R4
 BEQ .+4
 HLT ?
 SCOP1
 ROMCLK
 014000
 INC R2
 CMP #2000,R2
 BNE 1\$
 CLR LOCK
 ROMCLK
 121204
 MOV #BIT6,RS
 MOV 4(R1),R4
 BIC #177637,R4
 CMP RS,R4
 BEQ .+4
 HLT ?
 ROMCLK
 010000
 ROMCLK
 004000
 ROMCLK
 121204
 CLR RS
 MOV 4(R1),R4
 BIC #177637,R4
 CMP RS,R4
 BEQ .+4
 HLT ?
 SCOPE

2\$: ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;PORT4=IBUS* 10
 ;R5="EXPECTED"
 ;IS BIT8 SET IN MAR?
 ;BR IF NO
 ;IF YES THEN SET BITS
 ;R4="FOUND"
 ;CLEAR UNWANTED BITS
 ;BITS 5&6 SHOULD BE CLEAR
 ;BR IF OK
 ;ERROR BITS 5&6 NOT CLEAR
 ;LOOP TO 11\$ IF SW09=1
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;INC MAR
 ;BUMP MEM ADDRESS
 ;OVERFLOWED YET?
 ;BR IF NO
 ;NO MORE SCOP1
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;PART4+IBUS* 10
 ;R5="EXPECTED"
 ;R4="FOUND"
 ;R4="FOUND"
 ;CLEAR UNWANTED BITS
 ;BIT6 SHOULD BE SET
 ;BR IF OK
 ;ERROR, BIT6 NOT SET
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;MAR+0
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;MAR HI=0
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;PORT4+IBUS* 10
 ;R5="EXPECTED"
 ;R4="FOUND"
 ;CLEAR UNWANTED BITS
 ;BITS 5&6 SHOULD BE CLEAR
 ;BR IF OK
 ;ERROR 5&6 NOT BOTH CLEAR
 ;SCOPE THIS TEST

;***** TEST 13 *****
 ;*CROM READ TEST
 ;*THIS TEST READS EACH ROM LOCATION AND COMPARES

CZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 43
CZDMH.P11 09-DEC-76 14:59 CROM READ TESTS

PAGE: 0182

```

2086
2087
2088
2089
2090
2091
2092 020040 012737 000013 001226
2093 020046 012737 020230 001216
2094 020054 012737 020106 001220
2095
2096 020062 104412
2097 020064 032737 100000 001366
2098 020072 001055
2099 020074 005011
2100 020076 012700 011766
2101 020102 005002
2102 020104 005003
2103 020106 042737 014377 020126
2104 020114 050237 020126
2105 020120 050337 020126
2106 020124 104414
2107 020126 100400
2108 020130 012711 002000
2109 020134 011005
2110 020136 016104 000096
2111 020142 020504
2112 020144 001414
2113 020146 010337 001252
2114 020152 000241
2115 020154 006037 001252
2116 020160 006037 001252
2117 020164 006037 001252
2118 020170 050237 001252
2119 020174 104004
2120 020176 104401
2121 020200 005720
2122 020202 005202
2123 020204 022702 000400
2124 020210 001336
2125 020212 005002
2126 020214 062703 004000
2127 020220 022703 020000
2128 020224 001330
2129 020226 104400
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141 020230 012737 000014 001226

: TEST 13
-----
TST13: MOV #13,TSTNO
        MOV #TST14,NEXT
        MOV #1$,LOCK
        ;R1 CONTAINS BASE DMC11 ADDRESS
        ;MASTER CLEAR DMC11
        ;IS IT RAM OR ROM
        ;SKIP TEST IF CRAM
        ;CLEAR RUN
        ;R0 POINTS TO SOFTWARE ROM MAP
        ;R2 CONTAINS ROM ADDRESS BITS 0-7
        ;R3 CONTAINS ROM ADDRESS BITS 8&9 IN BITS 11&12
        ;CLEAR ADDRESS FIELDS OF INSTRUCTION
        ;ADD BITS 0-7 TO INSTRUCTION
        ;ADD BITS 11&12 TO INSTRUCTION
        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ;JUMP(I) TO ROM ADDRESS IN R2 & R3
        ;SET ROM0
        ;PUT "EXPECTED" IN RS
        ;PUT "FOUND" IN R4
        ;COMPARE ROM CONTENTS TO SOFT DUP
        ;BR IF OK
        ;PUT ROM ADDRESS IN TEMP3
        ;FOR ERROR TYPEOUT
        ;TEMP3 NOW CONTAINS CORRECT ADDRESS
        ;ROM READ ERROR
        ;LOOP TO 1$ IF SW09=1
        ;BUMP SOFT POINTER
        ;BUMP ROM ADDRESS
        ;IS R2 TO MAX YET?
        ;BR IF NO
        ;YES. RESET R2 TO 0
        ;INC TO NEXT PAGE OF ROM
        ;DONE YET?
        ;BR IF NO
        ;SCOPE THIS TEST
        ;***** TEST 14 *****
        ;CROM TEST OF JUMP(I) NEVER MICRO-PROCESSOR INSTRUCTION.
        ;PERFORM THE JUMP INSTRUCTION
        ;VERIFY THAT THE JUMP DID NOT OCCUR BY READING
        ;THE CONTENTS OF THE NEW ROM PC. IT SHOULD INCREMENT BY ONE).
        ;***** TEST 14 *****
TST14: MOV #14,TSTNO

```

2142 020236 012737 020420 001216		MOV #TST15,NEXT	
2143 020244 012737 020264 001220		MOV #1\$,LOCK	
2144		MSTCLR	:R1 CONTAINS BASE DMC11 ADDRESS
2145 020252 104412		BIT #BIT15,STAT1	:MASTER CLEAR DMC11
2146 020254 032737 100000 001366		BNE 6\$+2	:IS IT CRAM?
2147 020262 001055			:SKIP TEST IF YES
2148 020264		JSR PC,CLRALL	
2149 020264 004737 035430		ROMCLK	:CLEAR ALL CONDITIONS
2150 020270 104414		100400	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2151 020272 100400		ROMCLK	:START AT ROM PC=0
2152 020274 104414		114377!<400*0>	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2153 020276 114377		JSR PC,ROMDAT	:JUMP TO ROM PC OF 1777
2154 020300 004737 035522		2	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2155 020304 000002		CMP R5,R4	:INDEX
2156 020306 020504		BEQ 2\$:ARE NEW PC CONTENTS CORRECT?
2157 020310 001401		HLT 6	:BR IF YES
2158 020312 104006		SCOP1	:ERROR, CROM PC IS WRONG
2159 020314 104401		MOV #3\$,LOCK	:LOOP TO 1\$ IF SW09=1
2160 020316 012737 020324 001220			:NEW SCOP1
2161 020324		JSR PC,CLRALL	
2162 020324 004737 035430		ROMCLK	:CLEAR ALL CONDITIONS
2163 020330 104414		100403	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2164 020332 100403		ROMCLK	:START AT ROM PC=3
2165 020334 104414		100000!<400*0>	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2166 020336 100000		JSR PC,ROMDAT	:JUMP TO ROM PC OF 0
2167 020340 004737 035522		10	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2168 020344 000010		CMP R5,R4	:INDEX
2169 020346 020504		BEQ 1\$:ARE NEW PC CONTENTS CORRECT?
2170 020350 001401		HLT 6	:BR IF YES
2171 020352 104006		SCOP1	:ERROR, CROM PC IS WRONG
2172 020354 104401		MOV #5\$,LOCK	:LOOP TO 3\$ IF SW09=1
2173 020356 012737 020364 001220			:NEW SCOP1
2174 020364		JSR PC,CLRALL	
2175 020364 004737 035430		ROMCLK	:CLEAR ALL CONDITIONS
2176 020370 104414		100406	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2177 020372 100406		ROMCLK	:START AT ROM PC=6
2178 020374 104414		104125!<400*0>	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2179 020376 104125		JSR PC,ROMDAT	:JUMP TO ROM PC OF 525
2180 020400 004737 035522		16	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2181 020404 000016		CMP R5,R4	:INDEX
2182 020406 020504		BEQ 6\$:ARE NEW ROM PC CONTENTS CORRECT?
2183 020410 001401		HLT 6	:BR IF YES
2184 020412 104006		SCOP1	:ERROR, CROM PC IS WRONG
2185 020414 104401		SCOPE	:LOOP TO 5\$ IF SW09=1
2186 020416 104400			:SCOPE THIS TEST
2187			
2188			
2189			***** TEST 15 *****
2190			*CROM TEST OF JUMP(I) ALWAYS MICRO-PROCESSOR INSTRUCTION.
2191			*PERFORM THE JUMP INSTRUCTION
2192			*VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
2193			*****
2194			
2195			
2196			
2197 020420 012737 000015 001226	TST15:	MOV #15,TSTNO	

```

;198 020426 012737 020574 001216      MOV    #TST16_NEXT
;199 020434 012737 020454 001220      MOV    #1$,LOCK
;200
;201 020442 104412      MSTCLR
;202 020444 032737 100000 001366      BIT    #BIT15,STAT1
;203 020452 001047      BNE    6$+2
;204
;205 020454 104414      ROMCLK
;206 020456 100400      100400
;207 020460 104414      ROMCLK
;208 020462 114777      114377!<400*1>
;209 020464 004737 035522      JSR    PC,ROMDAT
;210 020470 003776      3776
;211 020472 020504      CMP    RS,R4
;212 020474 001401      BEQ    2$
;213 020476 104006      HLT    6
;214 020500 104401      SCOP1
;215 020502 012737 0E0510 001220      MOV    #3$.LOCK
;216 020510
;217 020510 104414      ROMCLK
;218 020512 100403      100403
;219 020514 104414      ROMCLK
;220 020516 100400      100000!<400*1> : JUMP TO ROM PC OF 0
;221 020520 004737 035522      JSR    PC,ROMDAT
;222 020524 000000
;223 020526 020504      CMP    RS,R4
;224 020530 001401      BEQ    4$
;225 020532 104006      HLT    6
;226 020534 104401      SCOP1
;227 020536 012737 020544 001220      MOV    #5$,LOCK
;228 020544
;229 020544 104414      ROMCLK
;230 020546 100406      100406
;231 020550 104414      ROMCLK
;232 020552 104525      104125!<400*1>
;233 020554 004737 035522      JSR    PC,ROMDAT
;234 020560 001252      1252
;235 020562 020504      CMP    RS,R4
;236 020564 001401      BEQ    6$
;237 020566 104006      HLT    6
;238 020570 104401      SCOP1
;239 020572 104400      SCOPE
;240
;241
;242
;243
;244
;245
;246
;247
;248
;249
;250 020574 012737 000016 001226      TST16: MOV    #16,TSTNO
;251 020602 012737 020764 001216      MOV    #TST17,NEXT
;252 020610 012737 020630 001220      MOV    #1$,LOCK
;253

```

J15

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 46
 DZDMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0191

```

2254 020616 104412
2255 020620 032737 100000 001366
2256 020626 001055
2257 020630
2258 020630 004737 035476
2259 020634 104414
2260 020636 100400
2261 020640 104414
2262 020642 115377
2263 020644 004737 035522
2264 020650 003776
2265 020652 020504
2266 020654 001401
2267 020656 104006
2268 020660 104401
2269 020662 012737 020670 001220
2270 020670
2271 020670 004737 035476
2272 020674 104414
2273 020676 100403
2274 020700 104414
2275 020702 101000
2276 020704 004737 035522
2277 020710 000000
2278 020712 020504
2279 020714 001401
2280 020716 104006
2281 020720 104401
2282 020722 012737 020730 001220
2283 020730
2284 020730 004737 035476
2285 020734 104414
2286 020736 100406
2287 020740 104414
2288 020742 105125
2289 020744 004737 035522
2290 020750 001252
2291 020752 020504
2292 020754 001401
2293 020756 104006
2294 020760 104401
2295 020762 104400
2296
2297
2298 ;***** TEST 17 *****
2299 ;*CROM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
2300 ;*SET THE Z BIT, PERFORM THE JUMP INSTRUCTION.
2301 ;*VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
2302 ;***** TEST 17 *****
2303
2304 ; TEST 17
2305 -----
2306 020764 012737 000017 001226
2307 020772 012737 021154 001216
2308 021000 012737 021020 001220
2309

      MSTCLR
      BIT    *BIT15,STAT1 :MASTER CLEAR DMC11
      BNE    6$+2 ;IS IT CRAM?
              ;SKIP TEST IF YES
      JSR    PC,SETC ;SET THE C BIT'
      ROMCLK
      100400
      ROMCLK
      114377!<400*2>
      JSR    PC,ROMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      3776   ;START AT ROM PC=0
              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
              ;JUMP TO ROM PC OF 1777
              ;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
              ;INDEX
      CMP    R5,R4 ;ARE NEW PC CONTENTS CORRECT?
      BEQ    2$ ;BR IF YES
      HLT    6 ;ERROR, CROM PC IS WRONG
              ;LOOP TO 1$ IF SW09=1
      SCOP1
      MOV    #3$.LOCK ;NEW SCOP1
      JSR    PC,SETC ;SET THE C BIT'
      ROMCLK
      100403
      ROMCLK
      100000!<400*2> ;JUMP TO ROM PC OF 0
      JSR    PC,ROMDAT ;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
      O     ;INDEX
              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
              ;START AT ROM PC=3
              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      CMP    R5,R4 ;ARE NEW PC CONTENTS CORRECT?
      BEQ    4$ ;BR IF YES
      HLT    6 ;ERROR, CROM PC IS WRONG
              ;LOOP TO 3$ IF SW09=1
      SCOP1
      MOV    #5$.LOCK ;NEW SCOP1
      JSR    PC,SETC ;SET THE C BIT'
      ROMCLK
      100406
      ROMCLK
      104125!<400*2>
      JSR    PC,ROMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      1252   ;START AT ROM PC=6
              ;JUMP TO ROM PC OF 525
              ;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
              ;INDEX
      CMP    R5,R4 ;ARE NEW ROM PC CONTENTS CORRECT?
      BEQ    6$ ;BR IF YES
      HLT    6 ;ERROR, CROM PC IS WRONG
              ;LOOP TO 5$ IF SW59=1
              ;SCOPE THIS TEST
      SCOP1
      SCOPE
      TST17: MOV    #17,TSTNO
              MOV    #TST20,NEXT
              MOV    #1$,LOCK
              ;R1 CONTAINS BASE DMC11 ADDRESS
  
```

K15

DZCMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 47
DZCMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0192

2310 021006 104412	2311 021010 032737	100000 001366	MSTCLR BIT BNE	#BIT15,STAT1 6\$+2	;MASTER CLEAR DMC11 ;IS IT CRAM? ;SKIP TEST IF YES
2312 021016 001055					
2313 021020			1\$:		
2314 021020 004737 035514			JSR ROMCLK 100400 ROMCLK	PC,SETZ ;SET THE Z BIT' ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304 ;START AT ROM PC=0	
2315 021024 104414					
2316 021026 100400					
2317 021030 104414					
2318 021032 115777				114377!<400*3>	
2319 021034 004737 035522			JSR 3776 CMP BEQ	PC,ROMDAT R5,R4 2\$;JUMP TO ROM PC OF 1777 ;RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA ;INDEX ;ARE NEW PC CONTENTS CORRECT?
2320 021040 003776				HLT 6	;BR IF YES ;ERROR, CROM PC IS WRONG
2321 021042 020504					
2322 021044 001401					
2323 021046 104006					
2324 021050 104401					
2325 021052 012737 021060 001220			2\$:	SCOP1 MOV	;LOOP TO 1\$ IF SW09=1 ;NEW SCOP1
2326 021060					
2327 021060 004737 035514			3\$:	JS ROMCLK 100403 ROMCLK	;PC,SETZ ;SET THE Z BIT' ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304 ;START AT ROM PC=3
2328 021064 104414					
2329 021066 100403					
2330 021070 104414					
2331 021072 101400				100000!<400*3>	;JUMP TO ROM PC OF 0
2332 021074 004737 035522				JSR 0 CMP BEQ	;PC,ROMDAT ;RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA ;INDEX ;ARE NEW PC CONTENTS CORRECT?
2333 021100 000000					
2334 021102 020504					
2335 021104 001401					
2336 021106 104006					
2337 021110 104401			4\$:	SCOP1 MOV	;ERROR, CROM PC IS WRONG ;LOOP TO 3\$ IF SW09=1
2338 021112 012737 021120 001220			5\$:		
2339 021120					
2340 021120 004737 035514					
2341 021124 104414					
2342 021126 100406					
2343 021130 104414					
2344 021132 105525					
2345 021134 004737 035522				104125!<400*3> JSR 1252 CMP	;JUMP TO ROM PC OF 525 ;RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA ;INDEX ;ARE NEW ROM PC CONTENTS CORRECT?
2346 021140 001252					
2347 021142 020504					
2348 021144 0014C1					
2349 021146 104006					
2350 021150 104401			6\$:	SCOP1 SCOPE	;ERROR, CROM PC IS WRONG ;LOOP TO 5\$ IF SW59=1
2351 021152 104400					
2352					
2353					
2354					***** TEST 20 *****
2355					**CROM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
2356					**SET THE BRO BIT, PERFORM THE JUMP INSTRUCTION.
2357					**VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
2358					*****
2359					
2360					: TEST 20
2361					-----
2362 021154 012737 000020 001226			TST20:	MOV	#20,TSTNO
2363 021162 012737 C21344 001216				MOV	#TST21,NEXT
2364 C21170 012737 C21210 001220				MOV	#1\$,LOCK
2365					:R1 CONTAINS BASE DMC11 ADDRESS

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 48
 DZDMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0193

2366 021176 104412		MSTCLR		:MASTER CLEAR DMC11
2367 021200 032737	100000 001366	BIT	#BIT15,STAT1	:IS IT CRAM?
2368 021206 001055		BNE	6\$+2	:SKIP TEST IF YES
2369 021210				
2370 021210 004737	035446	1\$: JSR	PC,SETBRO	:SET THE BRO BIT
2371 021214 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2372 021216 100400		100400		:START AT ROM PC=0
2373 021220 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2374 021222 116377		114377!<400*4>		:JUMP TO ROM PC OF 1777
2375 021224 004737	035522	JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2376 021230 003776		3776		:INDEX
2377 021232 020504		CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2378 021234 001401		BEQ	2\$:BR IF YES
2379 021236 104006		HLT	6	:ERROR, CROM PC IS WRONG
2380 021240 104401		SCOP1		:LOOP TO 1\$ IF SW09=1
2381 021242 012737	021250 001220	MOV	*3\$,LOCK	:NEW SCOP1
2382 021250				
2383 021250 004737	035446	JSR	PC,SETBRO	:SET THE BRO BIT
2384 021254 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2385 021256 100403		100403		:START AT ROM PC=3
2386 021260 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2387 021262 102000		100000!<400*4>	JUMP TO	:ROM PC OF 0
2388 021264 004737	035522	JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2389 021270 000000		O		:INDEX
2390 021272 020504		CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2391 021274 001401		BEQ	4\$:BR IF YES
2392 021276 104006		HLT	6	:ERROR, CROM PC IS WRONG
2393 021300 104401		SCOP1		:LOOP TO 3\$ IF SW09=1
2394 021302 012737	021310 001220	MOV	*5\$.LOCK	:NEW SCOP1
2395 021310				
2396 021310 004737	035446	JSR	PC,SETBRO	:SET THE BRO BIT
2397 021314 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2398 021316 100406		100406		:START AT ROM PC=6
2399 021320 104414		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2400 021322 106125		104125!<400*4>	JUMP TO	:ROM PC OF 525
2401 021324 004737	035522	JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2402 021330 0C1252		1252		:INDEX
2403 021332 020504		CMP	R5,R4	:ARE NEW ROM PC CONTENTS CORRECT?
2404 021334 001401		BEQ	6\$:BR IF YES
2405 021336 104006		HLT	6	:ERROR, CROM PC IS WRONG
2406 021340 104401		SCOP1		:LOOP TO 5\$ IF SW59=1
2407 021342 104400		SCOPE		:SCOPE THIS TEST
2408				
2409				
2410				
2411				
2412				
2413				
2414				
2415				
2416				
2417				
2418 021344 012737	000021 001226	TST21:	MOV	*21,TSTNO
2419 021352 012737	021534 001216		MOV	*TST22,NEXT
2420 021360 012737	021400 001220		MOV	*1\$,LOCK
2421				:R1 CONTAINS BASE DMC11 ADDRESS

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 49
 DZDMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0194

2422	021366	104412			MSTCLR		:MASTER CLEAR DMC11
2423	021370	032737	100000	001366	BIT	*BIT15,STAT1	;IS IT CRAM?
2424	021376	001055			BNE	6\$+2	;SKIP TEST IF YES
2425	021400						
2426	021400	004737	035454		1\$: JSR	PC,SETBR1	;SET THE BR1 BIT'
2427	021404	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2428	021406	100400			100400		;START AT ROM PC=0
2429	021410	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2430	021412	116777			114377!<400*5>		;JUMP TO ROM PC OF 1777
2431	021414	004737	035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2432	021420	003776			3776		;INDEX
2433	021422	020504			CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2434	021424	001401			BEQ	2\$;BR IF YES
2435	021426	104006			HLT	6	;ERROR, CROM PC IS WRONG
2436	021430	104401			SCOP1		;LOOP TO 1\$ IF SW09=1
2437	021432	012737	021440	001220	MOV	*3\$,LOCK	;NEW SCOP1
2438	021440						
2439	021440	004737	035454		JSR	PC,SETBR1	;SET THE BR1 BIT'
2440	021444	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2441	021446	100403			100403		;START AT ROM PC=3
2442	021450	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2443	021452	102400			100000!<400*5>	JUMP TO ROM PC OF 0	
2444	021454	004737	035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2445	021460	000000			O		;INDEX
2446	021462	020504			CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2447	021464	001401			BEQ	4\$;BR IF YES
2448	021466	104006			HLT	6	;ERROR, CROM PC IS WRONG
2449	021470	104401			SCOP1		;LOOP TO 3\$ IF SW09=1
2450	021472	012737	021500	001220	MOV	*5\$.LOCK	;NEW SCOP1
2451	021500						
2452	021500	004737	035454		JSR	PC,SETBR1	;SET THE BR1 BIT'
2453	021504	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2454	021506	100406			100406		;START AT ROM PC=6
2455	021510	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2456	021512	106525			104125!<400*5>	JUMP TO ROM PC OF 525	
2457	021514	004737	035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2458	021520	001252			1252		;INDEX
2459	021522	020504			CMP	R5,R4	;ARE NEW ROM PC CONTENTS CORRECT?
2460	021524	001401			BEQ	6\$;BR IF YES
2461	021526	104006			HLT	6	;ERROR, CROM PC IS WRONG
2462	021530	104401			SCOP1		;LOOP TO 5\$ IF SW59=1
2463	021532	104400			SCOPE		;SCOPE THIS TEST
2464							
2465							
2466							;***** TEST 22 *****
2467							;*CROM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
2468							;*SET THE BR4 BIT. PERFORM THE JUMP INSTRUCTION.
2469							;*VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
2470							;*****
2471							
2472							; TEST 22
2473							-----
2474	021534	012737	000022	001226	TST22:	MOV	*22,TSTNO
2475	021542	012737	021724	001216		MOV	*T\$23,NEXT
2476	021550	012737	021570	001220		MOV	*1\$,LOCK
2477							:R1 CONTAINS BASE DMC11 ADDRESS

DZOMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 50
DZOMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0195

2478	021556	104412		MSTCLR		;MASTER CLEAR DMC11
2479	021560	032737	100000 001366	BIT	#BIT15,STAT1	;IS IT CRAM?
2480	021566	001055		BNE	6\$+2	;SKIP TEST IF YES
2481	021570					
2482	021570	004737	035462	1S:	JSR PC,SETBR4	;SET THE BR4 BIT
2483	021574	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2484	021576	100400		100400		;START AT ROM PC=0
2485	021600	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2486	021602	117377		114377!<400*6>		;JUMP TO ROM PC OF 177?
2487	021604	004737	035522	JSR PC,ROMDAT		;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2488	021610	003776		3776		;INDEX
2489	021612	020504		CMP R5,R4		;ARE NEW PC CONTENTS CORRECT?
2490	021614	001401		BEQ 2\$;BR IF YES
2491	021616	104006		HLT 6		;ERROR, CROM PC IS WRONG
2492	021620	104401		SCOP1		;LOOP TO 1\$ IF SW09=1
2493	021622	012737	021630 001220	MOV #3\$,LOCK		;NEW SCOP1
2494	021630					
2495	021630	004737	035462	JSR PC,SETBR4		;SET THE BR4 BIT
2496	021634	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2497	021636	100403		100403		;START AT ROM PC=3
2498	021640	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2499	021642	103000		100000!<400*6>	JUMP TO ROM PC OF 0	
2500	021644	004737	035522	JSR PC,ROMDAT		;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2501	021650	000000		O		;INDEX
2502	021652	020504		CMP R5,R4		;ARE NEW PC CONTENTS CORRECT?
2503	021654	001401		BEQ 4\$;BR IF YES
2504	021656	104006		HLT 6		;ERROR, CROM PC IS WRONG
2505	021660	104401		SCOP1		;LOOP TO 3\$ IF SW09=1
2506	021662	012737	021670 001220	MOV #5\$,LOCK		;NEW SCOP1
2507	021670					
2508	021670	004737	035462	JSR PC,SETBR4		;SET THE BR4 BIT
2509	021674	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2510	021676	100406		100406		;START AT ROM PC=6
2511	021700	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2512	021702	107125		104125!<400*6>		;JUMP TO ROM PC OF 525
2513	021704	004737	035522	JSR PC,ROMDAT		;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2514	021710	001252		1252		;INDEX
2515	021712	020504		CMP R5,R4		;ARE NEW ROM PC CONTENTS CORRECT?
2516	021714	001401		BEQ 6\$;BR IF YES
2517	021716	104006		HLT 6		;ERROR, CROM PC IS WRONG
2518	021720	104401		SCOP1		;LOOP TO 5\$ IF SW59=1
2519	021722	104400		SCOPE		;SCOPE THIS TEST
2520						
2521						
2522						;***** TEST 23 *****
2523						;*CROM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
2524						;*SET THE BR7 BIT, PERFORM THE JUMP INSTRUCTION.
2525						;*VERIFY THE JUMP BY READING THE CONTENTS OF THE NEW ROM PC
2526						;*****
2527						
2528						
2529						
2530	021724	012737	000023 001226	TST23: MOV #23,TSTNO		
2531	021732	012737	022114 001216	MOV #T\$+24,NEXT		
2532	021740	012737	021760 001220	MOV #1\$,LOCK		
2533						:R1 CONTAINS BASE DMC11 ADDRESS

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 51
 DZDMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 51/56

2534 021746 104412	021750 032737 100000 001366	MSTCLR		:MASTER CLEAR DMC11
2535 021750 032737	100000 001366	BIT	#BIT15,STAT1	;IS IT CRAM?
2536 021756 001055		BNE	6\$+2	;SKIP TEST IF YES
2537 021760				
2539 021760 004737 035470		1\$: JSR	PC,SETBR7	;SET THE BR7 BIT'
2539 021764 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2540 021766 100400		100400		;START AT ROM PC=0
2541 021770 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2542 021772 117777		114377!<400*7>		;JUMP TO ROM PC OF 1777
2543 021774 004737 035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2544 022000 003776		3776		;INDEX
2545 022002 020504		CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2546 022004 001401		BEQ	2\$;BR IF YES
2547 022006 104006		HLT	6	;ERROR, CROM PC IS WRONG
2548 022010 104401		SCOP1		;LOOP TO 1\$ IF SW09=1
2549 022012 012737 022020 001220		MOV	*3\$,LOCK	;NEW SCOP1
2550 022020				
2551 022020 004737 035470		2\$: JSR	PC,SETBR7	;SET THE BR7 BIT'
2552 022024 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2553 022026 100403		100403		;START AT ROM PC=3
2554 022030 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2555 022032 103400		100000!<400*7>	JUMP TO ROM PC OF 0	
2556 022034 004737 035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2557 022040 000000		O		;INDEX
2558 022042 020504		CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2559 022044 001401		BEQ	4\$;BR IF YES
2560 022046 104006		HLT	6	;ERROR, CROM PC IS WRONG
2561 022050 104401		SCOP1		;LOOP TO 3\$ IF SW09=1
2562 022052 012737 022060 001220		MOV	*5\$.LOCK	;NEW SCOP1
2563 022060				
2564 022060 004737 035470		5\$: JSR	PC,SETBR7	;SET THE BR7 BIT'
2565 022064 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2566 022066 100406		100406		;START AT ROM PC=6
2567 022070 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2568 022072 107525		104125!<400*7>	JUMP TO ROM PC OF 525	
2569 022074 004737 035522		JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2570 022100 001252		1252		;INDEX
2571 022102 020504		CMP	R5,R4	;ARE NEW ROM PC CONTENTS CORRECT?
2572 022104 001401		BEQ	6\$;BR IF YES
2573 022106 104006		HLT	6	;ERROR, CROM PC IS WRONG
2574 022110 104401		SCOP1		;LOOP TO 5\$ IF SW09=1
2575 022112 104400		SCOPE		;SCOPE THIS TEST
2576				
2577				
2578				***** TEST 24 *****
2579				;*CROM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.
2580				;*CLEAR THE C BIT. PERFORM THE JUMP INSTRUCTION.
2581				;*VERIFY THAT THE JUMP DID NOT OCCUR BY READING
2582				;*THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
2583				;*****
2584				
2585				; TEST 24
2586				-----
2587 022114 012737 000024 001226		TST24:	MOV	*24,TSTNO
2588 022122 012737 022304 001216			MOV	*TST25,NEXT
2589 022130 012737 022150 001220			MOV	*1\$,LOCK

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 52
DZDMH.P11 09-DEC-76 14:59 CROM JUMP TESTS

C16

PAGE: 513?

2590
 2591 022136 104412
 2592 022140 032737 100000 001366 MSTCLR
 2593 022146 001055 BIT
 2594 022150 BNE *BIT15,STAT1
 2595 022150 004737 035430 1\$: JSR PC,CLRALL
 2596 022154 104414 ROMCLK
 2597 022156 100400 100400
 2598 022160 104414 ROMCLK
 2599 022162 115377 114377!<400*2>
 2600 022164 004737 035522 JSR PC,ROMDAT
 2601 022170 000002 2
 2602 022172 020504 CMP RS,R4
 2603 022174 001401 BEQ 2\$
 2604 022176 104006 HLT 6
 2605 022200 104401 SCOP1
 2606 022202 012737 022210 001220 MOV #3\$,LOCK
 2607 022210 004737 035430 3\$: JSR PC,CLRALL
 2608 022214 104414 ROMCLK
 2609 022216 100403 100403
 2610 022220 104414 ROMCLK
 2611 022222 101000 100000!<400*2> : JUMP TO ROM PC OF 0
 2612 022224 004737 035522 JSR PC,ROMDAT
 2613 022230 000010 10
 2614 022232 020504 CMP RS,R4
 2615 022234 001401 BEQ 4\$
 2616 022236 104006 HLT 6
 2617 022240 104401 SCOP1
 2618 022242 012737 022250 001220 MOV #5\$,LOCK
 2619 022250 004737 035430 5\$: JSR PC,CLRALL
 2620 022254 104414 ROMCLK
 2621 022256 100406 100406
 2622 022260 104414 ROMCLK
 2623 022262 105125 104125!<400*2>
 2624 022264 004737 035522 JSR PC,ROMDAT
 2625 022270 000016 16
 2626 022272 020504 CMP RS,R4
 2627 022274 001401 BEQ 6\$
 2628 022276 104006 HLT 6
 2629 022300 104401 SCOP1
 2630 022302 104400 SCOPE
 2631
 2632
 2633
 2634
 2635 ;***** TEST 25 *****
 2636 ;*CROM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
 2637 ;*CLEAR THE Z BIT, PERFORM THE JUMP INSTRUCTION,
 2638 ;*VERIFY THAT THE JUMP DID NOT OCCUR BY READING
 2639 ;*THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
 2640 ;*****
 2641 ; TEST 25
 2642 ;-----
 2643 TST25: MOV #25,TSTNO
 2644 MOV #TST26,NEXT
 2645

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 53
DZDMH.P11 09-DEC-75 14:59 CROM JUMP TESTS

PAGE: 0139

2646	022320	012737	022340	001220		MOV	#1\$,LOCK	
2647						MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
2649	022326	104412				BIT	#BIT15,STAT!	;MASTER CLEAR DMC11
2649	022330	032737	100000	001366		BNE	6\$+2	;IS IT CRAM?
2650	022336	001055						;SKIP TEST IF YES
2651	022340							
2652	022340	004737	035430			JSR	PC,CLRALL	;CLEAR ALL CONDITIONS
2653	022344	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2654	022346	100400				100400		;START AT ROM PC=0
2655	022350	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2656	022352	115777				114377!<400*3>		;JUMP TO ROM PC OF 1777
2657	022354	004737	035522			JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2658	022360	000002				2		;INDEX
2659	022362	020504				CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2660	022364	001401				BEQ	2\$;BR IF YES
2661	022366	104006				HLT	6	;ERROR, CROM PC IS WRONG
2662	022370	104401				SCOP1		;LOOP TO 1\$ IF SW09=1
2663	022372	012737	022400	001220		MOV	#3\$,LOCK	;NEW SCOP1
2664	022400							
2665	022400	004737	035430			JSR	PC,CLRALL	;CLEAR ALL CONDITIONS
2666	022404	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2667	022406	100403				100403		;START AT ROM PC=3
2668	022410	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2669	022412	101400				100000!<400*3>	JUMP TO ROM PC OF 0	
2670	022414	004737	035522			JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2671	022420	000010				10		;INDEX
2672	022422	020504				CMP	R5,R4	;ARE NEW PC CONTENTS CORRECT?
2673	022424	001401				BEQ	4\$;BR IF YES
2674	022426	104006				HLT	6	;ERROR, CROM PC IS WRONG
2675	022430	104401				SCOP1		;LOOP TO 3\$ IF SW09=1
2676	022432	012737	022440	001220		MOV	#5\$,LOCK	;NEW SCOP1
2677	022440							
2678	022440	004737	035430			JSR	PC,CLRALL	;CLEAR ALL CONDITIONS
2679	022444	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2680	022446	100406				100406		;START AT ROM PC=6
2681	022450	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2682	022452	105525				104125!<400*3>	JUMP TO ROM PC OF 525	
2683	022454	004737	035522			JSR	PC,ROMDAT	;R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2684	022460	000016				16		;INDEX
2685	022462	020504				CMP	R5,R4	;ARE NEW ROM PC CONTENTS CORRECT?
2686	022464	001401				BEQ	6\$;BR IF YES
2687	022466	104006				HLT	6	;ERROR, CROM PC IS WRONG
2688	022470	104401				SCOP1		;LOOP TO 5\$ IF SW59=1
2689	022472	104400				SCOPE		;SCOPE THIS TEST
2690								
2691								
2692								;***** TEST 26 *****
2693								;*CROM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
2694								;*CLEAR THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
2695								;*VERIFY THAT THE JUMP DID NOT OCCUR BY READING
2696								;*THE CONTENTS OF THE NEW ROM PC (IT SHOULD INCREMENT BY ONE).
2697								;*****
2698								
2699								
2700								
2701	022474	012737	000026	001226		TST26:	PCV #26,TSTNO	

E16

DZCMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 54
 DZCMH.P1! 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0199

2702	022502	012737	022664	001216		MOV	#TST27_NEXT	
2703	022510	012737	022530	001220		MOV	#1\$,LOCK	
2704						MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
2705	022516	104412				BIT	#BIT15,STAT1	;MASTER CLEAR DMC11
2706	022520	032737	100000	001366		BNE	6\$+2	;IS IT CRAM?
2707	022526	001355						;SKIP TEST IF YES
2708	022530							
2709	022530	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2710	022534	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2711	022536	100400				10040C		:START AT ROM PC=0
2712	022540	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2713	022542	116377				114377!<400*4>		:JUMP TO ROM PC OF 1777
2714	022544	004737	035522			JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2715	022550	000002				2		:INDEX
2716	022552	020504				CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2717	022554	001401				BEQ	2\$:BR IF YES
2718	022556	104006				HLT	6	:ERROR, CROM PC IS WRONG
2719	022560	104401				SCOP1		:LOOP TO 1\$ IF SW09=1
2720	022562	012737	022570	001220		MOV	#3\$,LOCK	:NEW SCOP1
2721	022570							
2722	022570	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2723	022574	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2724	022576	100403				100403		:START AT ROM PC=3
2725	022600	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2726	022602	102000				100000!<400*4>	JUMP TO ROM PC OF 0	
2727	022604	004737	035522			JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2728	022610	000010				10		:INDEX
2729	022612	020504				CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2730	022614	001401				BEQ	4\$:BR IF YES
2731	022616	104006				HLT	6	:ERROR, CROM PC IS WRONG
2732	022620	104401				SCOP1		:LOOP TO 3\$ IF SW09=1
2733	022622	012737	022630	001220		MOV	#5\$,LOCK	:NEW SCOP1
2734	022630							
2735	022630	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2736	022634	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2737	022636	100406				100406		:START AT ROM PC=6
2738	022640	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2739	022642	106125				104125!<400*4>		:JUMP TO ROM PC OF 525
2740	022644	004737	035522			JSR	PC,ROMDAT	:RS=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2741	022650	000016				16		:INDEX
2742	022652	020504				CMP	R5,R4	:ARE NEW ROM PC CONTENTS CORRECT?
2743	022654	001401				BEQ	6\$:BR IF YES
2744	022656	104006				HLT	6	:ERROR, CROM PC IS WRONG
2745	022660	104401				SCOP1		:LOOP TO 5\$ IF SW59=1
2746	022662	104400				SCOPE		:SCOPE THIS TEST
2747								
2748								
2749								***** TEST 27 *****
2750								**CROM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
2751								**CLEAR THE BR1 BIT, PERFORM THE JUMP INSTRUCTION.
2752								**VERIFY THAT THE JUMP DID NOT OCCUR BY READING
2753								**THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
2754								*****
2755								
2756								
2757								

TEST 27

220MH MACY11 27(1005) 14-DEC-76 16:32 PAGE 55
220MH.P11 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0200

2758	022664	012737	000027	001226	TST27:	MOV	#27,TSTNO	
2759	022672	012737	023054	001216		MOV	#TST30,NEXT	
2760	022700	012737	022720	001220		MOV	#1\$,LOCK	
2761								:R1 CONTAINS BASE DMC11 ADDRESS
2762	022706	104412				MSTCLR		:MASTER CLEAR DMC11
2763	022710	032737	100000	001365		BIT	#BIT15,STAT1	:IS IT CRAM?
2764	022716	001055				BNE	6\$+2	:SKIP TEST IF YES
2765	022720				1\$:			
2766	022720	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2767	022724	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2768	022726	100400				100400		:START AT ROM PC=0
2769	022730	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2770	022732	116777				114377!<400*5>		:JUMP TO ROM PC OF 1777
2771	022734	004737	035522			JSR	PC,ROMDAT	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2772	022740	000002				2		:INDEX
2773	022742	020504				CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2774	022744	001401				BEQ	2\$:BR IF YES
2775	022746	104006				HLT	6	:ERROR, CROM PC IS WRONG
2776	022750	104401				SCOP1		:LOOP TO 1\$ IF SW09=1
2777	022752	012737	022760	001220		MOV	#3\$,LOCK	:NEW SCOP1
2778	022760				3\$:			
2779	022760	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2780	022764	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2781	022766	100403				100403		:START AT ROM PC=3
2782	022770	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2783	022772	102400				100000!<400*5>	JUMP TO ROM PC OF 0	
2784	022774	004737	035522			JSR	PC,ROMDAT	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2785	023000	000010				10		:INDEX
2786	023002	020504				CMP	R5,R4	:ARE NEW PC CONTENTS CORRECT?
2787	023004	001401				BEQ	4\$:BR IF YES
2788	023006	104006				HLT	6	:ERROR, CROM PC IS WRONG
2789	023010	104401				SCOP1		:LOOP TO 3\$ IF SW09=1
2790	023012	012737	023020	001220		MCV	#5\$,LOCK	:NEW SCOP1
2791	023020				5\$:			
2792	023020	004737	035430			JSR	PC,CLRALL	:CLEAR ALL CONDITIONS
2793	023024	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2794	023026	100406				100405		:START AT ROM PC=6
2795	023030	104414				ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2796	023032	106525				104125!<400*5>	JUMP TO ROM PC OF 525	
2797	023034	004737	035522			JSR	PC,ROMDAT	:R5=EXPECTED ROM DATA,R4=ACTUAL ROM DATA
2798	023040	000016				16		:INDEX
2799	023042	020504				CMP	R5,R4	:ARE NEW ROM PC CONTENTS CORRECT?
2800	023044	001401				BEQ	6\$:BR IF YES
2801	023046	104006				HLT	6	:ERROR, CROM PC IS WRONG
2802	023050	104401				SCOP1		:LOOP TO 5\$ IF SW59=1
2803	023052	104400				SCOPE		:SCOPE THIS TEST
2804								
2805								
2806								;***** TEST 30 *****
2807								;*CROM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
2808								;*CLEAR THE BR4 BIT, PERFORM THE JUMP INSTRUCTION.
2809								;*VERIFY THAT THE JUMP DID NOT OCCUR BY READING
2810								;*THE CONTENTS OF THE NEW ROM PC (IT SHOULD INCREMENT BY ONE).
2811								;*****
2812								
2813								

: TEST 30

G16

DZOMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 56
DZOMH.P11 C. DEC-76 14:59 CROM JUMP TESTS

PAGE: 0201

2814
 2815 023054 012737 000030 001226
 2816 023062 012737 023244 001216
 2817 023070 012737 023110 001220
 2818
 2819 023076 104412
 2820 023100 032737 100000 001366
 2821 023106 001055
 2822 023110
 2823 023110 004737 035430
 2824 023114 104414
 2825 023116 100400
 2826 023120 104414
 2827 023122 11737?
 2828 023124 004737 035522
 2829 023130 000002
 2830 023132 020504
 2831 023134 001401
 2832 023136 104006
 2833 023140 104401
 2834 023142 012737 023150 001220
 2835 023150
 2836 023150 004737 035430
 2837 023154 104414
 2838 023156 100403
 2839 023160 104414
 2840 023152 103000
 2841 023164 004737 035522
 2842 023170 000010
 2843 023172 020504
 2844 023174 001401
 2845 023176 104006
 2846 023200 104401
 2847 023202 012737 023210 001220
 2848 023210
 2849 023210 004737 035430
 2850 023214 104414
 2851 023216 100406
 2852 023220 104414
 2853 023222 107125
 2854 023224 004737 035522
 2855 023230 000016
 2856 023232 020504
 2857 023234 001401
 2858 023236 104006
 2859 023240 104401
 2860 023242 104-00
 2861
 2862
 2863 :***** TEST 31 *****
 2864 :*CROM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
 2865 :*CLEAR THE BR7 BIT, PERFORM THE JUMP INSTRUCTION,
 2866 :*VERIFY THAT THE JUMP DID NOT OCCUR BY READING
 2867 :*THE CONTENTS OF THE NEW ROM PC(IT SHOULD INCREMENT BY ONE).
 2868 :*****
 2869

H16

020MH MACYII 27(1006) 14-DEC-76 15:32 PAGE 57
020MH.PII 09-DEC-76 14:59 CROM JUMP TESTS

PAGE: 0202

2926 :*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
 2927 :*THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT.
 2928 :*THEN PORT4 CONTAINS A 37
 2929 :*****
 2930
 2931 ; TEST 32
 2932 -----
 2933 023434 012737 000032 001226 TST32: MOV #32,TSTNO
 2934 023442 012737 023630 001215 MOV #TST33,NEXT
 2935 023450 012737 023474 001220 MOV #1\$,LOCK
 2936 023456 104412
 2937 023460 032737 100000 001366 MSTCLR
 2938 023466 001457 8IT #BIT15,STAT1
 2939 023470 004737 035654 BEQ 6\$+2
 2940 023474 JSR PC,MEMSET
 2941 023474 004737 035430
 2942 023500 104414 JSR PC,CLRALL
 2943 023502 100400 ROMCLK
 2944 023504 104414 100400
 2945 023506 114377 ROMCLK
 2946 023510 004737 114377!<400*0>
 2947 023514 035550 JSR PC,RAMDAT
 2948 023516 000001 CMPB R5,R4
 2949 023518 120504 BEQ 2\$
 2950 023520 001401 HLT 5
 2951 023522 104005 SCOP1
 2952 023524 104401 MOV #3\$.LOCK
 2953 023526 012737 023534 001220
 2954 023534 004737 035430
 2955 023534 035430 JSR PC,CLRALL
 2956 023540 104414 ROMCLK
 2957 023542 100403 100403
 2958 023544 104414 ROMCLK
 2959 023546 100000 100000!<400*0>
 2960 023550 004737 035550 JSR PC,RAMDAT
 2961 023554 000004 4
 2962 023556 120504 CMPB R5,R4
 2963 023560 001401 BEQ 4\$
 2964 023562 104005 HLT 5
 2965 023564 104401 SCOP1
 2966 023566 012737 023574 001220 MOV #5\$.LOCK
 2967 023574 004737 035430
 2968 023574 035430 JSR PC,CLRALL
 2969 023600 104414 ROMCLK
 2970 023602 100406 100406
 2971 023604 104414 ROMCLK
 2972 023606 104125 104125!<400*0>
 2973 023610 004737 035550 JSR PC,RAMDAT
 2974 C23614 000007 7
 2975 023616 120504 CMPB R5,R4
 2976 023620 001401 BEQ 6\$
 2977 023622 104005 HLT 5
 2978 023624 104401 SCOP1
 2979 023626 104400 SCOPE
 2980
 2981

;R1 CONTAINS BASE DMC11 ADDRESS
 ;MASTER CLEAR DMC11
 ;IS IT CRAM?
 ;SKIP TEST IF NO
 ;SET MEM AND RAM
 ;CLEAR ALL CONDITIONS
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;START AT ROM PC=0
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;JUMP TO ROM PC OF 1777
 ;R4=CRAM PC (LSB 8 BITS)
 ;EXPECTED DATA
 ;IS ROM PC CORRECT?
 ;BR IF YES
 ;ERROR, CRAM. PC IS WRONG
 ;LOOP TO 1\$ IF SW09=1
 ;NEW SCOP1
 ;CLEAR ALL CONDITIONS
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;START AT ROM PC=3
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;JUMP TO ROM PC OF 0
 ;R4=CRAM PC (LSB 8 BITS)
 ;EXPECTED DATA
 ;IS ROM PC CORRECT?
 ;BR IF YES
 ;ERROR, CRAM PC IS WRONG
 ;LOOP TO 3\$ IF SW09=1
 ;NEW SCOP1
 ;CLEAR ALL CONDITIONS
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;START AT ROM PC=6
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;JUMP TO ROM PC OF 525
 ;R4=CRAM PC (LSB 8 BITS)
 ;EXPECTED DATA
 ;IS ROM PC CORRECT?
 ;BR IF YES
 ;ERROR, CRAM PC IS WRONG
 ;LOOP TO 5\$ IF SW59=1
 ;SCOPE THIS TEST

```

***** TEST 33 *****
;CRAM TEST OF JUMP(I) ALWAYS MICRO-PROCESSOR INSTRUCTION.
;PERFORM THE JUMP INSTRUCTION
;VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
;IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
;8R WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
;THE 8R DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
;THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
;THEN PORT4 WILL CONTAIN A 3?
***** TEST 33 *****
TST33: MOV #33,TSTNO
        MOV #TST34,NEXT
        MOV #1$,LOCK
        MSTCLR
        BIT #BIT15,STAT1
        BEQ 6$+2
        JSR PC,MEMSET
;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;IS IT CRAM?
;SKIP TEST IF NO
;SET MEM AND RAM
:3: ROMCLK
        100400
        ROMCLK
        114377!<400*1>
        JSR PC,RAMDAT
        377
        CMPB R5,R4
        BEQ 2$
        HLT 5
        SCOP1
        MOV #3$,LOCK
;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
;START AT ROM PC=0
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;JUMP TO ROM PC OF 1777
;R4=CRAM PC (LSB 8 BITS)
;EXPECTED DATA
;IS ROM PC CORRECT?
;BR IF YES
;ERROR, CRAM PC IS WRONG
;LOOP TO 1$ IF SW09=1
;NEW SCOP1
:2$: ROMCLK
        100403
        ROMCLK
        100000!<400*1> ; JUMP TO
        JSR PC,RAMDA+
        0
        CMPB R5,R4
        BEQ 4$
        HLT 5
        SCOP1
        MOV #5$,LOCK
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;START AT ROM PC=3
;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
;R4=CRAM PC (LSB 8 BITS)
;EXPECTED DATA
;IS ROM PC CORRECT?
;BR IF YES
;ERROR, CRAM PC IS WRONG
;LOOP TO 3$ IF SW09=1
;NEW SCOP1
:4$: ROMCLK
        100406
        ROMCLK
        104125!<400*1>
        JSR PC,RAMDAT
        125
        CMPB R5,R4
        BEQ 6$
        HLT 5
        SCOP1
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;START AT ROM PC=6
;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
;JUMP TO ROM PC OF 525
;R4=CRAM PC (LSB 8 BITS)
;EXPECTED DATA
;IS ROM PC CORRECT?
;BR IF YES
;ERROR, CRAM PC IS WRONG
;LOOP TO 5$ IF SW59=1
:5$: ROMCLK
        104401
        ROMCLK
        104005
        JSR PC,RAMDAT
        125
        CMPB R5,R4
        BEQ 6$
        HLT 5
        SCOP1
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;START AT ROM PC=6
;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
;JUMP TO ROM PC OF 525
;R4=CRAM PC (LSB 8 BITS)
;EXPECTED DATA
;IS ROM PC CORRECT?
;BR IF YES
;ERROR, CRAM PC IS WRONG
;LOOP TO 5$ IF SW59=1

```

		SCOPE	:SCOPE THIS TEST	
3038	024006 104400			
3039				
2040				
3041			:***** TEST 34 *****	
3042			;*CRAM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.	
3043			;*SET THE C BIT, PERFORM THE JUMP INSTRUCTION,	
3044			;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION	
3045			;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE	
3046			;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT	
3047			;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,	
3048			;*THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL	
3049			;*THEN PORT4 WILL CONTAIN A 37	
3050			;*****	
3051				
3052			: TEST 34	
3053			-----	
3054	024010 012737 000034 001226	TST34:	MOV #34,TSTNO	
3055	024016 012737 024004 001216		MOV #TST35,NEXT	
3056	024024 012737 024050 001220		MOV #1\$,LOCK	
3057				
3058	024032 104412		MSTCLR	:R1 CONTAINS BASE DMC11 ADDRESS
3059	024034 032737		BIT #BIT15,STAT1	;MASTER CLEAR DMC11
3060	100000 001366		BEQ 6\$+2	:IS IT CRAM?
3061	001457		JSR PC,MEMSET	:SKIP TEST IF NO
3062	024044 004737 035654			;SET MEM AND RAM
3063	024050 004737 035476	1\$:	JSR PC,SETC ;SET THE C BIT'	
3064	024054 104414		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3065	100400		100400	:START AT ROM PC=0
3066	024060 104414		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3067	024062 115377		114377!<400*2>	:JUMP TO ROM PC OF 1777
3068	024064 004737 035550		JSR PC,RAMDAT	:R4=CRAM PC (LSB 8 BITS)
3069	000377		37?	:EXPECTED DATA
3070	024072 120504		CMPB R5,R4	:IS ROM PC CORRECT?
3071	024074 001401		BEQ 2\$:BR IF YES
3072	024076 104005		HLT 5	:ERROR, CRAM PC IS WRONG
3073	024100 104401		SCOP1	:LOOP TO 1\$ IF SW09=1
3074	024102 012737 024110 001220		MOV #3\$,LOCK	;NEW SCOP1
3075	024110 004737 035476	3\$:	JSR PC,SETC ;SET THE C BIT'	
3076	024110 104414		ROMCLK	:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
3077	100403		100403	:START AT ROM PC=3
3078	024116 104414		ROMCLK	:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
3079	101000		100000!<400*2>	:JUMP TO ROM PC OF 0
3080	024124 004737 035550		JSR PC,RAMDAT	:R4=CRAM PC (LSB 8 BITS)
3081	000000		0	:EXPECTED DATA
3082	024130 120504		CMPB R5,R4	:IS ROM PC CORRECT?
3083	001401		BEQ 4\$:BR IF YES
3084	024134 104005		HLT 5	:ERROR, CRAM PC IS WRONG
3085	024140 104401		SCOP1	:LOOP TO 3\$ IF SW09=1
3086	024142 012737 024150 001220		MOV #5\$,LOCK	;NEW SCOP1
3087	024150 004737 035476	5\$:	JSR PC,SETC ;SET THE C BIT'	
3088	024154 104414		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3089	100406		100406	:START AT ROM PC=6
3090	024156 104414		ROMCLK	:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
3091	105125		104125!<400*2>	:JUMP TO ROM PC OF 525

DZCMH MAC:II 27(1006) 14-DEC-76 16:32 PAGE 61
 DZCMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 020E

```

3094 024164 004737 035550
3095 024170 000125
3096 024172 120504
3097 024174 001401
3098 024176 104005
3099 024200 104401
3100 024202 104400
3101
3102
3103 :***** TEST 35 *****
3104 ;*CRAM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
3105 ;*SET THE Z BIT, PERFORM THE JUMP INSTRUCTION,
3106 ;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
3107 ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3108 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3109 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
3110 ;*THE JUMP WAS SUCCESSFUL. IF THE JUMP WAS UNSUCCESSFUL
3111 ;*THEN PORT4 WILL CONTAIN A 37
3112 ;*:*****
3113
3114 : TEST 35
3115 -----
3116 024204 012737 000035 001226
3117 024212 012737 024400 001216
3118 024220 012737 024244 001220
3119
3120 024226 104412
3121 024230 032737 100000 001366
3122 024236 001457
3123 024240 004737 035654
3124 024244 004737 035514
3125 024250 104414
3126 024252 100400
3127 024254 104414
3128 024256 115777
3129 024260 004737 035550
3130 024264 000377
3131 024266 120504
3132 024270 001401
3133 024272 104005
3134 024274 104401
3135 024276 012737 024304 001220
3136 024304 004737 035514
3137 024310 104414
3138 024312 100403
3139 024314 104414
3140 024316 101400
3141 024320 004737 035550
3142 024324 000000
3143 024326 120504
3144 024330 001401
3145 024332 104005
3146 024334 104401
3147 024336 012737 024344 001220

      JSR    PC, RAMDAT   ;R4=CRAM PC (LSB 8 BITS)
      125
      CMPB   R5, R4      ;EXPECTED DATA
      BEQ    $5           ;IS ROM PC CORRECT?
      HLT    $5           ;BR IF YES
      SCOP1
      SCOPE
      6$:   SCOP1
             SCOPE
             ;LOOP TO 5$ IF SW59=1
             ;SCOPE THIS TEST

      :***** TEST 35 *****
      ;*CRAM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.
      ;*SET THE Z BIT, PERFORM THE JUMP INSTRUCTION,
      ;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
      ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
      ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
      ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
      ;*THE JUMP WAS SUCCESSFUL. IF THE JUMP WAS UNSUCCESSFUL
      ;*THEN PORT4 WILL CONTAIN A 37
      ;*:*****

      TST35: MOV    #35, TSTNO
              MOV    #TST36, NEXT
              MOV    #1$, LOCK
              ;R1 CONTAINS BASE DMC11 ADDRESS
              MSTCLR
              8IT
              BEQ    6$+2
              JSR    PC, MEMSET
              ;MASTER CLEAR DMC11
              ;IS IT CRAM?
              ;SKIP TEST IF NO
              ;SET MEM AND RAM

      1$:   JSR    PC, SETZ ;SET THE Z BIT'
              ROMCLK
              100400
              ROMCLK
              114377!<400*3>
              JSR    PC, RAMDAT
              377
              CMPB   R5, R4
              BEQ    2$
              HLT    5
              SCOP1
              MOV    #3$, LOCK
              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
              ;START AT ROM PC=0
              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
              ;JUMP TO ROM PC OF 1777
              ;R4=CRAM PC (LSB 8 BITS)
              ;EXPECTED DATA
              ;IS ROM PC CORRECT?
              ;BR IF YES
              ;ERROR, CRAM PC IS WRONG
              ;LOOP TO 1$ IF SW09=1
              ;NEW SCOP1

      2$:   JSR    PC, SETZ ;SET THE Z BIT'
              ROMCLK
              100403
              ROMCLK
              100000!<400*3>
              JSR    PC, RAMDAT
              0
              CMPB   R5, R4
              BEQ    4$
              HLT    5
              SCOP1
              MOV    #5$, LOCK
              ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
              ;START AT ROM PC=3
              ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
              ;JUMP TO ROM PC OF 0
              ;R4=CRAM PC (LSB 8 BITS)
              ;EXPECTED DATA
              ;IS ROM PC CORRECT?
              ;BR IF YES
              ;ERROR, CRAM PC IS WRONG
              ;LOOP TO 3$ IF SW09=1
              ;NEW SCOP1

      3$:   JSR    PC, SETZ ;SET THE Z BIT'
              ROMCLK
              100403
              ROMCLK
              100000!<400*3>
              JSR    PC, RAMDAT
              0
              CMPB   R5, R4
              BEQ    4$
              HLT    5
              SCOP1
              MOV    #5$, LOCK
              ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
              ;START AT ROM PC=3
              ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
              ;JUMP TO ROM PC OF 0
              ;R4=CRAM PC (LSB 8 BITS)
              ;EXPECTED DATA
              ;IS ROM PC CORRECT?
              ;BR IF YES
              ;ERROR, CRAM PC IS WRONG
              ;LOOP TO 3$ IF SW09=1
              ;NEW SCOP1
  
```

M16

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 62
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0207

```

3150 024344
3151 024344 004737 035514
3152 024350 104414
3153 024352 100406
3154 024354 104414
3155 024356 105525
3156 024360 004737 035550
3157 024364 000125
3158 024366 120504
3159 024370 001401
3160 024372 104005
3161 024374 104401
3162 024376 104400
3163
3164
3165 ;***** TEST 36 *****
3166 ;*CRAM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.
3167 ;*SET THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
3168 ;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
3169 ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3170 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3171 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
3172 ;*THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
3173 ;*THEN PORT4 WILL CONTAIN A 37
3174 ;***** TEST 36 *****
3175
3176
3177 : TEST 36
3178-----+
3179 024400 012737 000036 001226
3180 024406 012737 024574 001216
3181 024414 012737 024440 001220
3182 024422 104412
3183 024424 032737 100000 001366
3184 024432 001457
3185 024434 004737 035654
3186 024440
3187 024440 004737 035446
3188 024444 104414
3189 024446 100400
3190 024450 104414
3191 024452 116377
3192 024454 004737 035550
3193 024460 000377
3194 024462 120504
3195 024464 001401
3196 024466 104005
3197 024470 104401
3198 024472 012737 024500 001220
3199 024500
3200 024500 004737 035446
3201 024504 104414
3202 024506 100403
3203 024510 104414
3204 024512 102000
3205 024514 004737 035550

      5$: JSR PC,SETZ ;SET THE Z BIT
          ROMCLK 100406 ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
          ROMCLK 104125!<400*3> ;START AT ROM PC=6
          JSR PC,RAMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
          125 ;JUMP TO ROM PC OF 525
          CMPB R5,R4 ;R4=CRAM PC (LSB 8 BITS)
          BEQ 6$ ;EXPECTED DATA
          HLT 5 ;IS ROM PC CORRECT?
          SCOP1 ;BR IF YES
          SCOPE ;ERROR, CRAM PC IS WRONG
          ;LOOP TO 5$ IF SW59=1
          ;SCOPE THIS TEST

      6$: ;***** TEST 36 *****
          ;*SET THE BRO BIT, PERFORM THE JUMP INSTRUCTION,
          ;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
          ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
          ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
          ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
          ;*THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
          ;*THEN PORT4 WILL CONTAIN A 37
          ;***** TEST 36 *****

      TST36: MOV #36,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
          MOV #TST37,NEXT ;MASTER CLEAR DMC11
          MOV #1$,LOCK ;IS IT CRAM?
          MSTCLR ;SKIP TEST IF NO
          BIT #BIT15,STAT1 ;SET MEM AND RAM
          JSR PC,MEMSET

      1$: JSR PC,SETBRO ;SET THE BRO BIT
          ROMCLK 100400 ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
          ROMCLK 114377!<400*4> ;START AT ROM PC=0
          JSR PC,RAMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
          377 ;JUMP TO ROM PC OF 1777
          CMPB R5,R4 ;R4=CRAM PC (LSB 8 BITS)
          BEQ 2$ ;EXPECTED DATA
          HLT 5 ;IS ROM PC CORRECT?
          SCOP1 ;BR IF YES
          MOV #3$,LOCK ;ERROR, CRAM PC IS WRONG
          ;LOOP TO 1$ IF SW09=1
          ;NEW SCOP1

      2$: JSR PC,SETBRO ;SET THE BRO BIT
          ROMCLK 100403 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
          ROMCLK 100000!<400*4> ;START AT ROM PC=3
          JSR PC,RAMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
          0 ;JUMP TO ROM PC OF 0
          JSR PC,RAMDAT ;R4=CRAM PC (LSB 8 BITS)

```

DZDMH MACY11 27(10J6) 14-DEC-76 16:32 PAGE 63
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0208

```

3206 024520 000000          0           ;EXPECTED DATA
3207 024522 120504          CMPB      R5,R4   ;IS ROM PC CORRECT?
3208 024524 001401          BEQ       4$     ;BR IF YES
3209 024526 104005          HLT       5      ;ERROR, CRAM PC IS WRONG
3210 024530 104401          SCOP1    4$      ;LOOP TO 3$ IF SW09=1
3211 024532 012737          MOV       #5$,LOCK ;NEW SCOP1
3212 024540 001220          JSR       PC,SETBRO
3213 024540 004737          0           ;SET THE BRO BIT'
3214 024544 104414          ROMCLK   100406 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3215 024546 100406          ROMCLK   104125!<400*4> ;START AT ROM PC=6
3216 024550 104414          ROMCLK   JSR       PC,RAMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3217 024552 106125          125      ;JUMP TO ROM PC OF 525
3218 024554 004737          035550   R4=CRAM PC (LSB 8 BITS)
3219 024560 000125          125      ;EXPECTED DATA
3220 024562 120504          CMPB      R5,R4   ;IS ROM PC CORRECT?
3221 024564 001401          BEQ       6$     ;BR IF YES
3222 024566 104005          HLT       5      ;ERROR, CRAM PC IS WRONG
3223 024570 104401          SCOP1    5      ;LOOP TO 5$ IF SW59=1
3224 024572 104400          SCOPE
3225
3226
3227 ;***** TEST 37 *****
3228 ;*CRAM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
3229 ;*SET THE BR1 BIT, PERFORM THE JUMP INSTRUCTION.
3230 ;*VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
3231 ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3232 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3233 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
3234 ;*THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
3235 ;*THEN PORT4 WILL CONTAIN A 37
3236 ;*****
3237
3238 : TEST 37
3239
3240 024574 012737 000037 001226 TST37: MOV   #37,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3241 024602 012737 024770 001216 MOV   #TST40,NEXT ;MASTER CLEAR DMC11
3242 024610 012737 024634 001220 MOV   #1$,LOCK ;IS IT CRAM?
3243
3244 024616 104412          MSTCLR
3245 024620 032737 100000 001366 BIT    #BIT15,STAT1 ;SKIP TEST IF NO
3246 024626 001457          BEQ   6$+2
3247 024630 004737 035654  JSR   PC,MEMSET ;SET MEM AND RAM
3248 024634
3249 024634 004737 035454 1$:   JSR   PC,SETBR1 ;SET THE BR1 BIT'
3250 024640 104414          ROMCLK   100400 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3251 024642 100400          ROMCLK   114377!<400*5> ;START AT ROM PC=0
3252 024644 104414          ROMCLK   JSR   PC,RAMDAT ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3253 024646 116777          377      ;JUMP TO ROM PC OF 1777
3254 024650 004737 035550  R4=CRAM PC (LSB 8 BITS)
3255 024654 000377          377      ;EXPECTED DATA
3256 024656 120504          CMPB      R5,R4   ;IS ROM PC CORRECT?
3257 024660 001401          BEQ       2$     ;BR IF YES
3258 024662 104005          HLT       5      ;ERROR, CRAM PC IS WRONG
3259 024664 104401          SCOP1    5      ;LOOP TO 1$ IF SW09=1
3260 024666 012737          024674 001220 ;NEW SCOP1
3261 024674

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 64
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0209

3262	024674	004737	035454		JSR	PC,SETBR1	SET THE BR1 BIT'
3263	024700	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3264	024702	100403			100403		;START AT ROM PC=3
3265	024704	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3266	024706	102400			100000!<400*5>	JUMP TO ROM PC OF 0	
3267	024710	004737	035550		JSR	PC,RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3268	024714	000000			0		;EXPECTED DATA
3269	024716	120504			CMPB	R5,R4	;IS ROM PC CORRECT?
3270	024720	001401			BEQ	4S	;BR IF YES
3271	024722	104005			HLT	5	;ERROR, CRAM PC IS WRONG
3272	024724	104401			SCOP1		;LOOP TO 3S IF SW09=1
3273	024726	012737	024734 001220		MOV	#SS,LOCK	;NEW SCOP1
3274	024734						
3275	024734	004737	035454		JSR	PC,SETBR1	SET THE BR1 BIT'
3276	024740	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3277	024742	100406			100406		;START AT ROM PC=6
3278	024744	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3279	024746	106525			104125!<400*5>	JUMP TO ROM PC OF 525	
3280	024750	004737	035550		JSR	PC,RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3281	024754	000125			12S		;EXPECTED DATA
3282	024756	120504			CMPB	R5,R4	;IS ROM PC CORRECT?
3283	024760	001401			BEQ	6S	;BR IF YES
3284	024762	104005			HLT	5	;ERROR, CRAM PC IS WRONG
3285	024764	104401			SCOP1		;LOOP TO 5S IF SW59=1
3286	024766	104400			SCOPE		;SCOPE THIS TEST
3287							
3288							
3289							***** TEST 40 *****
3290							;CRAM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
3291							;SET THE BR4 BIT, PERFORM THE JUMP INSTRUCTION.
3292							;VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
3293							;IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3294							;BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3295							;THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
3296							;THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
3297							;THEN PORT4 WILL CONTAIN A 37
3298							*****
3299							
3300							
3301							
3302	024770	012737	000040 001226		TST40:	MOV #40,TSTNO	
3303	024776	012737	025164 001216			MOV #TST41,NEXT	
3304	025004	012737	025030 001220			MOV #1S,LOCK	
3305							R1 CONTAINS BASE DMC11 ADDRESS
3306	025012	104412			MSTCLR		MASTER CLEAR DMC11
3307	025014	032737	100000 001366		BIT	#BIT15,STAT1	IS IT CRAM?
3308	025022	001457			BEQ	6S+2	SKIP TEST IF NO
3309	025024	004737	035654		JSR	PC,MEMSET	SET MEM AND RAM
3310	025030						
3311	025030	004737	035462		JSR	PC,SETBR4	SET THE BR4 BIT'
3312	025034	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3313	025036	100400			100400		;START AT ROM PC=0
3314	025040	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3315	025042	117377			114377!<400*6>	JUMP TO ROM PC OF 1777	
3316	025044	004737	035550		JSR	PC,RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3317	025050	000377			377		;EXPECTED DATA

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 65
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0210

```

3318 025052 120504
3319 025054 001401
3320 025056 104005
3321 025060 104401
3322 025062 012737 025070 001220
3323 025070
3324 025070 004737 035462
3325 025074 104414
3326 025076 100403
3327 025100 104414
3328 025102 103000
3329 025104 004737 035550
3330 025110 000000
3331 025112 120504
3332 025114 001401
3333 025116 104005
3334 025120 104401
3335 025122 012737 025130 001220
3336 025130
3337 025130 004737 035462
3338 025134 104414
3339 025136 100406
3340 025140 104414
3341 025142 107125
3342 025144 004737 035550
3343 025150 000125
3344 025152 120504
3345 025154 001401
3346 025156 104005
3347 025160 104401
3348 025162 104400
3349
3350
3351 ;***** TEST 41 *****
3352 ;CRAM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
3353 ;SET THE BR7 BIT, PERFORM THE JUMP INSTRUCTION.
3354 ;VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
3355 ;IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3356 ;BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3357 ;THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
3358 ;THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
3359 ;THEN PORT4 WILL CONTAIN A 37
3360 ;*****
3361
3362 ; TEST 41
3363 ;-----
3364 025164 012737 000041 001226
3365 025172 012737 025360 001216
3366 025200 012737 025224 001220
3367 TST41: MOV #41,TSTNO
3368 025206 104412
3369 025210 032737 100000 001366
3370 025216 001457
3371 025220 004737 035654
3372 025224
3373 025224 004737 035470

      BEQ 2$          ;IS ROM PC CORRECT?
      HLT 5           ;BR IF YES
      SCOP1           ;ERROR, CRAM PC IS WRONG
      MOV #3$,LOCK    ;LOOP TO 1$ IF SW09=1
      ;NEW SCOP1

      JSR PC,SETBR4   ;SET THE BR4 BIT'
      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      100403          ;START AT ROM PC=3
      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      100000!<400*6> ;JUMP TO ROM PC OF 0
      JSR PC,RAMDAT   ;R4=CRAM PC (LSB 8 BITS)
      0               ;EXPECTED DATA
      CMPB R5,R4       ;IS ROM PC CORRECT?
      BEQ 4$          ;BR IF YES
      HLT 5           ;ERROR, CRAM PC IS WRONG
      SCOP1           ;LOOP TO 3$ IF SW09=1
      MOV #5$,LOCK    ;NEW SCOP1

      JSR PC,SETBR4   ;SET THE BR4 BIT'
      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      100406          ;START AT ROM PC=6
      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      104125!<400*6> ;JUMP TO ROM PC OF 525
      JSR PC,RAMDAT   ;R4=CRAM PC (LSB 8 BITS)
      125             ;EXPECTED DATA
      CMPB R5,R4       ;IS ROM PC CORRECT?
      BEQ 6$          ;BR IF YES
      HLT 5           ;ERROR, CRAM PC IS WRONG
      SCOP1           ;LOOP TO 5$ IF SW59=1
      SCOPE           ;SCOPE THIS TEST

      ;***** TEST 41 *****
      ;CRAM TEST OF JUMP(I) ON BR7 SET MICRO-PROCESSOR INSTRUCTION.
      ;SET THE BR7 BIT, PERFORM THE JUMP INSTRUCTION.
      ;VERIFY THE JUMP DID OCCUR BY CLOCKING THE INSTRUCTION
      ;IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
      ;BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
      ;THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT,
      ;THE JUMP WAS SUCCESSFUL, IF THE JUMP WAS UNSUCCESSFUL
      ;THEN PORT4 WILL CONTAIN A 37
      ;*****
      ; TEST 41
      ;-----
      MOV #41,TSTNO
      MOV #TST42,NEXT
      MOV #1$,LOCK

      MSTCLR           ;R1 CONTAINS BASE DMC11 ADDRESS
      BIT #BIT15,STAT1 ;MASTER CLEAR DMC11
      BEQ 6$+2          ;IS IT CRAM?
      JSR PC,MEMSET    ;SKIP TEST IF NO
      JSR PC,SETBR7    ;SET MEM AND RAM

      JSR PC,SETBR7    ;SET THE BR7 BIT'
  
```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 66
DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0211

3374	025230	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3375	025232	100400		100400	START AT ROM PC=0
3376	025234	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3377	025236	117777	035550	114377!<400*7>	JUMP TO ROM PC OF 1777
3378	025240	004737		JSR PC, RAMDAT	R4=CRAM PC (LSB 8 BITS)
3379	025244	000377		377	EXPECTED DATA
3380	025246	120504		CMPB R5, R4	IS ROM PC CORRECT?
3381	025250	001401		BEQ 2\$	BR IF YES
3382	025252	104005		HLT 5	ERROR, CRAM PC IS WRONG
3383	025254	104401		SCOP1	LOOP TO 1\$ IF SW09=1
3384	025256	012737	025264 001220	MOV *3\$, LOCK	NEW SCOP1
3385	025264				
3386	025264	004737	035470	JSR PC, SETBR7	SET THE BR7 BIT
3387	025270	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3388	025272	100403		100403	START AT ROM PC=3
3389	025274	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3390	025276	103400		100000!<400*7>	JUMP TO ROM PC OF 0
3391	025300	004737	035550	JSR PC, RAMDAT	R4=CRAM PC (LSB 8 BITS)
3392	025304	000000		O	EXPECTED DATA
3393	025306	120504		CMPB R5, R4	IS ROM PC CORRECT?
3394	025310	001401		BEQ 4\$	BR IF YES
3395	025312	104005		HLT 5	ERROR, CRAM PC IS WRONG
3396	025314	104401		SCOP1	LOOP TO 3\$ IF SW09=1
3397	025316	012737	025324 001220	MOV *5\$, LOCK	NEW SCOP1
3398	025324				
3399	025324	004737	035470	JSR PC, SETBR7	SET THE BR7 BIT
3400	025330	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3401	025332	100406		100406	START AT ROM PC=6
3402	025334	104414		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3403	025336	107525		104125!<400*7>	JUMP TO ROM PC OF 525
3404	025340	004737	035550	JSR PC, RAMDAT	R4=CRAM PC (LSB 8 BITS)
3405	025344	000125		125	EXPECTED DATA
3406	025346	120504		CMPB R5, R4	IS ROM PC CORRECT?
3407	025350	001401		BEQ 6\$	BR IF YES
3408	025352	104005		HLT 5	ERROR, CRAM PC IS WRONG
3409	025354	104401		SCOP1	LOOP TO 5\$ IF SW59=1
3410	025356	104400		SCOPE	SCOPE THIS TEST
3411					
3412					
3413				***** TEST 42 *****	
3414				*CRAM TEST OF JUMP(I) ON C BIT SET MICRO-PROCESSOR INSTRUCTION.	
3415				*CLEAR THE C BIT, PERFORM THE JUMP INSTRUCTION,	
3416				*VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION	
3417				*IN THE LOCATION IT IS AT THIS INSTRUCTION LOADS THE	
3418				*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT	
3419				*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT	
3420				*THE CRAM PC IS CORRECT. IF THE CRAM PC IS NOT RIGHT,	
3421				*THEN PORT4 CONTAINS A 37	
3422				*****	
3423					
3424				; TEST 42	
3425				-----	
3426	025360	012737	000042	001226	TST42: MOV #42, TSTNO
3427	025366	012737	025554	001216	MOV #TST43, NEXT
3428	025374	012737	025420	001220	MOV #1\$, LOCK
3429				;R1 CONTAINS BASE DMC11 ADDRESS	

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 67
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0212

3430 025402 104412		MSTCLR		MASTER CLEAR DMC11
3431 025404 032737	100000 001366	BIT	#BIT15,STAT1	;IS IT CRAM?
3432 025412 001457		BEQ	6\$+2	;SKIP TEST IF NO
3433 025414 004737	035654	JSR	PC, MEMSET	;SET MEM AND RAM
3434 025420				
3435 025420 004737	035430	1\$: JSR	PC, CLRALL	;CLEAR ALL CONDITIONS
3436 025424 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3437 025426 100400		100400		;START AT ROM PC=0
3438 025430 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3439 025432 115377		114377!<400*2>		;JUMP TO ROM PC OF 1777
3440 025434 004737	035550	JSR	PC, RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3441 025440 000001		1		;EXPECTED DATA
3442 025442 120504		CMPB	R5, R4	;IS ROM PC CORRECT?
3443 025444 001401		BEQ	2\$;BR IF YES
3444 025446 104005		HLT	5	;ERROR, CRAM PC IS WRONG
3445 025450 104401		2\$: SCOP1		;LOOP TO 1\$ IF SW09=1
3446 025452 012737	025460 001220	MOV	*3\$.LOCK	;NEW SCOP1
3447 025460				
3448 025460 004737	035430	3\$: JSR	PC, CLRALL	;CLEAR ALL CONDITIONS
3449 025464 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3450 025466 100403		100403		;START AT ROM PC=3
3451 025470 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3452 025472 101000		100000!<400*2>	JUMP TO ROM PC OF 0	
3453 025474 004737	035550	JSR	PC, RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3454 025500 000004		4		;EXPECTED DATA
3455 025502 120504		CMPB	R5, R4	;IS ROM PC CORRECT?
3456 025504 001401		BEQ	4\$;BR IF YES
3457 025506 104005		HLT	5	;ERROR, CRAM PC IS WRONG
3458 025510 104401		4\$: SCOP1		;LOOP TO 3\$ IF SW09=1
3459 025512 012737	025520 001220	MOV	*5\$.LOCK	;NEW SCOP1
3460 025520				
3461 025520 004737	035430	5\$: JSR	PC, CLRALL	;CLEAR ALL CONDITIONS
3462 025524 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3463 025526 100406		100406		;START AT ROM PC=6
3464 025530 104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3465 025532 105125		104125!<400*2>	JUMP TO ROM PC OF 525	
3466 025534 004737	035550	JSR	PC, RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3467 025540 000007		7		;EXPECTED DATA
3468 025542 120504		CMPB	R5, R4	;IS ROM PC CORRECT?
3469 025544 001401		BEQ	6\$;BR IF YES
3470 025546 104005		HLT	5	;ERROR, CRAM PC IS WRONG
3471 025550 104401		6\$: SCOP1		;LOOP TO 5\$ IF SW09=1
3472 025552 104400		SCOPE		;SCOPE THIS TEST
3473				
3474				
3475		***** TEST 43 *****		
3476		*CRAM TEST OF JUMP(I) ON Z BIT SET MICRO-PROCESSOR INSTRUCTION.		
3477		*CLEAR THE Z BIT, PERFORM THE JUMP INSTRUCTION,		
3478		*VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION		
3479		*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE		
3480		*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT		
3481		*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT		
3482		*THE CRAM PC IS CORRECT. IF THE CRAM PC IS NOT RIGHT,		
3483		*THEN PORT4 CONTAINS A 37		
3484				
3485				

GO1

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 68
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0213

```

3486 ; TEST 43
3487 -----
3488 025554 012737 000043 001226 TST43: MOV #43,TSTNO
3489 025562 012737 025750 001216 MOV #TST44,NEXT
3490 025570 012737 025614 001220 MOV #1$,LOCK
3491
3492 025576 104412
3493 025600 032737 100000 001366
3494 025606 001457
3495 025610 004737 035654
3496 025614 004737 035430
3497 025620 104414
3499 025622 100400
3500 025624 104414
3501 025626 115777
3502 025630 004737 035550
3503 025634 000001
3504 025636 120504
3505 025640 001401
3506 025642 104005
3507 025644 104401
3508 025646 012737 025654 001220
3509 025654 004737 035430
3510 025660 104414
3512 025662 100403
3513 025664 104414
3514 025666 101400
3515 025670 004737 035550
3516 025674 000004
3517 025676 120504
3518 025700 001401
3519 025702 104005
3520 025704 104401
3521 025706 012737 025714 001220
3522 025714
3523 025714 004737 035430
3524 025720 104414
3525 025722 100406
3526 025724 104414
3527 025726 105525
3528 025730 004737 035550
3529 025734 000007
3530 025736 120504
3531 025740 001401
3532 025742 104005
3533 025744 104401
3534 025746 104400

;-----  

; R1 CONTAINS BASE DMC11 ADDRESS  

; MASTER CLEAR DMC11  

; IS IT CRAM?  

; SKIP TEST IF NO  

; SET MEM AND RAM  

;  

; CLEAR ALL CONDITIONS  

; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  

; START AT ROM PC=0  

; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  

; JUMP TO ROM PC OF 1777  

; R4=CRAM PC (LSB 8 BITS)  

; EXPECTED DATA  

; IS ROM PC CORRECT?  

; BR IF YES  

; ERROR, CRAM PC IS WRONG  

; LOOP TO 1$ IF SW09=1  

; NEW SCOP1  

;  

; CLEAR ALL CONDITIONS  

; NEXT WORD IS INSTRUCTION. ROMCLK PC=5304  

; START AT ROM PC=3  

; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  

; JUMP TO ROM PC OF 0  

; R4=CRAM PC (LSB 8 BITS)  

; EXPECTED DATA  

; IS ROM PC CORRECT?  

; BR IF YES  

; ERROR, CRAM PC IS WRONG  

; LOOP TO 3$ IF SW09=1  

; NEW SCOP1  

;  

; CLEAR ALL CONDITIONS  

; NEXT WORD IS INSTRUCTION. ROMCLK PC=5304  

; START AT ROM PC=6  

; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  

; JUMP TO ROM PC OF 525  

; R4=CRAM PC (LSB 8 BITS)  

; EXPECTED DATA  

; IS ROM PC CORRECT?  

; BR IF YES  

; ERROR, CRAM PC IS WRONG  

; LOOP TO 5$ IF SW09=1  

; SCOPE THIS TEST  

;  

;***** TEST 44 *****  

;*CRAM TEST OF JUMP(I) ON BRO SET MICRO-PROCESSOR INSTRUCTION.  

;*CLEAR THE BRO BIT, PERFORM THE JUMP INSTRUCTION.  

;*VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION  

;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE

```

3542
 3543
 3544
 3545
 3546
 3547
 3548
 3549 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
 ;*THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT,
 ;*THEN PORT4 CONTAINS A 37
 ;*****
 ; TEST 44
 ;-----
 3550 025750 012737 000044 001226 TST44: MOV #44,TSTNO
 3551 025756 012737 026144 001216 MOV #TST45,NEXT
 3552 025764 012737 026010 001220 MOV #1\$,LOCK
 3553 025772 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
 3554 025774 032737 100000 001366 BIT #BIT15,STAT1 ;MASTER CLEAR DMC11
 3555 026002 001457 BEQ 6\$+2 ;IS IT CRAM?
 3556 026004 004737 035654 JSR PC,MEMSET ;SKIP TEST IF NO
 3557 026010 004737 035430 ;SET MEM AND RAM
 3558 026014 104414
 3559 026016 100400
 3560 026020 104414
 3561 026022 116377
 3562 026024 004737 035550 JSR PC,CLRAALL ;CLEAR ALL CONDITIONS
 3563 026030 000001 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3564 026032 120504 100400 ;START AT ROM PC=0
 3565 026034 001401 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3566 026036 104005 114377!<400*4> ;JUMP TO ROM PC OF 1777
 3567 026040 104401 JSR PC,RAMDAT ;R4=CRAM PC (LSB 8 BITS)
 3568 026042 012737 026050 001220 1 ;EXPECTED DATA
 3569 026050 004737 035430 ;IS ROM PC CORRECT?
 3570 026054 104414 BEQ 2\$;BR IF YES
 3571 026056 100403 HLT 5 ;ERROR, CRAM PC IS WRONG
 3572 026060 104414 SCOP1 ;LOOP TO 1\$ IF SW09=1
 3573 026062 102000 035550 MOV #3\$.LOCK ;NEW SCOP1
 3574 026064 004737 026110 001220 JSR PC,CLRAALL ;CLEAR ALL CONDITIONS
 3575 026070 000004 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3576 026072 120504 100403 ;START AT ROM PC=3
 3577 026074 001401 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3578 026076 104005 100000!<400*4> ;JUMP TO ROM PC OF 0
 3579 026078 000004 JSR PC,RAMDAT ;R4=CRAM PC (LSB 8 BITS)
 3580 026080 104401 4 ;EXPECTED DATA
 3581 026082 104401 CMPB R5,R4 ;IS ROM PC CORRECT?
 3582 026084 104005 BEQ 4\$;BR IF YES
 3583 026086 104401 HLT 5 ;ERROR, CRAM PC IS WRONG
 3584 026088 012737 SCOP1 ;LOOP TO 3\$ IF SW09=1
 3585 026090 004737 035430 MOV #5\$.LOCK ;NEW SCOP1
 3586 026094 104414 JSR PC,CLRAALL ;CLEAR ALL CONDITIONS
 3587 026096 100406 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3588 026100 104414 100406 ;START AT ROM PC=6
 3589 026102 104125!<400*4> ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3590 026104 004737 035550 JSR PC,RAMDAT ;JUMP TO ROM PC OF 525
 3591 026106 000007 7 ;R4=CRAM PC (LSB 8 BITS)
 3592 026108 120504 CMPB R5,R4 ;EXPECTED DATA
 3593 026110 001401 BEQ 6\$;IS ROM PC CORRECT?
 3594 026112 104005 HLT 5 ;BR IF YES
 3595 026114 104401 SCOP1 ;ERROR, CRAM PC IS WRONG
 3596 026116 104401 SCOPE ;LOOP TO 5\$ IF SW59=1
 3597 026118 104400 ;SCOPE THIS TEST

```

3598
3599 ;***** TEST 45 *****
3600 ;*CRAM TEST OF JUMP(I) ON BR1 SET MICRO-PROCESSOR INSTRUCTION.
3601 ;*CLEAR THE BR1 BIT, PERFORM THE JUMP INSTRUCTION,
3602 ;*VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
3603 ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3604 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3605 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
3606 ;*THE CRAM PC IS CORRECT. IF THE CRAM PC IS NOT RIGHT,
3607 ;*THEN PORT4 CONTAINS A 37
3608 ;***** TEST 45 *****
3609
3610 ; TEST 45
3611 -----
3612 026144 012737 000045 001226
3613 026152 012737 026340 001218
3614 026160 012737 026204 001220
3615 026166 104412
3616 026170 032737 100000 001366
3617 026176 001457
3618 026200 004737 035654
3619 026204 004737 035430
3620 026210 104414
3621 026212 100400
3622 026214 104414
3623 026216 116777
3624 026220 004737 035550
3625 026224 000001
3626 026226 120504
3627 026230 001401
3628 026232 104005
3629 026234 104401
3630 026236 012737 026244 001220
3631 026244 004737 035430
3632 026250 104414
3633 026252 100403
3634 026254 104414
3635 026256 102400
3636 026260 004737 035550
3637 026264 000004
3638 026266 120504
3639 026270 001401
3640 026272 104005
3641 026274 104401
3642 026276 012737 026304 001220
3643 026304 004737 035430
3644 026310 104414
3645 026312 100406
3646 026314 104414
3647 026316 106525
3648 026320 004737 035550
3649 026324 000007

; TEST 45
-----  

TST45: MOV #45,TSTNO ; R1 CONTAINS BASE DMC11 ADDRESS
       MOV #TST46,NEXT ;MASTER CLEAR DMC11
       MOV #1$,LOCK ;IS IT CRAM?  

       MSTCLR ;SKIP TEST IF NO
BIT #BIT15,STAT1 ;SET MEM AND RAM
       BEQ 6$+2
       JSR PC,MEMSET ;CLEAR ALL CONDITIONS  

1$: JSR PC,CLRALL ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ROMCLK 100400 ;START AT ROM PC=0
      ROMCLK 114377!<400*5> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ROMCLK 100000!<400*5> ;JUMP TO ROM PC OF 1777
      ROMCLK 4 ;R4=CRAM PC (LSB 8 BITS)
      JSR PC,RAMDAT ;EXPECTED DATA
      CMPB R5,R4 ;IS ROM PC CORRECT?
      BEQ 2$ ;BR IF YES
      HLT 5 ;ERROR, CRAM PC IS WRONG
      SCOP1 ;LOOP TO 1$ IF SW09=1
      MOV #3$,LOCK ;NEW SCOP1  

2$: JSR PC,CLRALL ;CLEAR ALL CONDITIONS
      ROMCLK 100403 ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
      ROMCLK 100403 ;START AT ROM PC=3
      ROMCLK 100000!<400*5> ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
      ROMCLK 4 ;JUMP TO ROM PC OF 0
      ROMCLK 4 ;R4=CRAM PC (LSB 8 BITS)
      JSR PC,RAMDAT ;EXPECTED DATA
      CMPB R5,R4 ;IS ROM PC CORRECT?
      BEQ 4$ ;BR IF YES
      HLT 5 ;ERROR, CRAM PC IS WRONG
      SCOP1 ;LOOP TO 3$ IF SW09=1
      MOV #5$,LOCK ;NEW SCOP1  

3$: JSR PC,CLRALL ;CLEAR ALL CONDITIONS
      ROMCLK 100406 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ROMCLK 100406 ;START AT ROM PC=6
      ROMCLK 104125!<400*5> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      ROMCLK 7 ;JUMP TO ROM PC OF 525
      JSR PC,RAMDAT ;R4=CRAM PC (LSB 8 BITS)
      ? ;EXPECTED DATA

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 71
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 021E

```

3654 026326 120504 . CMPB R5,R4 ;IS ROM PC CORRECT?
3655 026330 001401 BEQ 6$ ;BR IF YES
3656 026332 104005 HLT 5 ;ERROR, CRAM PC IS WRONG
3657 026334 104401 SCOP1 ;LOOP TO 5$ IF SW59=1
3659 026336 104400 SCOPE ;SCOPE THIS TEST
3659
3660
3661 ;***** TEST 46 *****
3662 ;*CRAM TEST OF JUMP(I) ON BR4 SET MICRO-PROCESSOR INSTRUCTION.
3663 ;*CLEAR THE BR4 BIT, PERFORM THE JUMP INSTRUCTION.
3664 ;*VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION
3665 ;*IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE
3666 ;*BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT
3667 ;*THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT
3668 ;*THE CRAM PC IS CORRECT. IF THE CRAM PC IS NOT RIGHT,
3669 ;*THEN PORT4 CONTAINS A 37
3670 ;***** ****
3671
3672 ; TEST 46
3673
3674 026340 012737 000046 001226 TST46: MOV #46,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3675 026346 012737 026534 001216 MOV #TST47,NEXT ;MASTER CLEAR DMC11
3676 026354 012737 026400 001220 MOV #1$,LOCK ;IS IT CRAM?
3677
3678 026362 104412 MSTCLR ;SKIP TEST IF NO
3679 026364 032737 100000 001366 BIT #BIT15,STAT1 ;SET MEM AND RAM
3680 026372 001457 BEQ 6$+2
3681 026374 004737 JSR PC.MEMSET
3682 026400 004737 035430
3683 026400 104414 JSR PC,CLRALL ;CLEAR ALL CONDITIONS
3684 026404 100400 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3685 026406 100400 100400 ;START AT ROM PC=0
3686 026410 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3687 026412 117377 114377!<400*5> ;JUMP TO ROM PC OF 1777
3688 026414 004737 JSR PC.RAMDAT ;R4=CRAM PC (LSB 8 BITS)
3689 026420 000001 1 ;EXPECTED DATA
3690 026422 120504 CMPB R5,R4 ;IS ROM PC CORRECT?
3691 026424 001401 BEQ 2$ ;BR IF YES
3692 026426 104005 HLT 5 ;ERROR, CRAM PC IS WRONG
3693 026430 104401 SCOP1 ;LOOP TO 1$ IF SW09=1
3694 026432 012737 026440 001220 MOV #3$,LOCK ;NEW SCOP1
3695 026440 004737 035430
3696 026440 104414 JSR PC,CLRALL ;CLEAR ALL CONDITIONS
3697 026444 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3698 026446 100403 100403 ;START AT ROM PC=3
3699 026450 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3700 026452 103000 100000!<400*6> ;JUMP TO ROM PC OF 0
3701 026454 004737 JSR PC.RAMDAT ;R4=CRAM PC (LSB 8 BITS)
3702 026460 000004 4 ;EXPECTED DATA
3703 026462 120504 CMPB R5,R4 ;IS ROM PC CORRECT?
3704 026464 001401 BEQ 4$ ;BR IF YES
3705 026466 104005 HLT 5 ;ERROR, CRAM PC IS WRONG
3706 026470 104401 SCOP1 ;LOOP TO 3$ IF SW09=1
3707 026472 012737 026500 001220 MOV #5$,LOCK ;NEW SCOP1
3708 026500 004737 035430
3709 026500 004737 035430 JSR PC,CLRALL ;CLEAR ALL CONDITIONS

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 72
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0217

3710 026504 104414 3711 026506 100406 3712 026510 104414 3713 026512 107125 3714 026514 004737 035550 3715 026520 000007 3716 026522 120504 3717 026524 001401 3718 026526 104005 3719 026530 104401 3720 026532 104400 3721 3722	ROMCLK 100406 ROMCLK 104125!<400*5> JSR PC, RAMDAT ? CMPB R5, R4 BEQ 6\$ HLT 5 SCOP1 SCOPE	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304 ;START AT ROM PC=6 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304 ;JUMP TO ROM PC OF 525 ;R4=CRAM PC (LSB 8 BITS) ;EXPECTED DATA ;IS ROM PC CORRECT? ;BR IF YES ;ERROR, CRAM PC IS WRONG ;LOOP TO 5\$ IF SW59=1 ;SCOPE THIS TEST
6\$:-----		
;***** TEST 47 *****		
;CLEAR THE BR7 BIT, PERFORM THE JUMP INSTRUCTION, ;VERIFY THE JUMP DID NOT OCCUR BY CLOCKING THE INSTRUCTION ;IN THE LOCATION IT IS AT. THIS INSTRUCTION LOADS THE ;BR WITH THE LOWEST 8 BITS OF THE CRAM PC. AT THIS POINT ;THE BR DATA IS MOVED TO PORT4. IF THIS DATA IS CORRECT ;THE CRAM PC IS CORRECT, IF THE CRAM PC IS NOT RIGHT, ;THEN PORT4 CONTAINS A 3?		
;*****		
; TEST 47		

3736 026534 012737 000047 001226 3737 026542 012737 026730 001216 3738 026550 012737 026574 001220 3739 3740 026556 104412 3741 026560 032737 100000 001366 3742 026566 001457 3743 026570 004737 035654 3744 026574 3745 026574 004737 035430 3746 026600 104414 3747 026602 100400 3748 026604 104414 3749 026606 117777 3750 026610 004737 035550 3751 026614 000001 3752 026616 120504 3753 026620 001401 3754 026622 104005 3755 026624 104401 3756 026626 012737 026634 001220 3757 026634 3758 026634 004737 035430 3759 026640 104414 3760 026642 100403 3761 026644 104414 3762 026646 103400 3763 026650 004737 035550 3764 026654 000004 3765 026656 120504	TST47: MOV #47, TSTNO MOV #TST50, NEXT MOV #1\$, LOCK MSTCLR BIT #BIT15, STAT1 BEQ 6\$+2 JSR PC, MEMSET 1\$:----- JSR PC, CLRALL ROMCLK 100400 ROMCLK 114377!<400*7> JSR PC, RAMDAT ? CMPB R5, R4 BEQ 2\$ HLT 5 SCOP1 MOV #3\$, LOCK	;R1 CONTAINS BASE DMC11 ADDRESS ;MASTER CLEAR DMC11 ;IS IT CRAM? ;SKIP TEST IF NO ;SET MEM AND RAM
1\$:-----		
;CLEAR ALL CONDITIONS		
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304		
;START AT ROM PC=0		
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304		
;JUMP TO ROM PC OF 1777		
;R4=CRAM PC (LSB 8 BITS)		
;EXPECTED DATA		
;IS ROM PC CORRECT?		
;BR IF YES		
;ERROR, CRAM PC IS WRONG		
;LOOP TO 1\$ IF SW09=1		
;NEW SCOP1		
2\$:-----		
;CLEAR ALL CONDITIONS		
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304		
;START AT ROM PC=3		
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304		
;JUMP TO ROM PC OF 0		
;R4=CRAM PC (LSB 8 BITS)		
;EXPECTED DATA		
;IS ROM PC CORRECT?		
3\$:-----		

DZDMH MACYII 27(1006) 14-DEC-76 16:32 PAGE 73
 DZDMH.P11 09-DEC-76 14:59 CRAM JUMP TESTS

PAGE: 0218

3766 026660 001401	BEQ	4\$;BR IF YES
3767 026662 104005	HLT	5	;ERROR, CRAM PC IS WRONG
3768 026664 104401	SCOP1		;LOOP TO 3\$ IF SW09=1
3769 026666 012737	MOV	\$5\$,LOCK	;NEW SCOP1
3770 026674			
3771 026674 004737	JSR	PC,CLRALL	;CLEAR ALL CONDITIONS
3772 026700 104414	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3773 026702 100406	100406		;START AT ROM PC=6
3774 026704 104414	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3775 026706 107525	104125!<400*7>		;JUMP TO ROM PC OF 525
3776 026710 004737	JSR	PC,RAMDAT	;R4=CRAM PC (LSB 8 BITS)
3777 026714 000007	?		;EXPECTED DATA
3778 026716 120504	CMPB	R5,R4	;IS ROM PC CORRECT?
3779 026720 001401	BEQ	6\$;BR IF YES
3780 026722 104005	HLT	5	;ERROR, CRAM PC IS WRONG
3781 026724 104401	SCOP1		;LOOP TO 5\$ IF SW59=1
3782 026726 104400	SCOPE		;SCOPE THIS TEST
3783			
3784			
3785	***** TEST 50 *****		
3786	*FREE RUNNING FLAG MODE DATA TEST		
3787	*TRANSMIT A MESSAGE AND VERIFY THE RECEIVED DATA		
3788	*IF NO TURNAROUND CONNECTOR IS ON LINE UNIT LOOP IS SET.		
3789	*ALL FOLLOWING TESTS ARE FREE RUNNING AND ARE PERFORMED		
3790	*ONLY ON DMC'S WITH LINE UNITS. IF YOU WISH TO PERFORM		
3791	*THESE FREE RUNNING TESTS ON A KMC (NORMALLY THE FREE RUNNING TESTS		
3792	*WILL FAIL ON A KMC, THE TIMER IS TOO FAST) THEN YOU MUST		
3793	*MANUALLY SET BIT0 OF STAT3 IN THE STATUS MAP.		
3794	*****		
3795			
3796	: TEST 50		
3797	-----		
3798 026730 012737 000050 001226	TST50:	MOV	\$50,TSTNO
3799 026736 012737 027742 001216		MOV	#TST51,NEXT
3800			
3801 026744 104412	MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
3802 026746 032737 100000 001366	BIT	#BIT15,STAT1	;MASTER CLEAR DMC11
3803 026754 001406	BEQ	.+16	;IS IT A DMC?
3804 026756 032737 000001 001372	BIT	#BIT0,STAT3	;BR IF YES
3805 026764 001002	BNE	.+6	;KMC WITH BIT0 SET?
3806 026766 000137 027740	JMP	14\$;BR IF YES
3807 026772 032737 010000 001366	BIT	#BIT12,STAT1	;SKIP TEST
3808 027000 001372	BNE	.-12	;LU PRESENT?
3809 027002 004737 035602	JSR	PC,WROM	;BR IF NO
3810 027006 013700 034760	MOV	RCOUNT,RO	;WRITE MAP IN CRAM
3811 027012 062700 000002	ADD	#2,RO	;CLEAR RECEIVER BUFFER
3812 027016 012702 034762	MOV	#RBUF,R2	;CLEAR 2 MORE LOCATIONS
3813 027022 105022	CLRB	(R2)+	;CLEAR OUT RECEIVE BUFFER
3814 027024 005300	DEC	RO	;CLEAR BUFFER
3815 027026 001375	BNE	10\$;DONE YET!
3816 027030 005037 034706	CLR	TFLAG	;NO
3817 027034 005037 034710	CLR	RFLAG	;SET TFLAG TO 0
3818 027040 012711 040000	MOV	#BIT14,(R1)	;SET RFLAG TO 0
3819 027044 032737 100000 001366	BIT	#BIT15,STAT1	;MASTER CLEAR
3820 027052 001402	BEQ	.+6	;CRAM?
3821 027054 012711 100000	MOV	#BIT15,(R1)	;BR IF NO
			;IF CRAM SET RUN

M01

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 74
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 3219

3822	027060	105227	000000		INCB	#0	;DELAY
3823	027064	001375			BNE	.-4	;DELAY
3824	027066	005037	001416		CLR	TEMP	;GET SET TO DELAY
3825	027072	005711			TST	(R1)	;RUN SET?
3826	027074	100405			BMI	.+14	;BR IF YES
3827	027076	005237	001416		INC	TEMP	;INC DELAY
3828	027102	001373			BNE	1\$;BR IF NOT DONE
3829	027104	104014			HLT	14	;ERROR RUN NOT SET
3830	027106	000771			BR	1\$;TRY AGAIN
3831	027110	032737	040000 001366		BIT	#BIT14,STAT1	;TURNAROUND CONNECTOR?
3832	027116	001002			BNE	.+6	;BR IF YES
3833	027120	052711	004000		BIS	#BIT11,(R1)	;SET LINE UNIT LOOP
3834	027124	152711	000043		BISB	*43,(R1)	;BASE I
3835	027130	005037	001416		CLR	TEMP	;GET SET TO DELAY
3836	027134	105711			TSTB	(R1)	;RDI SET?
3837	027136	100404			BMI	.+12	;BR IF YES
3838	027140	005237	001416		INC	TEMP	;INC DELAY
3839	027144	001373			BNE	2\$;BR IF NOT DONE
3840	027146	104014			HLT	14	;ERROR RDI NOT SET
3841	027150	012761	035030 000004		MOV	#BASE,4(R1)	;SET UP BASE ADDRESS
3842	027156	005061	000006		CLR	6(R1)	;CLEAR COUNT
3843	027162	142711	000040		BICB	*40,(R1)	;CLEAR RQI
3844	027166	005037	001416		CLR	TEMP	;GET SET TO DELAY
3845	027172	105711			TSTB	(R1)	;IS RDI GONE?
3846	027174	100020			BPL	8\$;BR IF YES
3847	027176	005237	001416		INC	TEMP	;INC DELAY
3848	027202	001373			BNE	3\$;BR IF NOT DONE
3849	027204	105761	000002		TSTB	2(R1)	;IS THERE A CNTL 0 ERROR
3850	027210	100011			BPL	18\$;BR IF NO
3851	027212	016137	000004 001252		MOV	4(R1),TEMP3	;SAVE SEL4 FOR TYPEOUT
3852	027220	016137	000006 001254		MOV	6(R1),TEMP4	;SAVE SEL6 FOR TYPEOUT
3853	027226	104016			HLT	16	;CNTL 0 ERROR
3854	027230	000137	027740		JMP	14\$;FATAL ERROR STOP
3855	027234	104014			18\$:	HLT	;ERROR RDI STILL SET
3856	027236				8\$:	14	
3857	027236	152711	000041		64\$:	BISB	*41,(R1)
3858	027242	105711				TSTB	(R1)
3859	027244	100376				BPL	64\$
3860	027246	005061	000006			CLR	6(R1)
3861	027252	142711	000040			BICB	*40,(R1)
3862	027256	105711				TSTB	(R1)
3863	027260	100776				BMI	65\$
3864	027262	152711	000044			BISB	*44,(R1)
3865	027266	005037	001416			CLR	TEMP
3866	027272	105711				TSTB	(R1)
3867	027274	100404				BMI	.+12
3868	027276	005237	001416			INC	TEMP
3869	027302	001373				BNE	4\$
3870	027304	104014				HLT	14
3871	027306	012761	034762 000004			MOV	#RBUF,4(R1)
3872	027314	013761	034760 000006			MOV	RCOUNT,6(R1)
3873	027322	142711	000040			BICB	*40,(R1)
3874	027326	005037	001416			CLR	TEMP
3875	027332	105711				TSTB	(R1)
3876	027334	100004				BPL	.+12
3877	027336	005237	001416			INC	TEMP

NO1

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 75
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0220

3878 027342 001373		BNE	5\$;BR IF NO DONE
3879 027344 104014		HLT	14	;ERROR RDI STILL SET
3880 027346 152711	000040	BISB	#40, (R1)	;XMIT BA/CC
3881 027352 005037	001416	CLR	TEMP	;GET SET TO DELAY
3882 027356 105711		TSTB	(R1)	;RDI SET?
3883 027360 100404		BMI	+12	;BR IF YES
3884 027362 005237	001416	INC	TEMP	;INC DELAY
3885 027366 001373		BNE	6\$;BR IF NOT DONE
3886 027370 104014		HLT	14	;ERROR RDI NOT SET
3887 027372 012761	034714 000004	MOV	#TBUF, 4(R1)	;LOAD XMIT BUFFER
3888 027400 013761	034712 000006	MOV	TCOUNT, 6(R1)	;LOAD COUNT
3889 027406 142711	000040	BICB	#40, (R1)	;CLEAR RQI
3890 027412 005037	001416	CLR	TEMP	;GET SET TO DELAY
3891 027416 105711		TSTB	(R1)	;RDI GONE?
3892 027420 100004		BPL	+12	;BR IF YES
3893 027422 005237	001416	INC	TEMP	;INC DELAY
3894 027426 001373		BNE	7\$;BR IF NOT DONE DELAY
3895 027430 104014		HLT	14	;ERROR RDI STILL SET
3896 027432 005037	001416	CLR	TEMP	;GET SET TO DELAY
3897 027436 012737	000022 701246	MOV	#22, TEMP1	;GET SET FOR LONG DELAY
3898 027444 105761	000002	11\$:	TSTB	;RDO SET?
3899 027450 100407		BMI	2(R1)	;BR IF YES
3900 027452 005237	001416	INC	TEMP	;INC DELAY
3901 027456 001372		BNE	11\$;BR IF DELAY NOT DONE
3902 027460 005337	001246	DEC	TEMP1	;DEC DELAY COUNT
3903 027464 001367		BNE	11\$;BR IF NOT DONE DELAY
3904 027466 104014		HLT	14	;ERROR RDO NOT SET
3905 027470 016137	000002 001250	17\$:	MOV	;SAVE SEL2
3906 027476 001001		BNE	+4	;BR IF OK
3907 027500 104014		HLT	14	;ERROR!!! SEL2 = 0!!!!!!
3908 027502 032761	000004 000002	BIT	#BIT2, 2(R1)	;REC OR XMIT?
3909 027510 001032		BNE	13\$;BR IF REC
3910 027512 005737	034706	12\$:	TST	;FIRST TIME HERE?
3911 027516 001401		BEQ	+4	;BR IF YES
3912 027520 104014		HLT	14	;ERROR MULTIPLE XMIT DONES
3913 027522 012737	177777 034706	MOV	#-1, TFLAG	;SET TFLAG TO -1
3914 027530 132761	000001 000002	BITB	#BIT0, 2(R1)	;IS IT CONTROL 0
3915 027536 001401		BEQ	+4	;BR IF NO
3916 027540 104014		HLT	14	;XMIT ERROR
3917 027542 022761	034714 000004	CMP	#TBUF, 4(R1)	;XMIT BA CORRECT?
3918 027550 001401		BEQ	+4	;BR IF YES
3919 027552 104014		HLT	14	;XMIT BA ERROR
3920 027554 023761	034712 000006	CMP	TCOUNT, 6(R1)	;COUNT OK?
3921 027562 001401		BEQ	+4	;BR IF YES
3922 027564 104014		HLT	14	;XMIT COUNT ERROR
3923 027566 142761	000207 000002	BICB	#207, 2(R1)	;CLEAR RDO AND BITS 0-2
3924 027574 000453		BR	15\$;CONTINUE
3925 027576 005737	034710	13\$:	TST	;FIRST TIME HERE?
3926 027602 001401		BEQ	+4	;BR IF YES
3927 027604 104014		HLT	14	;ERROR MULTIPLE REC DONES
3928 027606 012737	177777 034710	MOV	#-1, RFLAG	;SET RFLAG TO -1
3929 027614 132761	000001 000002	BITB	#BIT0, 2(R1)	;IS IT CNTL 0
3930 027622 001401		BEQ	+4	;BR IF NO
3931 027624 104014		HLT	14	;RECEIVE ERROR
3932 027626 022761	034762 000004	CMP	#RBUF, 4(R1)	;REC BA CORRECT?
3933 027634 001401		BEQ	+4	;BR IF YES

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 76
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0221

```

3934 027636 104014          HLT    14      ;REC BA ERROR
3935 027640 023761 034760 000006  CMP    RCOUNT,6(R1) ;COUNT OK?
3936 027646 001401          BEQ    +4      ;BR IF YES
3937 027650 104014          HLT    14      ;REC COUNT ERROR
3938 027652 013700 034760          MOV    RCOUNT,R0 ;GET SET TO CHECK DATA
3939 027656 012702 034714          MOV    #TBUF,R2 ;R2 POINTS TO GOOD DATA
3940 027662 012703 034762          MOV    #RBUF,R3 ;R3 POINTS TO RECEIVE DATA
3941 027666 010337 001252          9$:   MOV    R3,TEMP3 ;SAVE ADDRESS FOR TIMEOUT
3942 027672 112205          MOVB   (R2)+,R5 ;R5 = XMIT DATA
3943 027674 112304          MOVB   (R3)+,R4 ;R4 = RECEIVE DATA
3944 027676 120504          CMPB   R5,R4  ;CHECK DATA
3945 027700 001401          BEQ    .+4     ;BR IF OK
3946 027702 104013          HLT    i3      ;DATA ERROR
3947 027704 005300          DEC    R0      ;DEC COUNT
3948 027706 00136?          BNE    9$     ;BR IF NOT DONE
3949 027710 005713          TST    (R3)   ;THIS SHOULD BE 0, ELSE
3950 027712 001401          BEQ    .+4     ;IT RECEIVED TOO MUCH!!
3951 027714 104014          HLT    i4      ;ERROR
3952 027716 142761 000207 000002  15$:   BICB   #207,2(R1) ;CLEAR RDO AND BITS 0-2
3953 027724 005737 034710          TST    RFLAG  ;REC DONE?
3954 027730 001640          BEQ    16$    ;BR IF NO
3955 027732 005737 034706          TST    TFLAG  ;XMIT DONE?
3956 027736 001635          BEQ    16$    ;BR IF NO
3957 027740 104400          14$:   SCOPE  ;SCOPE THIS TEST
3958
3959
3960 ;***** TEST 51 *****
3961 ;OVERUN TEST
3962 ;IN FREE RUNNING MODE SEND MESSAGE WITH NO RECEIVE
3963 ;BUFFER AVAILABLE, VERIFY THAT AN OVERRUN ERROR OCCURS
3964 ;*****
3965
3966 ; TEST 51
3967
3968 027742 012737 000051 001226          TST51: MOV    #51,TSTNO ;RI CONTAINS BASE DMCII ADDRESS
3969 027750 012737 030170 001216          MOV    #TST52,NEXT ;MASTER CLEAR DMCII
3970
3971 027756 104412          MSTCLR
3972 027760 032737 100000 001366          BIT    #BIT15,STAT1 ;IS IT A DMC?
3973 027766 001406          BEQ    .+16   ;BR IF YES
3974 027770 032737 000001 001372          BIT    #BIT0,STAT3 ;KMC WITH BIT0 SET?
3975 027776 001002          BNE    .+6    ;BR IF YES
3976 030000 000137 030152          JMP    10$   ;SKIP TEST
3977 030004 032737 010000 001366          BIT    #BIT12,STAT1 ;LU PRESENT?
3978 030012 001372          BNE    .-12   ;BR IF NO
3979 030014 004737 035602          JSR    PC,WROM ;WRITE MICRO-CODE IN CRAM
3980 030020 004737 036002          JSR    PC,BASELD ;LOAD DMC BASE ADDRESS
3981 030024 004537 036272          JSR    RS,XFRELD ;LOAD XMIT BA/CC
3982 030030 034714          TBUF   44     ;BA
3983 030032 000044          1$:    CC     ;CC
3984 030034 012700 000010          MOV    #10,R0 ;RDY = RETRANSMISSION COUNT
3985 030040 012703 000010          MOV    #10,R3 ;DELAY COUNT
3986 030044 005037 001416          CLR    TEMP   ;CLEAR DELAY COUNTER
3987 030050 105761 000002          TSTB   2(R1) ;IS RDY 0 SET?
3988 030054 100407          BMI    .+20   ;BR IF SET
3989 030056 005237 001416          INC    TEMP   ;INC DELAY COUNTER

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 77
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0222

3990	030062	001372		BNE	1\$;BR IF NOT DONE DELAY	
3991	030064	005303		DEC	R3	;DEC DELAY COUNT	
3992	030066	001370		BNE	1\$;BR IF DELAY NOT DONE	
3993	030070	104014		HLT	14	;ERROR, RDY 0 NOT SET	
3994	030072	000427		BR	10\$;GET OUT	
3995	030074	i32761	000001 000002	BITB	#BIT0,2(R1)	;IS IT CNTL 0?	
3996	030102	001002		BNE	11\$;BR IF YES	
3997	030104	104014		HLT	14	;ERROR, NOT CNTL 0	
3998	030106	000421		BR	10\$;CONTINUE	
3999	030110	012705	000004	MOV	#BIT2,R5	;PUT "EXPECTED" IN R5	
4000	030114	016104	000006	MOV	6(R1),R4	;PUT "FOUND" IN R4	
4001	030120	020504		CMP	R5,R4	;IS ORUN SET?	
4002	030122	001404		BEQ	12\$;BR IF YES	
4003	030124	022704	000001	CMP	#1,R4	;DATA CK ERROR?	
4004	030130	001411		BEQ	13\$;BR IF YES	
4005	030132	104015		HLT	15	;ERROR, ORUN NOT SET	
4006	030134	042761	000207 000002	12\$:	BIC	#207,2(R1)	
4007	030142	005037	001416	CLR	TEMP	;CLEAR RDO	
4008	030146	005300		DEC	RO	;RESET DELAY	
4009	C30150	001337		BNE	1\$;DEC RETRANS COUNT	
4010	030152	104400		SCOPE		;CONTINUE	
4011	030154	042761	000207 000002	10\$:	BIC	#207,2(R1)	
4012	030162	005037	001416	13\$:	CLR	TEMP	
4013	030166	000730		BR	1\$;IGNOR THIS ERROR	
4014						;RESET DELAY	
4015						;CONTINUE	
4016						;***** TEST 52 *****	
4017						;*LOST DATA TEST	
4018						;*IN FREE RUNNING MODE SEND A MESSAGE LONGER THAN THE RECEIVE	
4019						;*BUFFER, VERIFY THAT A LOST DATA ERROR OCCURS.	
4020						;*****	
4021							
4022						; TEST 52	
4023						-----	
4024	030170	012737	000052 001226	TST52:	MOV	#52,TSTNO	
4025	030176	012737	030362 001216		MOV	#TST53,NEXT	
4026						;R1 CONTAINS BASE DMC11 ADDRESS	
4027	030204	104412		MSTCLR		;MASTER CLEAR DMC11	
4028	030206	032737	100000 001366	BIT	#BIT15,STAT1	;IS IT A DMC?	
4029	030214	001406		BEQ	.+16	;BR IF YES	
4030	030216	032737	000001 001372	BIT	#BIT0,STAT3	;KMC WITH BIT0 SET?	
4031	030224	001002		BNE	.+6	;BR IF YES	
4032	030226	000137	030360	JMP	10\$;SKIP TEST	
4033	030232	032737	010000 001366	BIT	#BIT12,STAT1	;LU PRESENT?	
4034	030240	001372		BNE	.-12	;BR IF NO	
4035	030242	004737	035602	JSR	PC,WROM	;WRITE MICRO-CODE IN CRAM	
4036	030246	004737	036002	JSR	PC,BASELD	;LOAD DMC BASE ADDRESS	
4037	030252	004537	036240	JSR	RS,RFRELD	;LOAD RECEIVE BA/CC	
4038	030256	034762		RBUF	20	;BA	
4039	030260	000020				;CC	
4040	030262	004537	036272	JSR	RS,XFRELD	;LOAD XMIT BA/CC	
4041	030266	034714		TBUF	44	;BA	
4042	030270	000044				;CC	
4043	030272	012703	000010	MOV	*10,R3	;DELAY COUNT	
4044	030276	005037	001416	CLR	TEMP	;CLEAR DELAY COUNTER	
4045	030302	105761	000002	1\$:	TSTB	2(R1)	;IS RDY 0 SET?

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 78
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0223

```

4046 030306 100407
4047 030310 005237 001416
4048 030314 001372
4049 030316 005303
4050 030320 001370
4051 030322 104014
4052 030324 000415
4053 030326 132761 000001 000002
4054 030334 001002
4055 030336 104014
4056 030340 000407
4057 030342 012705 000020
4058 030346 016104 000006
4059 030352 020504
4060 030354 001401
4061 030356 104015
4062 030360 104400
4063
4064
4065 ;***** TEST 53 *****
4066 ;TRANSMIT NON-EXISTENT MEMORY TEST
4067 ;IN FREE RUNNING MODE, LOAD A TRANSMIT BA THAT WILL TIME OUT
4068 ;VERIFY THAT A NON-EXISTENT MEMORY ERROR OCCURS
4069 ;*****
4070
4071 ; TEST 53
4072 -----
4073 030362 012737 000053 001226
4074 030370 012737 030544 001216
4075
4076 030376 104412
4077 030400 032737 100000 001366
4078 030406 001406
4079 030410 032737 000001 001372
4080 030416 001002
4081 030420 000137 030542
4082 030424 032737 010000 001366
4083 030432 001372
4084 030434 004737 035602
4085 030440 004737 036002
4086 030444 004537 036272
4087 030450 177320
4088 030452 140044
4089 030454 012703 000010
4090 030460 005037 001416
4091 030464 105761 000002
4092 030470 100407
4093 030472 005237 001416
4094 030476 001372
4095 030500 005303
4096 030502 001370
4097 030504 104014
4098 030506 000415
4099 030510 132761 000001 000002
4100 030516 001002
4101 030520 104014

TST53: MOV #53,TSTNO
       MOV #TST54,NEXT
       MSTCLR
       BIT #BIT15,STAT1
       BEQ .+16
       BIT #BIT0,STAT3
       BNE .+6
       JMP 10$           ;SKIP TEST
       BIT #BIT12,STAT1
       BNE .-12          ;LU PRESENT?
       JSR PC,WROM        ;WRITE MICRO-CODE IN CRAM
       JSR PC,BASELD      ;LOAD DMC BASE ADDRESS
       JSR R5,XFRELD      ;LOAD XMIT BA/CC
       177320
       140044
       MOV #10,R3          ;DELAY COUNT
       CLR TEMP            ;CLEAR DELAY COUNTER
       1$: TSTB 2(R1)
       BMI .+20
       INC TEMP            ;INC DELAY COUNTER
       BNE 1$              ;BR IF NOT DONE DELAY
       DEC R3              ;DEC DELAY COUNT
       BNE 1$              ;BR IF DELAY NOT DONE
       HLT 14               ;ERROR, RDY 0 NOT SET
       BR 10$              ;GET OUT
       BITB #BIT0,2(R1)    ;IS IT CNTL 0?
       BNE 11$              ;BR IF YES
       HLT 14               ;ERROR, NOT CNTL 0

       ;R1 CONTAINS BASE DMC11 ADDRESS
       ;MASTER CLEAR DMC11
       ;IS IT A DMC?
       ;BR IF YES
       ;KMC WITH BIT0 SET?
       ;BR IF YES
       ;LU PRESENT?
       ;BR IF NO
       ;LOAD XMIT BA/CC
       ;BA
       ;CC
       ;DELAY COUNT
       ;CLEAR DELAY COUNTER
       ;IS RDY 0 SET?
       ;BR IF SET
       ;INC DELAY COUNTER
       ;BR IF NOT DONE DELAY
       ;DEC DELAY COUNT
       ;BR IF DELAY NOT DONE
       ;ERROR, RDY 0 NOT SET
       ;GET OUT
       ;IS IT CNTL 0?
       ;BR IF YES
       ;ERROR, NOT CNTL 0
  
```

CZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 79
 CZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0224

```

4102 030522 000407          11$: BR    10$      ;CONTINUE
4103 030524 012705 000400    MOV   #BIT8,R5    ;PUT "EXPECTED" IN R5
4104 030530 016104 000006    MOV   6(R1),R4    ;PUT "FOUND" IN R4
4105 030534 020504          CMP   R5,R4      ;IS NON-EX-MEM SET?
4106 030536 001401          BEQ   +4        ;BR IF YES
4107 030540 104015          HLT   15        ;ERROR NON-EX-MEM NOT SET
4108 030542 104400          SCOPE          ;SCOPE THIS TEST
4109
4110
4111 ;***** TEST 54 *****
4112 ;RECEIVE NON-EXISTENT MEMORY TEST
4113 ;IN FREE RUNNING MODE, LOAD A RECEIVE BA THAT WILL TIME OUT
4114 ;VERIFY THAT A NON-EXISTENT MEMORY ERROR OCCURS
4115 ;*****
4116
4117 ; TEST 54
4118 -----
4119 030544 012737 000354 001226 TST54: MOV   #54,TSTNO    ;R1 CONTAINS BASE DMC11 ADDRESS
4120 030552 012737 030736 001216    MOV   #TST55,NEXT  ;MASTER CLEAR DMC11
4121
4122 030560 104412          MSTCLR          ;IS IT A DMC?
4123 030562 032737 100000 001366    BIT   #BIT15,STAT1  ;KMC WITH BIT0 SET?
4124 030570 001406          BEQ   +16        ;BR IF YES
4125 030572 032737 000001 001372    BIT   #BIT0,STAT3  ;BR IF YES
4126 030600 001002          BNE   +6        ;SKIP TEST
4127 030602 000137 030734          JMP   10$      ;LU PRESENT?
4128 030606 032737 010000 001366    BIT   #BIT12,STAT1  ;BR IF NO
4129 030614 001372          BNE   -12        ;WRITE MICRO-CODE IN CRAM
4130 030616 004737 035602          JSR   PC,WROM    ;LOAD DMC BASE ADDRESS
4131 030622 004737 036002          JSR   PC,BASELD  ;LOAD RECEIVE BA/CC
4132 030626 004537 036240          JSR   RS,RFRELD
4133 030632 177320          177320          ;BA
4134 030634 140044          140044          ;CC
4135 030636 004537 036272          JSR   RS,XFRELD  ;LOAD XMIT BA/CC
4136 030642 034714          TBUF
4137 030644 000044          44
4138 030646 012703 000010          MOV   #10,R3    ;DELAY COUNT
4139 030652 005037 001416          CLR   TEMP      ;CLEAR DELAY COUNTER
4140 030656 105761 000002          TSTB  2(R1)    ;IS RDY 0 SET?
4141 030662 100407          BMI   +20        ;BR IF SET
4142 030664 005237 001416          INC   TEMP      ;INC DELAY COUNTER
4143 030670 001372          BNE   1$        ;BR IF NOT DONE DELAY
4144 030672 005303          DEC   R3        ;DEC DELAY COUNT
4145 030674 001370          BNE   1$        ;BR IF DELAY NOT DONE
4146 030676 104014          HLT   14        ;ERROR, RDY 0 NOT SET
4147 030700 000415          BR   10$      ;GET OUT
4148 030702 132761 000001 000002  BITB  #BIT0,2(R1)  ;IS IT CNTL 0?
4149 030710 001002          BNE   11$      ;BR IF YES
4150 030712 104014          HLT   14        ;ERROR, NOT CNTL 0
4151 030714 000407          BR   10$      ;CONTINUE
4152 030716 012705 000400          MOV   #BIT8,R5    ;PUT "EXPECTED" IN R5
4153 030722 016104 000006          MOV   6(R1),R4    ;PUT "FOUND" IN R4
4154 030726 020504          CMP   R5,R4      ;IS NON-EX-MEM SET?
4155 030730 001401          BEQ   +4        ;BR IF YES
4156 030732 104015          HLT   15        ;ERROR NON-EX-MEM NOT SET
4157 030734 104400          SCOPE          ;SCOPE THIS TEST

```

F02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 80
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0225

```

4158
4159
4160 ;***** TEST 55 *****
4161 ;PROCESSOR ERROR TEST
4162 ;IN FREE RUNNING MODE, DO A BASE TRANSFER REQUEST AFTER A
4163 ;BASE HAS BEEN SET UP, VERIFY THAT A PROCESSOR ERROR OCCURS.
4164 ;*****
4165
4166 ; TEST 55
4167 -----
4168 030736 012737 000055 001226
4169 030744 012737 031114 001216
4170
4171 030752 104412
4172 030754 032737 100000 001366
4173 030762 001406
4174 030764 032737 000001 001372
4175 030772 001002
4176 030774 000137 031112
4177 031000 032737 010000 001366
4178 031006 001372
4179 031010 004737 035602
4180 031014 004737 036002
4181 031020 152711 000043
4182 031024 105711
4183 031026 100376
4184 031030 142711 000040
4185 031034 005037 001416
4186 031040 105761 000002
4187 031044 100405
4188 031046 005237 001416
4189 031052 001372
4190 031054 104014
4191 031056 000770
4192 031060 132761 000001 000002
4193 031066 001002
4194 031070 104014
4195 031072 000407
4196 031074 012705 001000
4197 031100 016104 000006
4198 031104 020504
4199 031106 001401
4200 031110 104015
4201 031112 104400
4202
4203
4204 ;***** TEST 56 *****
4205 ;PROCESSOR ERROR TEST
4206 ;IN FREE RUNNING MODE DO A RQI WITH AN ILLEGAL 10 CODE
4207 ;VERIFY THAT A PROCESSOR ERROR OCCURS
4208 ;*****
4209
4210 ; TEST 56
4211 -----
4212 031114 012737 000056 001226
4213 031122 012737 031272 001216
  
```

TST55: MOV #55,TSTNO
 MOV #TST56,NEXT

12\$: BISB #43,(R1)
 TSTB (R1)
 BPL -2
 BICB #40,(R1)
 CLR TEMP
 TSTB 2(R1)
 BMI 14\$
 INC TEMP
 BNE 13\$
 HLT 14
 BR 13\$

13\$: BNE 11\$
 HLT 14
 BR 10\$

14\$: BITB #BIT0.2(R1)
 BNE 11\$
 HLT 14
 BR 10\$

i1\$: MOV #BIT9.R5
 MOV 6(R1),R4
 CMP R5,R4
 BEQ +4
 HLT 15

10\$: SCOPE

TST56: MOV #56,TSTNO
 MOV #TST57,NEXT

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;IS IT A DMC?
;BR IF YES
;KMC WITH BIT0 SET?
;BR IF YES
;SKIP TEST
;LU PRESENT?
;BR IF NO
;WRITE MICRO-CODE IN CRAM
;LOAD BASE ADDRESS
;2ND BASE REQUEST
;RDI SET?
;BR IF NO
;CLEAR RQI
;GET SET TO DELAY
;RDO SET?
;BR IF YES
;INC DELAY
;BR IF NOT DONE DELAY
;ERROR, RDO NOT SET
;TRY AGAIN
;IS IS CNTL 0?
;BR IF YES
;ERROR NOT CNTL 0
;CONTINUE
;PUT "EXPECTED" IN RS
;PUT "FOUND" IN R4
;IS PROC ERROR SET?
;BR IF YES
;ERROR, PROC ERROR NOT SET
;SCOPE THIS TEST

;***** TEST 56 *****
;PROCESSOR ERROR TEST
;IN FREE RUNNING MODE DO A RQI WITH AN ILLEGAL 10 CODE
;VERIFY THAT A PROCESSOR ERROR OCCURS
;*****

; TEST 56

G02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 91
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 022E

4214					MSTCLR		R1 CONTAINS BASE DMC11 ADDRESS	
4215	031130	104412			BIT	*BIT15,STAT1	MASTER CLEAR DMC11	
4216	031132	032737	100000	001366	BEQ	.+16	IS IT A DMC?	
4217	031140	001406			BIT	*BIT0,STAT3	BR IF YES	
4218	031142	032737	000001	001372	BNE	.+6	KMC WITH BIT0 SET?	
4219	031150	001002			JMP	10\$	BR IF YES	
4220	031152	000137	031270		BIT	*BIT12,STAT1	SKIP TEST	
4221	031156	032737	010000	001366	BNE	.-12	LU PRESENT?	
4222	031164	001372			JSR	PC,WROM	BR IF NO	
4223	031166	004737	035602		JSR	PC,BASELD	WRITE MICRO-CODE IN CRAM	
4224	031172	004737	036002		BISB	*46,(R1)	;LOAD DMC BASE ADDRESS	
4225	031176	152711	000046		TSTB	(R1)	;RQI AND ILLEGAL CODE	
4226	031202	105711			BPL	.-2	WAIT FOR RDI	
4227	031204	100376			BICB	*40,(R1)	BR IF NO RDI	
4228	031206	142711	000040		CLR	TEMP	CLEAR RQI	
4229	031212	005037	001416		TSTB	2(R1)	CLEAR COUNTER	
4230	031216	105761	000002		BMI	.+14	RDY 0 SET?	
4231	031222	100405			INC	TEMP	BR IF YES	
4232	031224	005237	001416		BNE	1\$	BUMP COUNTER DELAY	
4233	031230	001372			HLT	14	BR IF NOT DONE	
4234	031232	104014			BR	1\$	ERROR NO RDY 0	
4235	031234	000770			BITB	*BIT0,2(R1)	TRY AGAIN	
4236	031236	132761	000001	0C0002	BNE	11\$	IS IT CNTL 0	
4237	031244	001002			HLT	14	BR IF YES	
4238	031246	104014			BR	10\$	ERROR, NOT CNTL 0	
4239	031250	000407			11\$:	MOV	CONTINUE	
4240	031252	012705	001000		MOV	*BIT9,R5	PUT "EXPECTED" IN RS	
4241	031256	016104	000006		MOV	6(R1).R4	PUT "FOUND" IN R4	
4242	031262	020504			CMP	R5,R4	IS PROC ERROR SET?	
4243	031264	001401			BEQ	.+4	BR IF YES	
4244	031266	104015			HLT	15	ERROR PROC ERROR NOT SET	
4245	031270	104400			10\$:	SCOPE	SCOPE THIS TEST	
4246								
4247								
4248							***** TEST 57 *****	
4249							HALF DUPLEX TEST	
-50							IN FREE RUNNING MODE, SET HALF DUPLEX AND L U LOOP	
4251							SEND A MESSAGE AND VERIFY THAT THERE ARE NO DONES	
4252							***** *****	
4253								
4254							: TEST 57	
4255							-----	
4256	031272	012737	000057	001226	TST57:	MOV	*57,TSTNO	R1 CONTAINS BASE DMC11 ADDRESS
4257	031300	012737	031432	001216		MOV	*TST60,NEXT	MASTER CLEAR DMC11
4258	031306	104412				MSTCLR		IS IT A DMC?
4259	031310	032737	100000	001366		BIT	*BIT15,STAT1	BR IF YES
4260	031316	001406				BEQ	.+16	KMC WITH BIT0 SET?
4261	031320	032737	000001	001372		BIT	*BIT0,STAT3	BR IF YES
4262	031326	001002				BNE	.+6	SKIP TEST
4263	031330	000137	031424			JMP	10\$	LU PRESENT?
4264	031334	032737	010000	001366		BIT	*BIT12,STAT1	BR IF NO
4265	031342	001372				BNE	.-12	WRITE MICRO-CODE
4266	031344	004737	035602			JSR	PC,WROM	LOAD BASE AND HALF DUPLEX
4267	031350	004737	036120			JSR	PC,BASELD	LOAD RECEIVE BUFFER
4268	031354	004537	036240			JSR	R5,RFRELD	

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 82
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0227

```

4270 031360 034762          RBUF      ;BA
4271 031362 000044          44        ;CC
4272 031364 004537 036272    JSR       R5,XFRELD ;LOAD TRANSMIT BUFFER
4273 031370 034714          TBUF      ;BA
4274 031372 000044          44        ;CC
4275 031374 012703 000003    MOV       #3,R3   ;LOAD DELAY COUNT
4276 031400 005037 001416    CLR       TEMP    ;CLEAR DELAY
4277 031404 105761 000002    TSTB     2(R1) ;IS DONE SET?
4278 031410 100406          BMI       $5     ;BR IF YES (ERROR)
4279 031412 005237 001416    INC       TEMP    ;INC DELAY
4280 031416 001372          BNE       4$    ;BR IF DELAY NOT DONE
4281 031420 005303          DEC       R3     ;DEC DELAY COUNT
4282 031422 001370          BNE       4$    ;BR IF DELAY NOT DONE
4283 031424 104400          SCOPE    ;SCOPE THIS TEST
4284 031426 104014          HLT      14    ;ERROR DONE WITH HALF-DUPLEX
4285 031430 000775          BR       10$   ;GET OUT

4286
4287
4288 :***** TEST 60 *****
4289 ;FREE RUNNING DATA TEST (INTERRUPT DRIVEN EXERCISER)
4290 ;THIS TEST REPEATEDLY QUEUES UP 7 RECEIVE BUFFERS AND
4291 ;7 TRANSMIT BUFFERS AND CHECKS DATA WHEN ALL 7 BUFFERS
4292 ;ARE RECEIVED. TRANSMIT COUNTS RANGE FROM 1 TO 104. ALSO
4293 ;ODD AND EVEN TRANSMIT AND RECEIVE BA'S ARE USED. DATA
4294 ;IS A BINARY COUNT PATTERN. THE RESUME FUNCTION IS CHECKED IN THIS TEST
4295 ;*****
4296
4297 : TEST 60
4298 -----
4299 031432 012737 000060 001226          TST60: MOV      #60,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
4300 031440 012737 003274 001216          MOV      #.EOP,NEXT ;MASTER CLEAR DMC11
4301
4302 031446 104412          MSTCLR   ;IS IT A DMC?
4303 031450 032737 100000 001366          BIT      #BIT15,STAT1 ;BR IF YES
4304 031456 001406          BEQ     .+16   ;KMC WITH BIT0 SET?
4305 031460 032737 000001 001372          BIT      #BIT0,STAT3 ;BR IF YES
4306 031466 00100_          BNE     .+6    ;SKIP TEST
4307 031470 000137          JMP     INDEX1 ;LU PRESENT?
4308 031474 032737 010000 001366          BIT      #BIT12,STAT1 ;BR IF NO
4309 031502 001372          BNE     .-12   ;WRITE MICR-CODE
4310 031504 004737 035602          JSR     PC,WROM ;LOCK OUT INTERRUPT'S
4311 031510 012737 000340 177776          MOV      #340,PS ;GET BR LEVEL
4312 031516 013700 001366          MOV      STAT1,RO ;SHIFT RIGHT 4 TIMES
4313 031522 006200          ASR     RO    ;PUT BR LEVEL IN RO
4314 031524 006200          ASR     RO    ;LOAD INPUT VECTOR
4315 031526 006200          ASR     RO    ;LOAD LEVEL
4316 031530 006200          ASR     RO    ;LOAD OUTPUT VECTOR
4317 031532 042700 177437          BIC     #177437,RO ;LOAD LEVEL
4318 031536 012777 032534 147630          MOV      #IISR,QDMRVEC
4319 031544 010077 147626          MOV      RO,QDMRLVL
4320 031550 012777 033040 147622          MOV      #OISR,QDMTVEC
4321 031556 010077 147620          MOV      RO,QDMTLVL ;INITIALIZE ALL BUFFER LISTS AND COUNT LISTS
4322
4323
4324
4325 031562 012737 000104 034706          MOV      #104,TFLAG ;TFLAG CONTAINS COUNT

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 83
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 3229

4326	031570	012700	033454		MOV	#XMITBA+2, R0	; R0 POINTS TO BA LIST
4327	031574	012703	033746		MOV	#RBUFF R3	; R3 CONTAINS BUFFER ADDRESS
4328	031600	010320			MOV	R3, (R0)+	; LOAD BA LIST WITH REC BA
4329	031602	062703	000104		ADD	#104, R3	; UPDATE BUFFER ADDRESS
4330	031606	022700	033472		CMP	#XMITBA+20, R0	; END OF REC BUFFERS?
4331	031612	001372			BNE	1\$; NO LOAD NEXT ONE
4332	031614	012720	033510		MOV	#TBUFF, (R0)+	; LOAD BA LIST WITH XMIT BA
4333	031620	022700	033510		CMP	#XMITBA+36, R0	; END OF XMIT BUFFERS?
4334	031624	001373			BNE	2\$; NO LOAD NEXT BUFFER
4335	031626	012700	033622		MOV	#RCNTAB+2, R0	; R0 POINTS TO COUNT LIST
4336	031632	013720	034706		MOV	TFLAG, (R0)+	; LOAD COUNT OF 104
4337	031636	022700	033640		CMP	#RCNTAB+20, R0	; END OF REC COUNT LIST?
4338	031642	001373			BNE	3\$; BR IF NO
4339	031644	012737	000006	034704	MOV	#6, FLAG ;LOOP COUNT	
4340	031652	012711	040000		MOV	#BIT14, (R1)	; SET MASTER CLEAR
4341	031656	032737	100000	001366	BIT	#BIT15, STAT1	; IOP?
4342	031664	001402			BEQ	.+6	; BR IF NO
4343	031666	012711	100000		MOV	#BIT15, (R1)	; SET RUN ON IOP
4344	031672	012700	177777		MOV	#-1, R0	; R0 IS INPUT DONE COUNTER
4345	031676	005037	033450		CLR	RESUME	; CLEAR RESUME FLAG
4346	031702	012705	033656		MOV	#RDNTAB, RS	; GET READY TO CLEAR ALL RECEIVE
4347	031706	005025			CLR	(RS)+	; BUFFERS
4348	031710	022705	034702		CMP	#RBUFFE, RS	; END OF BUFFER?
4349	031714	001374			BNE	2\$; BR IF NO
4350	031716	005737	034704		TST	FLAG	; VARIABLE COUNTS?
4351	031722	100407			BMI	5\$; BR IF YES(DON'T CHANGE THEM)
4352	031724	012704	033640		MOV	#XCNTAB, R4	; R4 POINTS TO XMIT COUNT LIST
4353	031730	013724	034706		MOV	TFLAG, (R4)+	; LOAD XMIT CHAR COUNT
4354	031734	022704	033656		CMP	#XCNTAB+16, R4	; DONE?
4355	031740	001373			BNE	4\$; BR IF NO
4356	031742	005002			CLR	R2	; R2 IS OUTPUT DONE COUNTER
4357	031744	005004			CLR	R4	; R4 IS USED AS INDEX IN OISR
4358	031746	005711			TST	(R1)	; IS RUN SET?
4359	031750	100376			BPL	.-2	; WAIT FOR RUN
4360	031752	152751	000100	000002	BISB	#BIT6, 2(R1)	; SET IEO
4361	031760	022737	000006	034704	CMP	#6, FLAG ;FIRST TIME	
4362	031766	001003			BNE	1\$; BR IF NOT
4363	031770	052711	004143		BIS	#4143, (R1)	; SET LU LOOP, IEI.RQI.BASE I
4364	031774	000402			BR	3\$; CONTINUE
4365	031776	052711	004144		BIS	#4144, (R1)	; SET LU LOOP, IEI, RQI, REC BA/CC
4366	032002	005037	001416		3\$:	CLR	; SET UP FOR DELAY COUNT
4367	032006	012737	000022	001250	MOV	TEMP	; GET SET FOR DELAY
4368	032014	005037	177776		CLR	\$22, TEMP2	; ALLOW INTERRUPTS
4369	032020	022737	000001	034704	SCAN:	PS	; 1 BYTE MESS?
4370	032026	001002			CMP	#1, FLAG	
4371	032030	000137	032472		BNE	1\$; BR IF NO
4372	032034	022700	000020		JMP	INDEX3	; BR IF YES
4373	032040	001402			CMP	\$20, R0	; INPUT DONE?
4374	032042	000137	032504		BEQ	SCAN2	; BR IF YES
4375	032046	022702	000034		JMP	SCAN1	; BR IF NO
4376	032052	001402			CMP	#34, R2	; XMIT DONE FOR ALL MESSAGES?
4377	032054	000137	032504		BEQ	8\$; BR IF YES
4378	032060	022704	000034		JMP	SCAN1	; BR IF NO
4379	032064	001402			CMP	#34, R4	; REC DONE FOR ALL MESSAGES?
4380	032066	000137	032504		BEQ	9\$; BR IF YES
4381	032072				JMP	SCAN1	; BR IF NO

J02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 84
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0229

4382 032072 012700 033656		MOV #RDNTAB, R0	:GET FIRST REC BUFFER
4383 032076 012002		MOV (R0)+, R2	:R2 POINTS TO BUFFER
4384 032100 005005		CLR R5	:R5=EXPECTED
4385 032102 005003		CLR R3	:R3 = COUNT
4386 032104 005737	034704	TST FLAG	:CHECK FOR ODD XMIT BA'S
4387 032110 100012		BPL 6\$:ONLY FOR VARIABLE COUNTS
4388 032112 022710	000027	CMP #27, (R0)	:IF 27 BUMP DATA BY 1 (ODD XMIT BA)
4389 032116 001406		BEQ 7\$:BR IF YES
4390 032120 022710	000042	CMP #42, (R0)	:IF 42 THEN ODD XMIT BA ALSO
4391 032124 001403		BEQ 7\$:BR IF YES
4392 032126 022710	000103	CMP #103, (R0)	:IF 103 THEN ODD XMIT BA ALSO
4393 032132 001001		BNE 6\$:SKIP IF NOT
4394 032134 005205		INC R5	:START DATA AT 1 FOR ODD XMIT BA'S
4395 032136 010237	001252	MOV R2, TEMP3	:SAVE ADDRESS FOR TYPECUT
4396 032142 112204		MOVB (R2)+, R4	:GET RECEIVE DATA
4397 032144 120504		CMPB R5, R4	:IS 1. CORRECT?
4398 032146 001401		BEQ +4	:BR IF YES
4399 032150 104013		HLT 13	:DATA ERROR
4400 032152 005205		INC R5	:NEXT CHARACTER
4401 032154 005203		INC R3	:INC COUNT
4402 032156 021003		CMP (R0), R3	:DONE YET?
4403 032160 001366		BNE 6\$:BR IF NO
4404 032162 062700	000002	ADD #2, R0	:GET NEXT REC BUFFER
4405 032166 022700	033712	CMP #RDNTAB+34, R0	:DONE YET?
4406 032172 001341		BNE 5\$:BR IF NO
4407 032174 012700	000001	MOV \$1, R0	:SET R0 TO 1
4408 032200 005737	034704	TST FLAG	:VARIABLE COUNTS?
4409 032204 100004		BPL 4\$:BR IF NO
4410 032206 005237	034704	INC FLAG	:FLAG IS NEGITIVE
4411 032212 001231		BNE CLRTAB	:BR IF NOT DONE
4412 032214 000447		BR ENDEX	:ALL DONE
4413 032216 032737	000001 034704	4\$: BIT #BIT0, FLAG	:CHANGE CHAR COUNT FOR NEXT LOOP
4414 032224 001003		BNE 1\$:BR TO SUB 40
4415 032226 005337	034706	DEC TFLAG	:DEC BY ONE
4416 032232 000403		BR 2\$:CONTINUE
4417 032234 162737	000040 034706	1\$: SUB #40, TFLAG	:SUBTRACT 40 FRON XMIT COUNT
4418 032242 005337	034704	2\$: DEC FLAG	:DEC LOOP COUNT
4419 032246 001213		BNE CLRTAB	:GO DO IT AGAIN
4420 032250 005004		CLR R4	:R4 CONTAINS OFFSET
4421 032252 012702	033642	MOV #XCNTAB+2, R2	:R2 POINTS TO XMIT COJN* LIST*
4422 032256 062704	000013	3\$: ADD #13, R4	:INCREASE R4 BY 13
4423 032262 060422		ADD R4, (R2)+	:MAKE COUNTS VARIABLE
4424 032264 022702	033656	CMP #XCNTAB+16, R2	:DONE ALL ?
4425 032270 001372		BNE 3\$:BR IF NO
4426 032272 012702	033464	MOV #RECBA+12, R2	:R2 POINTS TO REC BA LIST
4427 032276 005222		INC (R2)+	:MAKE THIS REC BA ODD
4428 032300 005222		INC (R2)+	:MAKE THIS REC BA ODD
4429 032302 005222		INC (R2)+	:MAKE THIS REC BA ODD
4430 032304 062702	000004	ADD #4, R2	:SKIP TO XMIT BA LIST
4431 032310 005222		INC (R2)+	:MAKE THIS XMIT BA ODD
4432 032312 005222		INC (R2)+	:MAKE THIS XMIT BA ODD
4433 032314 062702	000004	ADD #4, R2	:SKIP TO NEXT ODD BA
4434 032320 005222		INC (R2)+	:MAKE THIS XMIT BA ODD
4435 032322 012737	177772 034704	MOV #-6, FLAG	:MAKE FLAG NEGITIVE
4436 032330 000137	031676	JMP CLR TAB	:LOOP WITH VARIABLE COUNTS
4437 032334 152711	000146	ENDEX: BISB #14E, (R1)	:SHUT DOWN DMC

K02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 85
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0230

4438 032340 005737 034704	1\$: TST	FLAG	: HAS INTERRUPT OCCURED?
4439 032344 001775	BEQ	1\$: BR IF NO
4440 032346 012700 000003	MOV	#3, R0	: BASE ADDRESS OFFSET
4441 032352 105760 035030	TSTB	BASE(R0)	: CHECK ERROR COUNT
4442 032356 001027	BNE	ENDEX2	: BR IF ERROR
4443 032360 005200	INC	R0	: BUMP INDEX
4444 032362 022700 000005	CMP	#5, R0	: 5 = MAKES BAD CRC
4445 032366 001006	BNE	3\$: BR IF NOT 5
4446 032370 122760 000013 035030	CMPB	#13, BASE(R0)	: SHOULD BE 13 ERRORS
4447 032376 001017	BNE	ENDEX2	: BECAUSE OF RESUME
4448 032400 005200	INC	R0	: BUMP INDEX
4449 032402 000763	BR	2\$: BR
4450 032404 022700 000011	CMP	#11, R0	: DONE ALL ERROR COUNTERS YET?
4451 032410 001360	BNE	2\$: BR IF NO
4452 032412 122760 000013 035030	CMPB	#13, BASE(R0)	: 13 ERRORS BECAUSE OF RESUME
4453 032420 001006	BNE	ENDEX2	: BR IF NOT OK
4454 032422 005200	INC	R0	: NEXT BASE TABLE LOCATION
4455 032424 122760 000013 035030	CMPB	#13, BASE(R0)	: 13 ERRORS BECAUSE OF RESUME
4456 032432 001001	BNE	ENDEX2	: BR IF NOT OK
4457 032434 104400	SCOPE		: SCOPE THIS TEST
4458 032436 113737 035033 001250	ENDEX1: MOV8	BASE+3, TEMP2	: SAVE ALL ODD ADDRESSES
4459 032444 113737 035035 001252	ENDEX2: MOV8	BASE+5, TEMP3	: FOR TIMEOUT
4460 032452 113737 035037 001254	MOV8	BASE+7, TEMP4	
4461 032460 113737 035041 001256	MOV8	BASE+11, TEMP5	
4462 032466 104017	HLT	17	: NON ZERO ERROR COUNT
4463 032470 000761	BR	ENDEX1	: GET OUT
4464 032472 022700 000017	ENDEX3: CMP	#17, R0	: ALL DONE INPUT?
4465 032476 001002	BNE	SCAN1	: BR IF NO
4466 032500 000137 032046	JMP	SCAN2	: BR IF YES
4467 032504 005337 001416	SCAN1: DEC	TEMP	: DECREMENT DELAY COUNTER
4468 032510 001402	BEQ	1\$: BR IF ZERO
4469 032512 000137 032020	JMP	SCAN	: BR IF NOT DONE DELAY
4470 032516 005337 001250	I\$: DEC	TEMP2	: DEC DELAY COUNT
4471 032522 001402	BEQ	2\$: BR IF DONE DELAY
4472 032524 000137 032020	JMP	SCAN	: BR IF NOT DONE
4473 032530 104014	HLT	14	: ERROR HUNG
4474 032532 000740	BR	ENDEX1	: GET OUT
4475			
4476			: INPUT INTERRUPT SERVICE ROUTINE
4477			
4478 032534 022700 000017	IISR: CMP	#17, R0	: PROC. ERROR DONE?
4479 032540 001421	BEQ	12\$: BR IF YES
4480 032542 005737 033450	TST	RESUME	: IS THIS A RESUME INTERRUPT
4481 032546 001432	BEQ	8\$: BR IF NO
4482 032550 032711 000002	BIT	#BIT1,(R1)	: CNTL OR BASE?
4483 032554 001407	BEQ	13\$: BR IF CNTL I
4484 032556 012761 035030 000004	MOV	#BASE,4(R1)	: LOAD BASE ADDRESS
4485 032564 012761 010000 000006	MOV	#BIT12,6(R1)	: WITH RESUME BIT SET
4486 032572 000404	BR	12\$: CONTINUE
4487 032574 005061 000006	I3\$: CLR	6(R1)	: SELECT FULL DUPLEX
4488 032600 005037 033450	CLR	RESUME	: CLEAR RESUME FLAG
4489 032604 142711 000040	12\$: BICB	#40,(R1)	: CLEAR RQI
4490 032610 105711	TSTB	(R1)	: IS RDI GONE?
4491 032612 100776	BMI	-2	: BR IF NO
4492 032614 005737 033450	TST	RESUME	: BASE OR CNTL I?
4493 032620 001403	BEQ	14\$: BR IF IT WAS CNTL I

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 86
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0231

4494	032622	152711	000041		BISB	\$41,(R1)	ASK FOR CNTL I
4495	032626	000002			RTI		RETURN
4496	032630	105011		14\$:	CLRB	(R1)	CLEAR BSEL 0
4497	032632	000002			RTI		RETURN
4498	032634	005700		8\$:	TST	R0	FIRST TIME HERE?
4499	032636	100006			BPL	7\$	LOAD BASE IF MINUS
4500	032640	012761	035030 000004		MOV	#BASE,4(R1)	SET UP BASE ADDRESS
4501	032646	005061	000006		CLR	6(R1)	CLEAR COUNT
4502	032652	000434			BR	3\$	CONTINUE
4503	032654	001003		7\$:	BNE	1\$	CNTL I FULL DUPLEX IF 0
4504	032656	005061	000006		CLR	6(R1)	SELECT FULL DUPLEX
4505	032662	000430			BR	3\$	CONTINUE
4506	032664	032700	000010	1\$:	BIT	#BIT3,R0	XMIT?
4507	032670	001013			BNE	2\$	BR IF YES
4508	032672	000241			CLC		CLEAR CARRY
4509	032674	006100			ROL	R0	MAKE R0 EVEN
4510	032676	016061	033452 000004		MOV	RECBA(R0),4(R1)	LOAD REC BUFFER
4511	032704	016061	033620 000006		MOV	RCNTAB(R0),6(R1)	LOAD COUNT
4512	032712	000241			CLC		CLEAR CARRY
4513	032714	006000			ROR	R0	GET R0 BACK
4514	032716	000412			BR	3\$	CONTINUE
4515	032720	000241		2\$:	CLC		CLEAR CARRY
4516	032722	006100			ROL	R0	MAKE IT EVEN
4517	032724	016061	033452 000004		MOV	XMITBA(R0),4(R1)	LOAD XMIT BUFFER
4518	032732	016061	033620 000006		MOV	RCNTAB(R0),6(R1)	LOAD COUNT
4519	032740	000241			CLC		CLEAR CARRY
4520	032742	006000			ROR	R0	PUT IT BACK
4521	032744	142711	000040	3\$:	BICB	\$40,(R1)	CLEAR RQI
4522	032750	105711			TSTB	(R1)	WAIT FOR
4523	032752	100776			BMI	-2	RDI TO GO AWAY
4524	032754	005200			INC	R0	INC COUNT
4525	032756	001003			BNE	6\$	IF 0 ASK FOR CNTL I
4526	032760	152711	000041		BISB	\$41,(R1)	ASK FOR CNTL I
4527	032764	000002			RTI		RETURN
4528	032766	022700	000017	6\$:	CMP	\$17,R0	DONE YET?
4529	032772	001411			BEQ	4\$	BR IF YES
4530	032774	032700	000010		BIT	#BIT3,R0	XMIT?
4531	033000	001003			BNE	5\$	BR IF YES
4532	033002	152711	000044		BISB	\$44,(R1)	ASK FOR REC BA/CC
4533	033006	000002			RTI		RETURN
4534	033010	152711	000040	5\$:	BISB	\$40,(R1)	ASK FOR XMIT BA/CC
4535	033014	000002			RTI		RETURN
4536	033016	022737	000001 034704	4\$:	CMP	\$1 FLAG	1 BYTE MESS?
4537	033024	001403			BEQ	15\$	BR IF YES
4538	033026	152711	000046		BISB	\$46,(R1)	FORCE PROC. ERROR
4539	033032	000002			RTI		RETURN
4540	033034	105011		15\$:	CLRB	(R1)	CLR SEL0
4541	033036	000002			RTI		RETURN
4542					;OUTPUT INTERRUPT SERVICE ROUTINE		
4543							
4544							
4545	033040	032761	000001 000002	OISR:	BIT	#BIT0,2(R1)	:IS THIS AN ERROR?
4546	033046	001461			BEQ	1\$:BR IF NO
4547	033050	005737	034704		TST	FLAG	:IS THIS SHUT DOWN INTERRUPT?
4548	033054	001006			BNE	9\$:BR IF NO
4549	033056	005237	034704		INC	FLAG	:YES MAKE FLAG NON-ZERO

M02

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 87
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0232

4550	033062	022761	001000	000006		CMP	#BIT9,6(R1)	;SHUT DOWN BIT SET?
4551	033070	001516				BEQ	10\$;YES ALL IS OK
4552	033072	022700	000017			CMP	#17, R0	;RESUME INTERRUPT?
4553	033076	001033				BNE	11\$;BR IF NO
4554	033100	022761	001000	000006		CMP	#BIT9,6(R1)	;PROC. ERROR BIT SET?
4555	033106	001027				BNE	11\$;BR IF NO
4556	033110	005200				INC	R0	;BUMP COUNTER (TO 20)
4557	033112	012711	040000			MOV	#BIT14,(R1)	;MASTER CLEAR DEVICE
4558	033116	032737	100000	001366		BIT	#BIT15,STAT1	;DMC OR KMC?
4559	033124	001405				BEQ	.+14	;BR IF DMC
4560	033126	012711	100000			MOV	#BIT15,(R1)	;SET RUN ON KMC
4561	033132	105227	000000,			INC8	#0	;DELAY ON KMC
4562	033136	001375				BNE	.-4	
4563	033140	012737	177777	033450		MOV	#-1, RESUME	;SET RESUME FLAG
4564	033146	005711				TST	(R1)	;RUN SET?
4565	033150	100376				BPL	.-2	;BR IF NO
4566	033152	012761	000100	000002		MOV	#BIT6,2(R1)	;SET IEO
4567	033160	052711	004143			BIS	#4143,(R1)	;ASK FOR PORT(BASE REQ)
4568	033164	000002				RTI		;RETURN
4569	033166	016137	000004	001252		MOV	4(R1), TEMP3	;SAVE FOR ERROR TYPEOUT
4570	033174	016137	000006	001254		MOV	6(R1), TEMP4	;SAVE FOR ERROR TYPEOUT
4571	033202	104016				HLT	16	;CNTL 0 ERROR
4572	033204	022626				CMP	(SP)+, (SP)+	;ADJUST STACK
4573	033206	000137	032434			JMP	ENDEX1	;GET OUT
4574	033212	032761	000004	000002		BIT	#BIT2,2(R1)	;RECEIVE?
4575	033220	001046				BNE	2\$;BR IF YES
4576	033222	022761	033511	000004		CMP	#TBUFF+1,4(R1)	;XMIT BA CORRECT?
4577	033230	001405				BEQ	4\$;BR IF OK
4578	033232	022761	033510	000004		CMP	#TBUFF,4(R1)	;XMIT BA CORRECT?
4579	033240	001401				BEQ	4\$;BR IF YES
4580	033242	104014				HLT	14	;XMIT BA ERROR
4581	033244	005005				CLR	R5	R5 IS INDEX REG
4582	033246	026561	033640	000006		CMP	XCN TAB(R5),6(R1)	IS CHAR COUNT OK?
4583	033254	001406				BEQ	6\$;BR IF YES
4584	033256	062705	000002			ADD	#2,R5	;INC INDEX
4585	033262	022705	000016			CMP	#16,R5	;DONE LIST YET?
4586	033266	001367				BNE	5\$;BR IF NO
4587	033270	104014				HLT	14	XMIT COUNT ERROR
4588	033272	016162	000004	033712		MOV	4(R1), XDN TAB(R2)	STORE XMIT DONE BA
4589	033300	062702	000002			ADD	#2,R2	;INC INDEX
4590	033304	016162	000006	033712		MOV	6(R1), XDN TAB(R2)	STORE XMIT DONE CC
4591	033312	062702	000002			ADD	#2,R2	;INC INDEX
4592	033316	142761	000207	000002		BIC8	#207,2(R1)	CLEAR RDO
4593	033324	000002				RTI		RETURN
4594	033326	105011				CLRB	(R1)	CLEAR SEL0
4595	033330	105061	000002			CLRB	2(R1)	CLEAR SEL2
4596	033334	000002				RTI		RETURN
4597	033336	012705	000002			MOV	#2,R5	SET UP R5 AS INDEX
4598	033342	026561	033452	000004		CMP	RECBA(R5),4(R1)	COMPARE WITH LIST OF CORRECT BA'S
4599	033350	001406				BEQ	3\$;BR IF OK?
4600	033352	062705	000002			ADD	#2,R5	INCREMENT R5
4601	033356	022705	000020			CMP	#20,R5	END OF LIST?
4602	033362	001367				BNE	25+4	;BR IF NO
4603	033364	104014				HLT	14	REC BA ERROR
4604	033366	005005				CLR	R5	R5 IS INDEX
4605	033370	026561	033640	000006		CMP	XCN TAB(R5),6(R1)	CHECK FOR CORRECT REC COUNT

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 88
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0233

```

4606 033376 001406          BEQ    8$      ;BR IF YES
4607 033400 062705 000002    ADD    #2,R5   ;INCREMENT R5
4608 033404 022705 000016    CMP    #16,R5  ;END OF LIST?
4609 033410 001367          BNE    7$      ;BR IF NOT
4610 033412 104014          HLT    14     ;REC COUNT ERROR
4611 033414 016164 000004 033656    8$:    MOV    4(R1),RDNTAB(R4);STORE REC BA
4612 033422 062704 000002          ADD    #2,R4   ;INC INDEX
4613 033426 016164 000006 033656    MOV    6(R1),RDNTAB(R4);STORE REC DONE CC
4614 033434 062704 000002          ADD    #2,R4   ;INC INDEX
4615 033440 142761 000207 000002    BICB   #207,2(R1);CLEAR RDO
4616 033446 000002          RTI    RETURN ;RETURN

4617
4618
4619          ;BUFFERS
4620
4621 033450 000000          RESUME: 0
4622 033452             RECBA:
4623 033452 000017          XMITBA: .BLKW 17 ;REC & XMIT BA LIST
4624
4625 033510
4626 033510 000 001 002          TBUFF:          ;TRANSMIT DATA
4627 033513 003 004 005
4628 033516 006 007
4629 033520 010 011 012          .BYTE 0,1,2,3,4,5,6,7
4630 033523 013 014 015
4631 033526 016 017
4632 033530 020 021 022          .BYTE 10,11,12,13,14,15,16,17
4633 033533 023 024 025
4634 033536 026 027
4635 033540 030 031 032          .BYTE 20,21,22,23,24,25,26,27
4636 033543 033 034 035
4637 033546 036 037
4638 033550 040 041 042          .BYTE 30,31,32,33,34,35,36,37
4639 033553 043 044 045
4640 033556 046 047
4641 033560 050 051 052          .BYTE 40,41,42,43,44,45,46,47
4642 033563 053 054 055
4643 033566 056 057
4644 033570 060 061 062          .BYTE 50,51,52,53,54,55,56,57
4645 033573 063 064 065
4646 033576 066 067
4647 033600 070 071 072          .BYTE 60,61,62,63,64,65,66,67
4648 033603 073 074 075
4649 033606 076 077
4650 033610 100 101 102          .BYTE 70,71,72,73,74,75,76,77
4651 033613 103 104 105
4652 033616 106 107
4653
4654 033620 000010          RCNTAB: .BLKW 10 ;RECEIVE COUNT TABLE
4655 033640 000007          XCNTAB: .BLKW 7 ;TRANSMIT COUNT TABLE
4656
4657 033656 000016          RDNTAB: .BLKW 16 ;RECEIVE DONE TABLE (BA/CC)
4658 033712 000016          XDNTAB: .BLKW 16 ;XMIT DONE TABLE (BA/CC)
4659
4660 033746             RBUFF:          ;RECEIVER BUFFERS
4661 033746 000104          RBUFF1: .BLKB 104

```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 89
 DZDMH.P11 09-DEC-76 14:59 FREE RUNNING TESTS

PAGE: 0234

```

4662 034052 000104          RBUFF2: .BLKB 104
4663 034156 000104          RBUFF3: .BLKB 104
4664 034262 000104          RBUFF4: .BLKB 104
4665 034366 000104          RBUFF5: .BLKB 104
4666 034472 000104          RBUFF6: .BLKB 104
4667 034576 000104          RBUFF7: .BLKB 104
4668 034702 000000          RBUFFE: 0           ;END OF RECEIVER BUFFERS
4669
4670
4671
4672
4673
4674
4675 034704 000000          06900
4676 034706 000000          07000
4677 034710 000000          07100
4678 034712 000044          07200 :BUFFER AREA
4679 034714 041101 042103 043105 07300 ;-----
4680 034722 044107 045111 046113 07400
4681 034730 047115 050117 051121 07500 FLAG: 0
4682 034736 052123 053125 054127 07600 TFLAG: 0
4683 034744 055131 030460 031462 07700 RFLAG: 0
4684 034752 032464 033466 034470 07800 TCOUNT: 44
4685
4686 034760 000044          07900 TBUF: .ASCII/ABCDEFHIJKLMNOPQRSTUVWXYZ0123456789/
4687 034762 035030          08000 .EVEN
4688
4689 035030 035430          08100 RCOUNT: 44
4690
4691
4692
4693
4694
4695 035430
4696
4697
4698 035430 104414          00300
4699 035432 000400          00400
4700 035434 104414          00500 ;SUBROUTINES
4701 035436 063220          00600 ;-----
4702 035440 104414          00700
4703 035442 060400          00800 CLRALL: :THIS SUBROUTINE CLEARS THE C&Z BITS AND THE BR
4704 035444 000207          00900
4705
4706
4707 035446
4708
4709
4710 035446 104414          01000 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4711 035450 000401          01200 000400 ;BR+0
4712 035452 000207          01400 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4713
4714
4715 035454
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
599
```

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 90
 DZDMH.P11 09-DEC-76 14:59 SUBROUTINES

PAGE: 0235

4718	035454	104414				
4719	035456	000402	03200	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4720	035460	000207	03300	000402	;BR+002	
4721			RTS	PC		
4722			03400			
4723	035462		03500			
4724			03600	SETBR4:	;THIS SUBROUTINE SETS BR4 BIT	
4725			03700			
4726	035462	104414	03800	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4727	035464	000420	04000	000420	;BR+020	
4728	035466	000207	04100	RTS	PC	
4729			04200			
4730			04300			
4731	035470		04400	SETBR7:	;THIS SUBROUTINE SETS BR7 BIT	
4732			04500			
4733			04600	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4734	035470	104414	04800	000600	;BR+200	
4735	035472	000600	04900	RTS	PC	
4736	035474	000207	05000			
4737			05100			
4738			05200	SETC:	;THIS SUBROUTINE SETS THE C BIT	
4739	035476		05300			
4740			05400	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4741			05600	000777	;BR+377	
4742	035476	104414	05800	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4743	035500	000777	06000	063220	;SP(0)+BR	
4744	035502	104414	06100	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4745	035504	063220	06200	060400	;BR+SP(0)+BR	
4746	035506	104414	06300	RTS	PC	
4747	035510	060400	06400			
4748	035512	000207	06500			
4749			06600	SETZ:	;THIS SUBROUTINE SETS THE Z BIT	
4750			06700			
4751	035514		06800	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4752			06900	000777	;BR+377	
4753			07000	RTS	PC	
4754	035514	104414	07100			
4755	035516	000777	07200	ROMDAT:	;THIS SUBROUTINE LOADS R5 WITH EXPECTED ROM CONTENTS	
4756	035520	000207	07300		;AND LOADS R4 WITH ACTUAL ROM CONTENTS	
4757			07400			
4758			07500			
4759	035522		07600	MOV	\oplus (SP), R0	;INDEX FOR COMPARE
4760			07700	ADD	\oplus 2(SP)	;ADJUST STACK
4761			07800	MOV	\oplus BIT10(R1)	;SET ROM0
4762			07900	MOV	ROMMAP(R0), R5	;PUT "EXPECTED" IN R5
4763	035522	017600	08000	MOV	6(R1), R4	;PUT "FOUND" IN R4
4764	035526	062716	08100	RTS	PC	;RETURN
4765	035532	012711	08200			
4766	035536	016005	08300	RAMDAT:	;THIS SUBROUTINE LOADS R4 WITH THE LOWEST	
4767	035542	016104	08400		;8 BITS OF THE CRAM PC.	
4768	035546	000006	08500			
4769			08600			
4770	035550					
4771						
4772						
4773						

4774	035550	017605	000000	08700	MOV	0(SP), R5	;GOOD DATA	
4775	035554	062716	000002	08800	ADD	*2(SP)	;ADJUST STACK	
4776	035560	005011		08900	CLR	(R1)	;CLEAR BIT10	
4777	035562	052711	000400	09000	BIS	*BIT8,(R1)	;CLOCK INSTRUCTION IN CRAM THAT WAS	
4778				09100			JUMPED TO, IT LOADS BR WITH ROM PC	
4779	035566	005011		09200	CLR	(R1)	;CLR BIT8	
4780	035570	10444		09400	ROMCLK	061225	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4781	035572	061225		09500	MOV	BR TO PORT 5		
4782	035574	116104	000005	09600	VB	5(R1), R4	;PUT "FOUND" IN R4	
4783	035600	000207		09700	RTS	PC	;RETURN	
4784								
4785	035602			09800				
4786				09900				
4787				10000				
4788	035602	032737	100000	001366	10100	BIT	*BIT15,STAT1	;BE SURE DMC HAS CRAM
4789	035610	001420			10200	BEQ	2\$;SKIP IF NO CRAM
4790	035612	005000			10300	CLR	RO	;RO=CRAM ADDRESS
4791	035614	012702	011766		10400	MOV	*ROMMAP, R2	;R2 POINTS TO ROMMAP
4792	035620	012711	002000		10500	MOV	*BIT10,(R1)	;SET ROMO
4793	035624	010061	000004		10600	MOV	RO,4(R1)	;LOAD CRAM ADDRESS
4794	035630	012261	000006		10700	MOV	(R2)+,6(R1)	;LOAD WORD TO BE WRITTEN
4795	035634	052711	020000		10800	BIS	*BIT13,(R1)	;WRITE IT!
4796	035640	005200			10900	INC	RO	;NEXT ADDRESS
4797	035642	022700	002000		11000	CMP	*2000,RO	;DONE YET?
4798	035646	001364			11100	BNE	1\$;BR IF NO
4799	035650	005011			11200	CLR	(R1)	;CLEAR SEL0
4800	035652	000207			11300	RTS	PC	;RETURN
4801					11400			
4802					11500			
4803	035654				11600			
4804					11700			
4805					11800			
4806					11900			
4807					12000			
4808					12100			
4809					12200			
4810					12300			
4811	035654	005000			12400			
4812	035656	012711	002000		12500	1\$: CLR	RO	;RO = CRAM ADDRESS
4813	035662	010061	000004		12600	MOV	*BIT10,(R1)	;SET ROMO
4814	035666	012761	000437	000006	12700	MOV	RO,4(R1)	;LOAD CRAM ADDRESS
4815	035674	052711	020000		12800	MOV	*437,6(R1)	;LOAD INSTRUCTION
4816	035700	005200			12900	BIS	*BIT13,(R1)	;WRITE INSTRUCTION IN CRAM
4817	035702	022700	002000		13000	INC	RO	;NEXT ADDRESS
4818	035706	001363			13100	CMP	*2000,RO	;DONE YET?
4819	035710	005000			13200	BNE	1\$;BR IF NO
4820	035712	012711	002000		13300	CLR	RO	;INDEX REGISTER
4821	035716	016061	035752	000004	13400	MOV	*BIT10,(R1)	;SET ROMO
4822	035724	016061	035766	000006	13500	MOV	CRAMA(RO),4(R1)	;LOAD CRAM ADDRESS IN SEL4
4823	035732	052711	020000		13600	MOV	INSTU(RO),6(R1)	;LOAD INSTRUCTIIN TO BE WRITTEN
4824	035736	005720			13700	BIS	*BIT13,(R1)	;WRITE CRAM!
4825	035740	022700	000014		13800	TST	(RO)+	;NEXT
4826	035744	001362			13900	CMP	*14,RO	;DONE YET?
4827	035746	005011			14000	BNE	2\$;BR IF NO
4828	035750	000207			14100	CLR	(R1)	;CLEAR ALL BITS
4829					14200	RTS	PC	;RETURN

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 92
 DZDMH.P11 09-DEC-76 14:59 SUBROUTINES

PAGE: 0237

4830	035752	000000	000001	000004	14300	CRAMA:	.WORD	0,1,4,7,1777,525	
4831	035760	000007	001777	000525		INSTU:	000400	;BR+0	
4832	035766	000400			14400		000401	;BR+1	
4833	035770	000401			14500		000404	;BR+4	
4834	035772	000404			14600		000407	;BR+7	
4835	035774	000407			14700		000777	;BR+377	
4836	035776	000777			14800		000525	;BR+125	
4837	036000	000525			14900				
4838					15000				
4939					15100				
4840	036002				15200	BASELD:			
4841					15300				
4842					15400				
4843					15500				
4844	036002	012711	040000		15600		MOV	#BIT14,(R1)	:MASTER CLEAR
4845	036006	032737	100000	001366	15700		BIT	#BIT15,STAT1	:CRAM?
4846	036014	001402			15800		BEQ	.+6	:BR IF NO
4847	036016	012711	100000		15900		MOV	#BIT15,(R1)	:IF CRAM SET RUN
4848	036022	105227	000000		16000		INC B	#0	:DELAY
4849	036026	001375			16100		BNE	.-4	:BR IF NOT DONE DELAY
4850	036030	005711			16200		TST	(R1)	:IS RUN SET?
4851	036032	100376			16300		BPL	1\$:BR IF NO
4852	036034	052711	004000		16400		BIS	#BIT11,(R1)	:SET LU LOOP
4853	036040	152711	000043		16500		BISB	#43,(R1)	:BASE REQUEST
4854	036044	105711			16600		TSTB	(R1)	:RDY I SET?
4855	036046	100376			16700		BPL	2\$:BR IF NO
4856	036050	012761	035030	000004	16800		MOV	#BASE,4(R1)	:LOAD BASE ADDRESS
4857	036056	005061	000006		16900		CLR	6(R1)	:CLEAR CC
4858	036062	142711	000040		17000		BIC B	#40,(R1)	:CLEAR RQI
4859	036066	105711			17100		TSTB	(R1)	:RDY I CLEAR?
4860	036070	100776			17200		BMI	3\$:BR IF NO
4861	036072	152711	000041				BISB	#41,(R1)	:ASK FOR CNTL I
4862	036076	105711					TSTB	(R1)	:WAIT FOR RDI
4863	036100	100376					BPL	64\$:BR IF NOT SETY
4864	036102	005061	000006				CLR	6(R1)	:SET FULL DUPLEX
4865	036106	142711	000040				BIC B	#40,(R1)	:CLEAR RQI
4866	036112	105711					TSTB	(R1)	:RDI UP?
4867	036114	100776					BMI	65\$:BR IF YES
4868	036116	000207					RTS	PC	:RETURN
4869					17400				
4870					17500				
4871	036120				17600	BASELH:			
4872					17700				
4873					17800				
4874	036120	012711	040000		17900				
4875	036124	032737	100000	001366	18000		MOV	#BIT14,(R1)	:MASTER CLEAR
4876	036132	001402			18100		BIT	#BIT15,STAT1	:CRAM?
4877	036134	012711	100000		18200		BEQ	.+6	:BR IF NO
4878	036140	105227	000000		18300		MOV	#BIT15,(R1)	:IF CRAM SET RUN
4879	036144	001375			18400		INC B	#0	:DELAY
4880	036146	005711			18500		BNE	.-4	:BR IF NOT DONE DELAY
4881	036150	100376			18600		TST	(R1)	:IS RUN SET?
4882	036152	052711	004000		18700		BPL	1\$:BR IF NO
4883	036156	152711	000043		18800		BIS	#BIT11,(R1)	:SET LU LOOP
4884	036162	105711			18900		BISB	#43,(R1)	:BASE REQUEST
4885	036164	100376			19000		TSTB	(R1)	:RDY I SET?
					19100		BPL	2\$:BR IF NO

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 93
 DZDMH.P11 09-DEC-76 14:59 SUBROUTINES

PAGE: 0238

4886	036166	012761	035030	000004	19200		MOV	#BASE,4(R1)	;LOAD BASE ADDRESS
4887	036174	005061	000006		19300		CLR	6(R1)	;CLEAR CC
4888	036200	142711	000040		19400		BICB	#40,(R1)	;CLEAR RQI
4889	036204	105711			19500		TSTB	(R1)	;RDY I CLEAR?
4890	036206	100776			19600		BMI	3\$;BR IF NO
4891	036210	152711	000041				BISB	#41,(R1)	;ASK FOR CNTL I
4892	036214	105711					TSTB	(R1)	;WAIT FOR RDI
4893	036216	100376					BPL	64\$;BR IF NOT SETY
4894	036220	012761	002000	000006			MOV	#BIT10,6(R1)	;SET HALF DUPLEX
4895	036226	142711	000040				BICB	#40,(R1)	;CLEAR RQI
4896	036232	105711					TSTB	(R1)	;RDI UP?
4897	036234	100776					BMI	65\$;BR IF YES
4898	036236	000207			19800		RTS	R0	;RETURN
4899					19900				
4900	036240				20000				
4901					20100				
4902					20200				
4903	036240	152711	000044		20300				
4904	036244	105711			20400				
4905	036246	100376			20500				
4906	036250	012561	000004		20600				
4907	036254	012561	000006		20700				
4908	036260	142711	000040		20800				
4909	036264	105711			20900				
4910	036266	100776			21000				
4911	036270	000205			21100				
4912					21200				
4913	036272				21300				
4914					21400				
4915					21500				
4916	036272	152711	000040		21600				
4917	036276	105711			21700				
4918	036300	100376			21800				
4919	036302	012561	000004		21900				
4920	036306	012561	000006		22000				
4921	036312	142711	000040		22100				
4922	036316	105711			22200				
4923	036320	100776			22300				
4924	036322	000205			22400				
4925					00300				
	036324	041777	040522	020115	00400		EM1:	.ASCIZ <377>/CRAM DATA ERROR/	
	036345	377	051103	046501	00500		EM2:	.ASCIZ <377>/CRAM DUAL ADDRESSING ERROR/	
	036401	377	051103	046517	00600		EM3:	.ASCIZ <377>/CROM DATA ERROR/	
	036422	045377	046525	020120	00700		EM4:	.ASCIZ <377>/JUMP ERROR/	
	036436	047777	052104	042440	00800		EM5:	.ASCIZ <377>/ODT ERROR IN IBUS* REG10/	
	036470	044777	050117	046440	00900		EM6:	.ASCIZ <377>/IOP MAIN MEMORY TEST/	
	C36516	044777	050117	046440	01000		EM7:	.ASCIZ <377>/IOP MAR TEST/	
	036534	041377	020122	044522	01100		EM10:	.ASCIZ <377>/BR RIGHT SHIFT TEST/	
	036561	377	042522	042503	01200		EM11:	.ASCIZ <377>/RECEIVE DATA ERROR/	
	036605	377	051106	042505	01300		EM12:	.ASCIZ <377>/FREE RUNNING ERROR/	
	036631	377	047503	052116	01400		EM13:	.ASCIZ <377>/CONTROL OUT ERROR/	
	036654	044777	052116	051105	01500		EM14:	.ASCIZ <377>/INTERNAL DD_CMP ERROR COUNTS NON ZERO/	
	036722	042777	050130	041505	01600		DH1:	.ASCIZ <377>/EXPECTED FOUND ADDRESS/	
	C36754	042777	050130	041505	01800		DH2:	.ASCIZ <377>/EXPECTED FOUND/	
	036775	377	051440	046105	01900		DH3:	.ASCIZ <377>/ SEL4 SEL6/	

G03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 94
 DZDMH.P11 09-DEC-76 14:59 SUBROUTINES

PAGE: 0239

037016	041377	051501	025505	02000	DH4: .EVEN	.ASCIZ <377>/BASE+3 THRU BASE+12 /
				02100		
				02200		
037044	000003			02300	DT1:	3
037046	006	004		02400		.BYTE 6,4
037050	001264			02500		SAVR2
037052	006	004		02600		.BYTE 6,4
037054	001270			02700		SAVR4
037056	004	002		02800		.BYTE 4,2
037060	001260			02900		SAVR0
037062	000003			03000		3
037064	006	004		03100		.BYTE 6,4
037066	001272			03200		SAVR5
037070	006	004		03300		.BYTE 6,4
037072	001270			03400		SAVR4
037074	004	002		03500		.BYTE 4,2
037076	001264			03600		SAVR2
037100	000003			03700		3
037102	006	004		03800		.BYTE 6,4
037104	001272			03900		SAVR5
037106	006	004		04000		.BYTE 6,4
037110	001270			04100		SAVR4
037112	004	002		04200		.BYTE 4,2
037114	001252			04300		TEMP3
037116	000002			04400		2
037120	003	007		04500		.BYTE 3,7
037122	001272			04600		SAVR5
037124	003	002		04700		.BYTE 3,2
037126	001270			04800		SAVR4
037130	000002			04900		2
037132	006	004		05000		.BYTE 6,4
037134	001272			05100		SAVR5
037136	006	002		05200		.BYTE 6,2
037140	001270			05300		SAVR4
037142	000003			05400		3
037144	003	010		05500		.BYTE 3,10
037146	001272			05600		SAVR5
037150	003	004		05700		.BYTE 3,4
037152	001270			05800		SAVR4
037154	004	002		05900		.BYTE 4,2
037156	034704			06000		FLAG
037160	000003			06100		3
037162	003	010		06200		.BYTE 3,10
037164	001272			06300		SAVR5
037166	003	004		06400		.BYTE 3,4
037170	001270			06500		SAVR4
037172	004	002		06600		.BYTE 4,2
037174	001264			06700		SAVR2
037176	000003			06800		3
037200	003	007		06900		.BYTE 3,7
037202	001272			07000		SAVR5
037204	003	004		07100		.BYTE 3,4
037206	001270			07200		SAVR4
037210	006	C02		07300		.BYTE 6,2
037212	001252			07400		TEMP3
037214	000002			07500	DT11:	2

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 95
 DZDMH.P11 09-DEC-75 14:59 SUBROUTINES

PAGE: 0240

037216	006	004	07600	.BYTE	6.4
037220	001252		07700	TEMP3	
037222	006	002	07800	.BYTE	6.2
037224	001254		07900	TEMP4	
037226	000010		08000	DT12:	10
037230	003	002	08100	.BYTE	3.2
037232	001250		08200	TEMP2	
037234	003	002	08300	.BYTE	3.2
037236	035034		08400	BASE+4	
037240	003	002	08500	.BYTE	3.2
037242	001252		08600	TEMP3	
037244	003	002	08700	.BYTE	3.2
037246	035036		08800	BASE+6	
037250	003	002	08900	.BYTE	3.2
037252	001254		09000	TEMP4	
037254	003	002	09100	.BYTE	3.2
037256	035040		09200	BASE+10	
037260	003	002	09300	.BYTE	3.2
037262	001256		09400	TEMPS	
037264	003	002	09500	.BYTE	3.2
037266	035042		09600	BASE+12	
			09700		
037270			09800	.ERRTAB:	
037270	000000		09900	0	
037272	000000		10000	0	
037274	000000		10100	0	
037276	036324		10200	EM1	
037300	036722		10300	DH1	;HLT 1
037302	037044		10400	DT1	
037304	036345		10500	EM2	
037306	036722		10600	DH1	;HLT 2
037310	037044		10700	DT1	
037312	036324		10800	EM1	
037314	036722		10900	DH1	;HLT 3
037316	037062		11000	DT2	
037320	036401		11100	EM3	
037322	036722		11200	DH1	;HLT 4
037324	037100		11300	DT3	
037326	036422		11400	EM4	
037330	036754		11500	DH2	;HLT 5
037332	037116		11600	DT4	
037334	036422		11700	EM4	
037336	036754		11800	DH2	;HLT 6
037340	037130		11900	DT5	
037342	036436		12000	EM5	
037344	036754		12100	DH2	;HLT 7
037346	037116		12200	DT4	
037350	036470		12300	EM6	
037352	036722		12400	DH1	;HLT 10
037354	037142		12500	DT6	
037356	036516		12600	EM7	
037360	036722		12700	DH1	;HLT 11
037362	037160		12800	DT7	
037364	036534		12900	EM10	
037366	036754		13000	DH2	;HLT 12
037370	037116		13100	DT4	

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 96
DZDMH.P11 09-DEC-76 14:59 SUBROUTINES

PAGE: 0241

037372	036561	13200	EM11		
037374	036722	13300	DH1	:HLT	13
037376	037176	13400	DT10		
037400	036605	13500	EM12		
037402	000000	13600	O	:HLT	14
037404	000000	13700	O		
037406	036605	13800	EM12		
037410	036754	13900	DH2	:HLT	15
037412	037130	14000	DT5		
037414	036631	14100	EM13		
037416	036775	14200	DH3	:HLT	16
037420	037214	14300	DT11		
037422	036654	14400	EM14		
037424	037156	14500	DH4	:HLT	17
037426	037226	14600	DT12		
		14700			
		14800			
037430	000001	14900	CORMAX:		
		15400	.END		

J03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 98
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0242

K03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 99
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0243

L03

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 100
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0244

M103

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 101
DZDMH.P11 09-DEC-76 14:59 CROSS REFER

CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0245

NO3

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 102
DZDMH.P11 09-DEC-76 14:59 CROSS REFERE

PAGE: 024E

CROSS REFERENCE TABLE -- USER SYMBOLS

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 103
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: G247

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 104
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0248

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 105
 DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0249

STAT1	001366	252*	1276*	1677	1712	1750	1797	1832	1878	1927	1994	2036	2097	2146
		2202	2255	2311	2367	2423	2479	2535	2592	2649	2706	2763	2820	2877
		2938	3000	3059	3121	3183	3245	3307	3369	3431	3493	3555	3617	3679
		3741	3802	3807	3819	3831	3972	3977	4028	4033	4077	4082	4123	4128
		4172	4177	4216	4221	4260	4265	4303	4308	4312	4341	4558	4788	4845
		4875												
STAT2	001370	253*	1277*											
STAT3	001372	254*	1278*	3804	3974	4030	4079	4125	4174	4218	4262	4305		
STRTSW	001236	169*	515*	518*	519	521	531	533	546	592	701	1298	1322*	1352
SV05	004310	912*												
SWFLG	007556	482*	804	1199*	1226*	1232*								
SWMES	007107	1155*	1202											
SWMES1	007117	1165*	1205											
SWR	001202	143*	499*	501	505*	515	551	656	761	768	791	806	1006	1011
SWREG	000176	129*	505	1190	1245									
SW00	= 000001	45*	519	1352	1558									
SW01	= 000002	44*	701	1298	1322									
SW02	= 000004	43*												
SW03	= 000010	42*	646											
SW04	= 000020	41*												
SW05	= 000040	40*												
SW06	= 000100	39*	1130											
SW07	= 000200	38*												
SW08	= 000400	37*	1067											
SW09	= 001000	36*	791											
SW10	= 002000	35*	1069											
SW11	= 004000	34*	768											
SW12	= 010000	33*	866											
SW13	= 020000	32*												
SW14	= 040000	31*												
SW15	= 100000	30*												
TBUF	034714	3887	3917	3939	3982	4041	4136	4273	4679*					
TBUFF	033510	4332	4576	4578	4625*									
TCOUNT	034712	3888	3920	4678*										
EMP	001416	272	950	1096*	1097*	1138*	1143*	1149*	1151*	3824*	3827*	3835*	3838*	3944*
		3847*	3865*	3868*	3874*	3877*	3881*	3884*	3890*	3893*	3896*	3900*	3986*	3999*
		4007*	4012*	4044*	4047*	4090*	4093*	4139*	4142*	4185*	4188*	4229*	4232*	4276*
		4279*	4366*	4467*										
TEMP1	001246	173*	539*	1167	1570*	1571*	3897*	3902*						
TEMP2	001250	174*	540*	1169	3905*	4367*	4458*	4470*	4925					
TEMP3	001252	175*	542*	563*	599	608*	1171	1361	1364	1464*	2113*	2115*	2116*	2117*
TEMP4	001254	2118*	3851*	3941*	4395*	4459*	4569*	4925						
		176*	543*	1173	1374	1377	1383	1386	1450	1453	1459	1462	3852*	4450*
		4570*	4925											
TEMPS	001256	177*	544*	1175	1355*	1368*	1556	4461*	4925					
TFLAG	034706	3816*	3910	3913*	3955	4325*	4336	4353	4415*	4417*	4676*			
TIMER	= 104416	243*												
TKCSR	001204	148*	764	827	1234	1612								
TKDBR	001206	149*	766	829	835	1192	1194	1236	1614					
TLAST	= 031432	1325	4690*											
TPCSR	001210	150*	811	833	1008	1237	1615							
TPDBR	001212	151*	813*	835*	1010*	1239*	1617*							
TRPOK	004E36	996*												
TSTNO	001226	161*	493*	1080	1108	1309	1316	1319	1634*	1673*	1707*	1745*	1792*	1827*

E04

DZDMH MACY11 27(1006 14-DEC-76 16:32 PAGE 106
DZDMH.P11 09-DEC-76 14:59 CROSS REFERE

02 PAGE 106
CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0250

F04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 107
 DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0251

TYPMSG	005014	717	719	721	723	810	823	840	933	973	1033	1034	1037	1038
VEC	006430	1040	1042	1046	1051	1099	1202	1205	1257	1303	1321	1327	1365	1387
VECMAP	011456	1401	1404	1411	1415	1424	1431	1438	1547					
WHICH	011450	1367												
WRDCNT	004616	941*	974*	982*										
WRKO.F	005102	1045	1048*											
WRROM	035602	1800	3809	3979	4035	4084	4130	4179	4223	4267	4310	4785*		
XBX	004706	1007	1009	1011*										
XCN TAB	033640	4352	4354	4421	4424	4582	4605	4655*						
XCSR	003456	718	743*											
XDN TAB	033712	4588*	4590*	4658*										
XERR	003500	724	752*											
XFRELD	036272	3981	4040	4086	4135	4272	4913*							
XHEAD	006126	537	1165*											
XMITBA	033452	7326	4330	4333	4517	4623*								
XPASS	003472	722	749*											
XSTATQ	007230	546	1165*											
XTSTN	005232	1039	1078*											
XVEC	003464	720	746*											
X0	= 000110	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*	4653*			
X1	= 000101	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X2	= 000102	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X3	= 000103	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X4	= 000104	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X5	= 000105	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X6	= 000106	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
X7	= 000107	4626*	4629*	4632*	4635*	4638*	4641*	4644*	4647*	4650*				
ZERO	001300	186*												
SCOD	= ***** U	1												
SCRAP	= 177777	1*	1624*	1627	1630*	1664*	1667	1669*	1698*	1701	1703*	1735*	1738	1741*
		1791*	1784	1788*	1818*	1821	1823*	1864*	1867	1869*	1912*	1915	1919*	1980*
		1983	1986*	2020*	2023	2027*	2081*	2084	2088*	2130*	2133	2137*	2187*	2190
		2193*	2240*	2243	2246*	2296*	2299	2302*	2352*	2355	2358*	2408*	2411	2414*
		2464*	2467	2470*	2520*	2523	2526*	2576*	2579	2583*	2633*	2636	2640*	2690*
		2693	2697*	2747*	2750	2754*	2804*	2807	2811*	2861*	2864	2868*	2919*	2921
		2929*	2980*	2983	2991*	3039*	3042	3050*	3101*	3104	3112*	3163*	3166	3174*
		3225*	3228	3236*	3287*	3290	3298*	3349*	3352	3360*	3411*	3414	3422*	3473*
		3476	3484*	3535*	3538	3546*	3597*	3600	3608*	3659*	3662	3670*	3721*	3724
		3732*	3783*	3786	3794*	3958*	3961	3964*	4014*	4017	4020*	4063*	4066	4069*
		4109*	4112	4115*	4158*	4161	4164*	4202*	4205	4208*	4246*	4249	4252*	4296*
		4289	4295*											
SENDAD	003432	123	511	735*	1058									
\$1	= 000060	1*	1624	1630	1632	1637*	1664	1669	1671	1677*	1698	1703	1705	1711
		1712*	1735	1741	1743	1749	1750*	1781	1788	1790	1796	1797*	1819	1823
		1825	1831	1832*	1864	1869	1871	1877	1878*	1912	1918	1920	1926	1927*
		1980	1986	1988	1993	1994*	2020	2027	2029	2035	2036*	2081	2088	2090
		2096	2097*	2130	2137	2139	2145	2146*	2187	2193	2195	2201	2202*	2240
		2246	2248	2254	2255*	2296	2302	2304	2310	2311*	2352	2358	2360	2366
		2367*	2408	2414	2416	2422	2423*	2464	2470	2472	2478	2479*	2520	2526
		2528	2534	2535*	2576	2583	2585	2591	2592*	2633	2640	2642	2648	2649*
		2690	2697	2699	2705	2706*	2747	2754	2756	2762	2763*	2804	2911	2813
		2819	2820*	2861	2868	2870	2876	2877*	2918	2929	2931	2937	2938*	2980
		2991	2993	2999	3000*	3039	3050	3052	3058	3059*	3101	3112	3114	3120

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 108
 DZDMH.P11 09-DEC-76 14:59

CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0252

	3121*	3163	3174	3176	3182	3183*	3225	3236	3238	3244	3245*	3287	3298
	3300	3306	3307*	3349	3360	3362	3368	3369*	3411	3422	3424	3430	3431*
	3473	3484	3486	3492	3493*	3535	3546	3548	3554	3555*	3597	3608	3610
	3616	3617*	3659	3670	3672	3678	3679*	3721	3732	3734	3740	3741*	3793
	3794	3796	3801	3802*	3958	3964	3966	3971	3972*	4014	4020	4022	4027
	4028*	4063	4069	4071	4076	4077*	4109	4115	4117	4122	4123*	4158	4164
	4166	4171	4172*	4202	4208	4210	4215	4216*	4246	4252	4254	4259	4260*
	4286	4295	4297	4302	4303*	4690*							
SS = 000062	1*	1635	1637*	1674	1677*	1708	1712*	1746	1750*	1793	1797*	1828	1832*
	1874	1878*	1923	1927*	1991	1994*	2032	2036*	2093	2097*	2142	2146*	2198
	2202*	2251	2255*	2307	2311*	2363	2367*	2419	2423*	2475	2479*	2531	2535*
	2588	2592*	2645	2649*	2702	2706*	2759	2763*	2816	2820*	2873	2877*	2934
	2938*	2996	3000*	3055	3059*	3117	3121*	3179	3183*	3241	3245*	3303	3307*
	3365	3369*	3427	3431*	3489	3493*	3551	3555*	3613	3617*	3675	3679*	3737
	3741*	3799	3802*	3969	3972*	4025	4028*	4074	4077*	4120	4123*	4169	4172*
	4213	4216*	4257	4260*	4303*								
SY = 000017	1*	207*	215	217*	219*	221*	223*	225*	227*	229*	231*	233*	235*
	237*	239*	241*	243*	245*								
.	= 037430	108*	109	112*	119*	124*	127*	131*	135*	137*	189*	190*	191*
	273*	278*	280*	281*	282*	283*	285*	286*	287*	288*	290*	291*	292*
	293*	295*	296*	297*	298*	300*	301*	302*	303*	305*	306*	307*	308*
	310*	311*	312*	313*	315*	316*	317*	318*	320*	321*	322*	323*	325*
	326*	327*	328*	330*	331*	332*	333*	335*	336*	337*	338*	340*	341*
	342*	343*	345*	346*	347*	348*	350*	351*	352*	353*	355*	356*	357*
	358*	517	527	638*	655	1088	1099	1146*	1181*	1183*	1235	1239	1259
	1353	1397	1500	1504	1550	1581	1613	1616	2046	2051	2066	2078	3803
	3805	3808	3820	3823	3826	3832	3837	3867	3876	3883	3892	3905	3911
	3915	3919	3921	3926	3930	3933	3936	3945	3950	3973	3975	3978	3989
	4028	4031	4034	4046	4078	4080	4083	4092	4106	4124	4126	4129	4141
	4155	4173	4175	4178	4183	4199	4217	4219	4222	4227	4231	4243	4261
	4263	4266	4304	4306	4309	4342	4359	4398	4491	4523	4559	4562	4565
	4623*	4654*	4655*	4657*	4658*	4661*	4662*	4663*	4664*	4665*	4666*	4667*	4687*
	4689*	4846	4849	4876	4879								
BEGIN	003062	670*											
CNVRT	004400	234	934*										
CONVR	004374	232	933*										
DATA	005454	242	1137*										
DELAY	005340	238	1110*										
EOP	003274	711*	4300										
ERRTA	037270	1025	4925*										
HLT	004656	115	1005*										
INSE	004062	224	840*										
INSTR	003756	222	819*										
INST1	003776	823*	843										
MSG	004000	821*	824*										
MSTCL	005370	236	1121*										
PARAM	004102	226	851*										
PFAIL	005240	113	480										
RES05	004342	230	922*										
ROMCL	005406	240	1126*										
SAV05	004302	228	908*										
SCOPE	003506	216	759*										
SCOP1	003644	218	790*										
START	002002	132	478*										
TIMER	005520	244	1148*										
TRPSR	004624	117	993*										

1085* - 1093

494 1222

H04

SZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 109
SZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- USER SYMBOLS

:TRPTA 001330 214# 999
:TYPE 003674 220 801*

PAGE: 0253

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 111
DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- MACRO NAMES

PAGE: 0254

J04

DZDMH MACY11 27(1006) 14-DEC-76 16:32 PAGE 112
 DZDMH.P11 09-DEC-76 14:59 CROSS REFERENCE TABLE -- MACRO NAMES PAGE: 0255

2736	2738	2767	2769	2780	2782	2793	2795	2824	2826	2837	2839	2850	2852	2881
2883	2894	2896	2907	2909	2943	2945	2956	2958	2969	2971	3004	3006	3016	3018
3028	3030	3064	3066	3077	3079	3090	3092	3126	3128	3139	3141	3152	3154	3188
3190	3201	3203	3214	3216	3250	3252	3263	3265	3276	3278	3312	3314	3325	3327
3338	3340	3374	3376	3387	3389	3400	3402	3436	3438	3449	3451	3462	3464	3498
3500	3511	3513	3524	3526	3560	3562	3573	3575	3586	3588	3622	3624	3635	3637
3548	3650	3684	3686	3697	3699	3710	3712	3746	3748	3759	3761	3772	3774	4698
4700	4702	4710	4718	4726	4734	4742	4744	4746	4754	4780				
\$RDROM	18	1781												
\$ROMRD	18	2081												
\$SCOPE	18	755												
\$SETUP	18	3972	4028	4077	4123									
\$SIMBC	18	3802	3972	4028	4077	4123	4172	4216	4260	4303				
\$SKIPT	18	1185												
\$SOFTC	18	215	217	219	221	223	225	227	229	231	233	235	237	239
STRPDE	243													241
STSTN	18	1632	1671	1705	1743	1790	1825	1871	1920	1988	2029	2090	2139	2195
	2304	2360	2416	2472	2528	2585	2642	2699	2755	2813	2870	2931	2993	3052
	3176	3238	3300	3362	3424	3486	3548	3610	3672	3734	3796	3966	4022	4071
	4166	4210	4254	4297										4117
SVARIA	18	134												
\$XZ	18	1624	1630	1664	1669	1698	1703	1735	1741	1781	1798	1818	1823	1864
	1912	1918	1980	1986	2020	2027	2081	2088	2130	2137	2187	2193	2240	2246
	2302	2352	2358	2408	2414	2464	2470	2520	2526	2576	2583	2633	2640	2690
	2747	2754	2804	2811	2861	2868	2918	2929	2980	2991	3039	3050	3101	3112
	3174	3225	3236	3287	3298	3349	3360	3411	3422	3473	3484	3535	3546	3597
	3659	3670	3721	3732	3783	3794	3958	3964	4014	4020	4063	4069	4109	4115
	4164	4202	4208	4246	4252	4286	4295							4158

. ABS. 037430 000

ERRORS DETECTED: 0
 DEFAULT GLOBALS GENERATED: 0

DZDMH,DZDMH/SOL/CRF+IPLJTL,DZDMH
 RUN-TIME: 51 72 5 SECONDS
 RUN-TIME RATIO: 259/130=1.9
 CORE USED: 29K (57 PAGES)