

DL11-W

DIAGNOSTIC MD-11-DZDLD-A

EP-DZDLD-A-DL-A

NOV 1976

COPYRIGHT © 1976

digital

FICHE 1 OF 1

MADE IN U.S.A.

The microfiche card displays a grid of 100 frames of diagnostic data. The frames are arranged in 10 rows and 10 columns. Each frame contains a different set of data, likely representing various diagnostic tests or parameters for the MD-11 aircraft. The data is presented in a structured format, with some frames containing text and others containing graphical waveforms or charts. The overall layout is organized and systematic, typical of a diagnostic manual or test sequence.

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZD-D-A
PRODUCT NAME: DL11-M DIAGNOSTIC
DATE CREATED: JUNE 11, 1976
MAINTAINER: DIAGNOSTIC ENGINEERING (CC301)
AUTHOR: DAN CASALETTO

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSIDERED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976 BY DIGITAL EQUIPMENT CORPORATION

1.0 GENERAL INFORMATION

1.1 ABSTRACT

THIS DIAGNOSTIC IS A LOGIC TEST TO VERIFY THE OPERATION OF THE DL11-W SERIAL LINE/ REAL TIME CLOCK INTERFACE. THE PROGRAM WILL RUN WITHOUT ANY SPECIAL TEST FIXTURES BY DEFAULT. HOWEVER, A WRAP CABLE CAN BE USED AND TESTED BY OPTIO (BIT7 OF SWR).

THIS TEST OPERATES ON THE CONSOLE DL11-W SERIAL LINE AND CLOCK INTERFACES AS WELL AS UP TO FIFTEEN(15) ADDITIONAL DL11-W SERIAL LINE INTERFACES. THE DEFAULT ADDRESSES ARE:

A. CONSOLE - 177560 SERIAL LINE
177546 CLOCK

B. OTHER SERIAL LINE - 776500 FIRST SERIAL LINE ADDRESS
OF 15 CONSECUTIVE SERIAL
LINE ADDRESSES

THIS PROGRAM IS DESIGNED TO RUN ON ANY PDP-11 WITH 8K OF MEMORY AND A DL11-W MODULE. IT CAN BE RUN UNDER XXDP APT, AND ACT MONITORS, AND ON PROCESSORS WITH NO HARDWARE SWITCH REGISTER, SOFTWARE SWITCH REGISTER = LOCATION 176

POWER FAILURE IS SUPPORTED FOR SYSTEMS WITH CORE MEMORY.

1.2 SYSTEM REQUIREMENTS

1.2.1 EQUIPMENT

STANDARD 11 FAMILY COMPUTER WITH A CONSOLE OUTPUT DEVICE AND 8K OF MEMORY.

1.2.2 STORAGE

THE PROGRAM USES MEMORY FROM 00000 TO 21510.

1.3 ASSUMPTIONS

- A. IF THE UNIT UNDER TEST (UUT) IS THE CONSOLE, THE PROGRAM WILL ASSUME THE REAL TIME CLOCK (RTC) IS ENABLED AND WILL TEST IT UNLESS THE TESTS ARE DISABLED BY BITS OF THE SWR.
- B. IF THE UUT IS NOT THE CONSOLE, THE RTC IS NOT TESTED FOR THAT DEVICE.
- C. THE PROGRAM WILL ASSUME THE ERROR FLAG BITS AND THE BREAK FUNCTION OF THE DL11-W ARE DISABLED AND WILL NOT TEST THESE FUNCTIONS UNLESS ENABLED BY BIT10 (FOR ERROR FLAGS) AND BIT8 (FOR BREAK) OF THE SWR.

2.0 OPERATING INSTRUCTIONS

2.1 LOADING PROCEDURE

USE STANDARD PROCEDURE FOR PDP-11 ABSOLUTE BINARY FORMATTED TAPES.

2.2 STARTING PROCEDURE

LOAD THE SWITCH REGISTER WITH SETTING
(SOFTWARE SWITCH REGISTER LOCATION = 176)

- A. START AT 200.
AFTER CHECKING THE TRANSMITTER, THE PROGRAM WILL PRINT ITS IDENTIFICATION AND REPORT THE NUMBER OF DEVICES UNDER TEST (NUMBER IS OCTAL). "END PASS" IS PRINTED AFTER A FULL PASS HAS BEEN MADE ON ALL DEVICES UNDER TEST.
- B. START AT 204.
THE "ECHO" TEST WILL BE EXECUTED. AN "*" IS PRINTED AT THE BEGINNING OF THE TEST. THE ECHO TEST READS A CHARACTER FROM THE TERMINAL, WRITES THAT CHARACTER TO THE TERMINAL AND REPORTS ANY ERROR FLAGS SET IN THE RECEIVER BUFFER. A CONTROL-C HALTS THE TEST AND PRINTS "STOP" AT THE TERMINAL. CONTINUING RESTARTS THE ECHO TEST.
- C. START AT 210.
THE TERMINAL OUTPUT TEST WILL BE EXECUTED. DEPRESSING ANY CHARACTER AT THE TERMINAL HALTS THE TEST. CONTINUING RESTARTS THE TEST. THE TEST OUTPUTS 32 CHARACTERS ON A LINE AND REPEATS THE PATTERN EVERY THREE LINES. THE PATTERN IS AS FOLLOWS (OCTAL CODE 040 --> 377):

| | |
|----------------------------------|----------------------------------|
| !"#\$%&'()*+,-./0123456789:;<=>? | (OCTAL CODE) |
| abcdefghijklmnopqrstuvwxyz[\]^_` | (040 --> 077) |
| abcdefghijklmnopqrstuvwxyz{ }~ | (100 --> 137) |
| abcdefghijklmnopqrstuvwxyz{ } | (140 --> 177) [LOWER CASE ALPHA] |

THIS BOTTOM LINE COULD BE THE FOLLOWING IF THE TERMINAL DOES NOT HAVE LOWER CASE:

E01

ABCDEFGHIJKLMNOPQRSTUVWXYZ\

[UPPER CASE ALPHA]

SEQ 0004

2.3 OPERATING PROCEDURE

2.3.1 OPERATIONAL SWITCH SETTINGS

NOTE: IF NO HARDWARE SWITCH REGISTER IS AVAILABLE THE PROGRAM WILL AUTOMATICALLY USE THE CONTENTS OF LOCATION 176 AS THE SOFTWARE SWITCH REGISTER. THE USER SHOULD SET THIS LOCATION BEFORE STARTING THE PROGRAM. IF A HARDWARE SWITCH IS AVAILABLE AND A SOFTWARE SWR IS DESIRED, PUT ALL SWITCHES UP.

| | |
|-------|--|
| BIT15 | - HALT ON ERROR |
| BIT14 | - SCOPE LOOP |
| BIT13 | - INHIBIT ERROR TIMEOUT |
| BIT12 | - UNUSED |
| BIT11 | - UNUSED |
| BIT10 | - ENABLE ERROR FLAGS TESTS |
| BIT09 | - LOOP ON ERROR |
| BIT08 | - ENABLE BREAK FUNCTION TESTS |
| BIT07 | - ENABLE DATA TEST WITH WRAP CABLE |
| BIT06 | - INHIBIT RTC TESTS |
| BIT05 | - ALLOW MANUAL SETTING OF "SDEVN" (DEVICE MAP) |

BUILT INTO THE PROGRAM IS THE ABILITY TO DYNAMICALLY CHANGE THE CONTENTS OF SWREG DURING PROGRAM EXECUTION. BY STRIKING 1G (CNTRL G) ON CONSOLE TTY THE OPERATOR SETS A REQUEST FLAG TO CHANGE THE CONTENTS OF SWREG, WHICH IS PROCESSED IN KEY AREAS OF THE PROGRAM CODE (IE) ERROR ROUTINES, AFTER HALTS END OF PASS, AND OTHER APPLICABLE AREAS. BECAUSE THIS DIAGNOSTIC USES THE MAINTENANCE BIT OF THE SERIAL LINE, THE CONTROL-G SHOULD BE ISSUED DURING PROGRAM TIMEOUTS AT THAT TIME THE MAINTENANCE BIT IS SURE TO BE CLEAR.

IF A CONTROL-G IS DETECTED, UPON EXECUTION THE CONTENTS OF THE SWREG ARE DUMPED IN OCTAL ON THE CONSOLE TTY AND ANY CHANGES ARE REQUESTED

(IE) SWR=XXXXXX NEW=

POSSIBLE RESPONSES ARE:

1. <CR> IF NO CHANGES ARE TO BE MADE
2. 6 DIGITS 0-7 TO REPRESENT IN OCTAL THE NEW SWITCH REGISTER VALUE ;LAST DIGIT FOLLOWED BY <CR>.
3. 1U TO ALLOW REENTERING VALUE IF ERROR IS COMMITTED KEYING IN SWREG VALUE.

2.3.2 RUNNING UNDER APT

THE APT MAILBOX IS LOCATED AT LOCATION 500, TO ALLOW ADDITIONAL SERIAL LINE VECTOR ASSIGNMENTS TO THE 400 AREA OF MEMORY.

THE EXECUTION TIMES PROVIDED ARE FOR EXECUTION WITH AN 11/34 PROCESSOR, CORE MEMORY, AND 110 BAUD.

2.3.3 RUN WITH ALTERNATE CONSOLE ADDRESS

TO USE A CONSOLE ADDRESS OTHER THAN 177560, OR VECTOR OTHER THAN 60, THE OPERATOR MUST SUPPLY THE PROGRAM WITH THE CORRECT ADDRESSES BY INSERTING THEM AT THE TAG LABELED "CPCSR":

CPCSR: ADDRESS OF RECEIVER CSR
 CPBUF: ADDRESS OF RECEIVER BUFFER
 CT SR: ADDRESS OF TRANSMITTER CSR
 CTBUF: ADDRESS OF TRANSMITTER BUFFER
 CRVECT: ADDRESS OF RECEIVER VECTOR
 CRPSW: ADDRESS OF ASSOCIATED PSW
 CTVECT: ADDRESS OF TRANSMITTER VECTOR
 CTPSW: ADDRESS OF ASSOCIATED PSW

2.3.4 TESTING ADDITIONAL SERIAL LINES

THIS PROGRAM WILL SUPPORT TESTING OF MULTIPLE SLU'S. IT REQUIRES THE ADDRESS OF THE FIRST ADDITIONAL RCSR (STORED AT "\$BASE") AND ITS INTERRUPT VECTOR (STORED AT "\$VECT1"); AND WILL BE ABLE TO ADDRESS ANY SLU STARTING AT THE SPECIFIED BASE ADDRESS UP TO 15 CONSECUTIVE DEVICES.

EXAMPLE: \$BASE: 776500
 \$VECT1: 300

THE PROGRAM WILL BE ABLE TO TEST THE CONSOLE PLUS ANY ADDITIONAL DL11-W SLU'S WITHIN THE RANGE 776500 --> 776660

\$BASE AND \$VECT1 DEFAULT TO 776500 AND 300 RESPECTIVELY.

THE PROGRAM ASSOCIATES UNIT NUMBERS TO DEVICES AS FOLLOWS:
(NUMBERS IN PARENTHESIS ARE OCTAL)

- UNIT# 0 --> CONSOLE (ADDRESS STORED AT "CRCSR")
- UNIT# 1 --> BASE ADDRESS STORED AT "SBASE"
ASSOCIATED BASE VECTOR STORED AT "SVECT1"
- UNIT# 2 --> BASE ADDRESS + (10)
BASE VECTOR + (10)
- UNIT# 3 --> BASE ADDRESS + (20)
BASE VECTOR + (20)
- UNIT# 4 --> BASE ADDRESS + (30)
BASE VECTOR + (30)

⋮
↓

UNIT#15 --> BASE ADDRESS + (160)
BASE VECTOR + (160)

STARTING AT LOCATION 200 AND HAVING BITS OF SWR CLEAR, THE PROGRAM WILL SELF SIZE THE NUMBER OF DEVICES (STARTING AT THE E ; ADDRESS) AND STORE A BIT MAP AT "SDEVN" (DEVICE MAP) TO INDICATE WHICH UNIT NUMBERS ARE PRESENT AND WILL BE TESTED:

```

-----
| UNIT | UNIT | ..... | UNIT | UNIT | CONSOLE |
| 15  | 14  | ..... | 2   | 1   |          |
-----

```

A BIT MAP CAN BE ENTERED AT "SDEVN" PRIOR TO STARTING THE PROGRAM SETTING BITS OF THE SWR INHIBITS THE SELF-SIZING AND DEVICE MAP GENERATION, AND USES THE VALUE STORED BY THE OPERATOR.

EXAMPLE:

SWR = 000040 (BINARY 0 000 000 000 100 000)
SBASE: 776500
SVECT1: 300

SDEVN: 13 (BINARY - 0 000 000 000 001 011)

THE PROGRAM WILL TEST -
UNIT# 0 = CONSOLE
UNIT# 1 = 776500 ; 300
UNIT# 3 = 776520 ; 320

2.4 EXECUTION TIMES - (110 BAUD)

LONGEST SUBTEST TIME = 50 SECONDS
 PASS TIME = 60 SECONDS
 ADDITIONAL DEVICES = 55 SECONDS/DEVICE

3.0 ERROR REPORTING

IF A ROUTINE FAILS AND THE INHIBIT ERROR TYPEOUT (BIT13) OF THE SWR IS NOT SET, A PRINTOUT RESULTS IN THE FORM:

```
"(SOME ASCII MESSAGE)"
TEST#  ERR PC  RCSR  [ANY APPLICABLE DAT HEADINGS]
XXXXXX XXXXXX XXXXXX [ANY APPLICABLE DATA]
```

NOTE: "RCSR" IS DEPENDENT ON THE FAILURE
 & THEREFORE COULD BE TCSR, RBUF, TBUF, OR LKS

WHERE "XXXXXX" IS AN OCTAL NUMBER.
 THIS ERROR PRINTOUT OCCURS PROVIDED THE ERROR THAT EXISTS
 WOULD NOT HINDER THE TYPEOUT. IN CASES WHERE IT IS NOT POSSIBLE
 TO PRINT AN ERROR MESSAGE (I.E. FATAL CONSOLE TRANSMITTER
 FAILURES), A HALT OCCURS AND THE PC CAN BE EXAMINED BY THE OPERATOR
 TO FIND THE ERROR INFORMATION IN THE PROGRAM LISTING.

NOTE: FOR SOFTWARE SWITCH OPERATION, THE SWITCH REGISTER CAN
 BE CHANGED BY TYPING A CONTROL-G AT THE CONSOLE DURING ERROR PRINTOUTS.
 AFTER CONTINUING FROM THE ERROR HALT THE OLD SWR CONTENTS
 IS DISPLAYED AND THE NEW CONTENTS CAN BE ENTERED.
 IF ERROR HALTS ARE DISABLED, THE CONTROL-G RESPONSE OCCURS
 IMMEDIATELY FOLLOWING THE TYPEOUT.

4.0 SUBROUTINE ABSTRACTS

4.1 TRAPCATCHER

THIS IS A SERIES OF INSTRUCTIONS STARTING AT LOCATION 0 DESIGNED TO DETECT AND ISOLATE UNEXPECTED TRAPS TO THE TRAP AND INTERRUPT VECTOR AREA OF MEMORY.

EACH VECTOR ENTRANCE ADDRESS IS LOADED WITH THE ADDRESS OF THE NEXT LOCATION. THE NEXT LOCATION IS LOADED WITH A BREAK POINT TRAP (000003). THUS AN ILLEGAL TRAP OR INTERRUPT CAUSES A TRAP THROUGH THE BPT VECTOR(14) WHICH POINTS TO THE "CATCH" ROUTINE.

THE "CATCH" ROUTINE REPORTS THE PC THAT CAUSED THE ORIGINAL TRAP AND THE LOCATION OF THE TRAP VECTOR (IF UNDER APT, AN ERROR IS INDICATED TO APT). AFTER REPORTING THE ERROR THE PROGRAM HALTS. THE PROGRAM MUST BE RESTARTED AT THIS POINT.

4.2 WRPSW

THIS ROUTINE IS USED TO WRITE THE PSW BY POPPING VALUES FROM THE STACK. THIS METHOD IS USED TO BE COMPATIBLE WITH ALL I1 FAMILY PROCESSORS.

4.3 SCOPE

THIS ROUTINE CALL IS PLACED BETWEEN EACH SUBTEST. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED AND UPDATES THE TEST NUMBER. IF A SCOPE LOOP IS REQUESTED, IT WILL JUMP TO THE START OF THE SUBTEST AT WHICH THE SCOPE LOOP IS REQUESTED.

4.4 ERROR

THIS ROUTINE CALL IS PLACED WHEREEVER AN ERROR REPORT IS DESIRED. THE LOWER BYTE OF THIS CALL IS USED AS THE ERROR NUMBER AND AS A POINTER INTO THE ERROR TABLE. THIS ROUTINE REPORTS ERRORS TO APT USING "SAPTYPE" AND TYPES ERROR REPORTS TO THE CONSOLE USING "SERRTYPE".

4.5 SPOWER

THIS ROUTINE SAVES ALL GENERAL REGISTERS DURING POWER-DOWN AND RESTORES THEM AT POWER-UP. IF A POWER FAILURE OCCURS "POWER" IS PRINTED AT THE CONSOLE AFTER POWER IS RESTORED.

4.6 CKSWR

THIS ROUTINE CALL IS USED TO DETECT THE RECEPTION OF A CONTROL-G FROM THE CONSOLE. THE CALL USES "SREAC" TO PERFORM THE CONTROL-G SEQUENCE OF DISPLAYING THE CONTENTS OF THE SOFTWARE SWITCH REGISTER AND THE ENTERING THE NEW CONTENTS FROM THE TERMINAL.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

.ENABLE ABS
.LIST ME
.MLIST MC,MD,CND

.MCALL .STYPE, .STYPOC, .STRAP
.MCALL .SETUP, .STARS, .PUSH, .POP, .SETUP, .EQUAT, .SERRTYP
.MCALL .SAPTHDR, .SAPTBL, .SACT11, .SCOPE
.MCALL .SCHTAG, .SEOP, .SREAD
.SBTTL BASIC DEFINITIONS

001100 ;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
STACK= 1100
.EQUIV EMT,ERPOR ;:BASIC DEFINITION OF ERROR CALL
.EQUIV IOT,SCOPE ;:BASIC DEFINITION OF SCOPE CALL

000011 ;*MISCELLANEOUS DEFINITIONS
000012 HT= 11 ;:CODE FOR HORIZONTAL TAB
000015 LF= 12 ;:CODE FOR LINE FEED
000200 CR= 15 ;:CODE FOR CARRIAGE RETURN
177776 CRLF= 200 ;:CODE FOR CARRIAGE RETURN-LINE FEED
PS= 177776 ;:PROCESSOR STATUS WORD
177774 .EQUIV PS,PSW ;:PROCESSOR STATUS WORD
177772 STKLM= 177774 ;:STACK LIMIT REGISTER
177570 PIRQ= 177772 ;:PROGRAM INTERRUPT REQUEST REGISTER
177570 DSWR= 177570 ;:HARDWARE SWITCH REGISTER
177570 DDISP= 177570 ;:HARDWARE DISPLAY REGISTER

000000 ;*GENERAL PURPOSE REGISTER DEFINITIONS
000001 R0= %0 ;:GENERAL REGISTER
000002 R1= %1 ;:GENERAL REGISTER
000003 R2= %2 ;:GENERAL REGISTER
000004 R3= %3 ;:GENERAL REGISTER
000005 R4= %4 ;:GENERAL REGISTER
000006 R5= %5 ;:GENERAL REGISTER
000007 R6= %6 ;:GENERAL REGISTER
R7= %7 ;:GENERAL REGISTER
.EQUIV R6,SP ;:STACK POINTER
.EQUIV R7,PC ;:PROGRAM COUNTER

000000 ;*PRIORITY LEVEL DEFINITIONS
000040 PR0= 0 ;:PRIORITY LEVEL 0
000100 PR1= 40 ;:PRIORITY LEVEL 1
000140 PR2= 100 ;:PRIORITY LEVEL 2
000200 PR3= 140 ;:PRIORITY LEVEL 3
000240 PR4= 200 ;:PRIORITY LEVEL 4
000300 PR5= 240 ;:PRIORITY LEVEL 5
000340 PR6= 300 ;:PRIORITY LEVEL 6
000340 PR7= 340 ;:PRIORITY LEVEL 7

100000 ;*SWITCH REGISTER SWITCH DEFINITIONS
040000 SW15= 100000
020000 SW14= 40000
SW13= 20000

57 010000
58 004000
59 002000
60 001000
61 000400
62 000200
63 000100
64 000040
65 000020
66 000010
67 000004
68 000002
69 000001
70
71
72
73
74
75
76
77
78
79
80
81
82 100000
83 040000
84 020000
85 010000
86 004000
87 002000
88 001000
89 000400
90 000200
91 000100
92 000040
93 000020
94 000010
95 000004
96 000002
97 000001
98
99
100
101
102
103
104
105
106
107
108
109
110 000004
111 000010
112 000014

SW12= 10000
SW11= 4000
SW10= 2000
SW09= 1000
SW08= 400
SW07= 200
SW06= 100
SW05= 40
SW04= 20
SW03= 10
SW02= 4
SW01= 2
SW00= 1
.EQUIV SW09, SW9
.EQUIV SW08, SW8
.EQUIV SW07, SW7
.EQUIV SW06, SW6
.EQUIV SW05, SW5
.EQUIV SW04, SW4
.EQUIV SW03, SW3
.EQUIV SW02, SW2
.EQUIV SW01, SW1
.EQUIV SW00, SW0

.*DATA BIT DEFINITIONS (BIT00 TO BIT15)

BIT15= 100000
BIT14= 40000
BIT13= 20000
BIT12= 10000
BIT11= 4000
BIT10= 2000
BIT09= 1000
BIT08= 400
BIT07= 200
BIT06= 100
BIT05= 40
BIT04= 20
BIT03= 10
BIT02= 4
BIT01= 2
BIT00= 1
.EQUIV BIT09, BIT9
.EQUIV BIT08, BIT8
.EQUIV BIT07, BIT7
.EQUIV BIT06, BIT6
.EQUIV BIT05, BIT5
.EQUIV BIT04, BIT4
.EQUIV BIT03, BIT3
.EQUIV BIT02, BIT2
.EQUIV BIT01, BIT1
.EQUIV BIT00, BIT0

.*BASIC "CPU" TRAP VECTOR ADDRESSES

ERRVEC= 4 ; TIME OUT AND OTHER ERRORS
RESVEC= 10 ; RESERVED AND ILLEGAL INSTRUCTIONS
TBITVEC=14 ; "T" BIT

```

113          000014          TRTVEC= 14          TRAP
114          000014          BPTVEC= 14          BREAKPOINT TRAP (BPT)
115          000020          IOTVEC= 20          INPUT/OUTPUT TRAP (IOT) **SCOPE**
116          000024          PWRVEC= 24          POWER FAIL
117          000030          EMTVEC= 30          EMULATOR TRAP (EMT) **ERROR**
118          000034          TRAPVEC=34          "TRAP" TRAP
119          000060          TKVEC= 60          TTY KEYBOARD VECTOR
120          000064          TPVEC= 64          TTY PRINTER VECTOR
121          000240          PIRQVEC=240        PROGRAM INTERRUPT REQUEST VECTOR
122          176500          ABASE= 176500
123          000300          AVECT1= 300
124          000001          $TN= 1
125          161000          $$WR= 161000
126          000003          BPT= 000003          ; THIS IS THE COMMAND FOR A TRAP
127                                     ; THROUGH 14 (BPT TRAP)
128
129          000000          .=0
130          ;*****
131          ;*ALL UNUSED LOCATIONS FROM 4-776 CONTAIN A ".+2,BPT"
132          ;*SEQUENCE TO CATCH ILLEGAL TRAPS & INTERRUPTS
133          ;*LOCATION " CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
134
135
136          000014          .=14          ; THE BPT TRAP VECTOR POINTS TO THE
137          000014 011602          .WORD CATCH          ; ILLEGAL TRAP HANDLER "CATCH"
138          000016 000340          .WORD 340
139
140          000042          .= 42
141          000042 000000          .WORD 0
142
143
144
145
146          000174          .= 174
147          000174 000000          DISPREG: .WORD 0
148          000176 000000          SWREG: .WORD 0
149
150
151          000200 000167 002302          .=200          JMP START          ; DO INTERFACE TEST
152          000204 000167 014100          JMP ECHO          ; DO ECHO TEST
153          000210 000167 014314          JMP OUTST          ; DO OUTPUT TEST TO TERMINAL

```

```

154
155          000500
156          .SBTTL      =      500
157          .SBTTL      ACT11 HOOKS
158          ;*****
159          ;HOOKS REQUIRED BY ACT11
160          000500      $SVPC=      ;SAVE PC
161          000046      =46
162          000046      SENDAD      ;;1)SET LOC.46 TO ADDRESS OF SENDAD IN .SEOP
163          000052      =52
164          000052      .WORD      0      ;;2)SET LOC.52 TO ZERO
165          000500      = $SVPC      ;; RESTORE PC
166          .SBTTL      APT PARAMETER BLOCK
167
168          ;*****
169          ;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
170          ;*****
171          000500      .SX=      ;:SAVE CURRENT LOCATION
172          000024      =24      ;:SET POWER FAIL TO POINT TO START OF PROGRAM
173          000024      200      ;:FOR APT START UP
174          000044      =44      ;:POINT TO APT INDIRECT ADDRESS PNTR.
175          000044      $APTHDR      ;:POINT TO APT HEADER BLOCK
176          000500      =.SX      ;:RESET LOCATION COUNTER
177          ;*****
178          ;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
179          ;INTERFACE SPEC.
180
181          $APTHD:
182          000500      000000      $HIBTS: .WORD      0      ;:TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
183          000502      001066      $MBOX: .WORD      $MAIL      ;:ADDRESS OF APT MAILBOX (BITS 0-15)
184          000504      000050      $TSTM: .WORD      50      ;:RUN TIM OF LONGEST TEST
185          000506      000060      $PASTM: .WORD      60      ;:RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
186          000510      000055      $UNITH: .WORD      55      ;:ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
187          000512      000030      .WORD      $ETEND-$MAIL/2 ;:LENGTH MAILBOX-ETABLE(WORDS)
188

```

189
190
191
192
193
194
195
196 001000 001000
197 001000 000000
198 001002 000
199 001003 000
200 001004 000000
201 001006 000000
202 001010 000000
203 001012 000000
204 001014 000
205 001015 001
206 001016 000000
207 001020 000000
208 001022 000000
209 001024 000000
210 001026 000000
211 001030 000000
212 001032 000000
213 001034 000
214 001035 000
215 001036 000000
216 001040 177570
217 001042 177570
218 001044 177560
219 001046 177562
220 001050 177564
221 001052 177566
222 001054 000
223 001055 002
224 001056 012
225 001057 000
226 001060 000000
227 001062 077
228 001063 015
229 001064 000012
230
231
232
233
234
235 001066
236 001066 000000
237 001070 000000
238 001072 000000
239 001074 000000
240 001076 000000
241 001100 000000
242 001102 000000
243 001104 000000
244 001106

.SBTTL COMMON TAGS

```

*****
; THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
; USED IN THE PROGRAM.

```

```

.SBTTL COMMON TAGS
          . = 1000
SCHTAG:  . = 1000                ;; START OF COMMON TAGS
          .WORD 0
$TSTNM:  .BYTE 0                ;; CONTAINS THE TEST NUMBER
$ERFLG:  .BYTE 0                ;; CONTAINS ERROR FLAG
$ICNT:   .WORD 0                ;; CONTAINS SUBTEST ITERATION COUNT
$LPADR:  .WORD 0                ;; CONTAINS SCOPE LOOP ADDRESS
$LPERR:  .WORD 0                ;; CONTAINS SCOPE RETURN FOR ERRORS
$ERTTL:  .WORD 0                ;; CONTAINS TOTAL ERRORS DETECTED
$ITEMB:  .BYTE 0                ;; CONTAINS ITEM CONTROL BYTE
$ERMAX:  .BYTE 1                ;; CONTAINS MAX. ERRORS PER TEST
$ERAPC:  .WORD 0                ;; CONTAINS PC OF LAST ERROR INSTRUCTION
$GADR:   .WORD 0                ;; CONTAINS ADDRESS OF 'GOOD' DATA
$BADADR: .WORD 0                ;; CONTAINS ADDRESS OF 'BAD' DATA
$GOODAT: .WORD 0                ;; CONTAINS 'GOOD' DATA
$BADAT:  .WORD 0                ;; CONTAINS 'BAD' DATA
          .WORD 0                ;; RESERVED--NOT TO BE USED
          .WORD 0
$AUTOB:  .BYTE 0                ;; AUTOMATIC MODE INDICATOR
$INTAG:  .BYTE 0                ;; INTERRUPT MODE INDICATOR
          .WORD 0
$SWR:    .WORD DSWR             ;; ADDRESS OF SWITCH REGISTER
$DISP:   .WORD DDISP           ;; ADDRESS OF DISPLAY REGISTER
$TAS:    177560                ;; TTY KBD STATUS
$TKB:    177562                ;; TTY KBD BUFFER
$TPS:    177564                ;; TTY PRINTER STATUS REG. ADDRESS
$TPB:    177566                ;; TTY PRINTER BUFFER REG. ADDRESS
$NULL:   .BYTE 0                ;; CONTAINS NULL CHARACTER FOR FILLS
$FILLS:  .BYTE 2                ;; CONTAINS # OF FILLER CHARACTERS REQUIRED
$FILLC:  .BYTE 12              ;; INSERT FILL CHARS. AFTER A "LINE FEED"
$TFPLG:  .BYTE 0                ;; "TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
$ESCAPE: 0                    ;; ESCAPE ON ERROR ADDRESS
$QUES:   .ASCII  '?'           ;; QUESTION MARK
$CRLF:   .ASCII '<15>'        ;; CARRIAGE RETURN
$LF:     .ASCII '<12>'        ;; LINE FEED

```

```

*****
.SBTTL APT MAILBOX-ETABLE

```

```

*****
.EVEN
$MAIL:   .WORD 0                ;; APT MAILBOX
$MSGTY:  .WORD 0                ;; MESSAGE TYPE CODE
$FATAL:  .WORD 0                ;; FATAL ERROR NUMBER
$TESTN:  .WORD 0                ;; TEST NUMBER
$PASS:   .WORD 0                ;; PASS COUNT
$DEVCT:  .WORD 0                ;; DEVICE COUNT
$UNIT:   .WORD 0                ;; I/O UNIT NUMBER
$MSGADR: .WORD 0                ;; MESSAGE ADDRESS
$MSGLEN: .WORD 0                ;; MESSAGE LENGTH
$ETABLE: .WORD 0                ;; APT ENVIRONMENT TABLE

```


| | | | | | | |
|----|--------|--------|---------|-------|--------|--|
| 25 | 001106 | 000 | SENV: | .BYTE | AENV | :: ENVIRONMENT BYTE |
| 26 | 001107 | 000 | SEVM: | .BYTE | AENVM | :: ENVIRONMENT MODE BITS |
| 27 | 001110 | 000000 | SSWREG: | .WORD | ASWREG | :: RPT SWITCH REGISTER |
| 28 | 001112 | 000000 | SUSWR: | .WORD | AUSWR | :: USER SWITCHES |
| 29 | 001114 | 000000 | SCPUOP: | .WORD | ACPUOP | :: CPU TYPE, OPTIONS |
| 30 | | | * | | | BITS 15-11=CPU TYPE |
| 31 | | | * | | | 11/04=01, 11/05=02, 11/20=03, 11/40=04, 11/45=05 |
| 32 | | | * | | | 11/70=06, P00=07, 0=10 |
| 33 | | | * | | | BIT 10=REAL TIME CLOCK |
| 34 | | | * | | | BIT 9=FLOATING POINT PROCESSOR |
| 35 | | | * | | | BIT 8=MEMORY MANAGEMENT |
| 36 | 001116 | 000 | SMAMS1: | .BYTE | AMAMS1 | :: HIGH ADDRESS M.S. BYTE |
| 37 | 001117 | 000 | SMYP1: | .BYTE | AMYP1 | :: MEM. TYPE, BLK#1 |
| 38 | | | * | | | MEM. TYPE BYTE -- (HIGH BYTE) |
| 39 | | | * | | | 900 NSEC CORE=001 |
| 40 | | | * | | | 300 NSEC BIPOLAR=002 |
| 41 | | | * | | | 500 NSEC MOS=003 |
| 42 | 001120 | 000000 | SMADR1: | .WORD | AMADR1 | :: HIGH ADDRESS, BLK#1 |
| 43 | | | * | | | MEM. LAST ADDR.=3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE |
| 44 | 001122 | 000 | SMAMS2: | .BYTE | AMAMS2 | :: HIGH ADDRESS M.S. BYTE |
| 45 | 001123 | 000 | SMYP2: | .BYTE | AMYP2 | :: MEM. TYPE, BLK#2 |
| 46 | 001124 | 000300 | SMADR2: | .WORD | AMADR2 | :: MEM. LAST ADDRESS, BLK#2 |
| 47 | 001126 | 000 | SMAMS3: | .BYTE | AMAMS3 | :: HIGH ADDRESS M.S. BYTE |
| 48 | 001127 | 000 | SMYP3: | .BYTE | AMYP3 | :: MEM. TYPE, BLK#3 |
| 49 | 001130 | 000000 | SMADR3: | .WORD | AMADR3 | :: MEM. LAST ADDRESS, BLK#3 |
| 50 | 001132 | 000 | SMAMS4: | .BYTE | AMAMS4 | :: HIGH ADDRESS M.S. BYTE |
| 51 | 001133 | 000 | SMYP4: | .BYTE | AMYP4 | :: MEM. TYPE, BLK#4 |
| 52 | 001134 | 000000 | SMADR4: | .WORD | AMADR4 | :: MEM. LAST ADDRESS, BLK#4 |
| 53 | 001136 | 000300 | SVECT1: | .WORD | AVECT1 | :: INTERRUPT VECTOR#1, BUS PRIORITY#1 |
| 54 | 001140 | 000000 | SVECT2: | .WORD | AVECT2 | :: INTERRUPT VECTOR#2, BUS PRIORITY#2 |
| 55 | 001142 | 176500 | SBASE: | .WORD | ABASE | :: BASE ADDRESS OF EQUIPMENT UNDER TEST |
| 56 | 001144 | 000000 | SDEVN: | .WORD | ADEVN | :: DEVICE MAP |
| 57 | 001146 | | SETEND: | | | |
| 58 | | | .NEXT | | | |

E02

.SBTTL ERROR POINTER TABLE

```

;#THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
;#THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
;#LOCATION SITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
;#NOTE1: IF SITEMB IS 0 THE ONLY PERTINENT DATA IS (SERRPC).
;#NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:
  
```

```

;#      EM      ;;POINTS TO THE ERROR MESSAGE
;#      DH      ;;POINTS TO THE DATA HEADER
;#      DT      ;;POINTS TO THE DATA
;#      DF      ;;POINTS TO THE DATA FORMAT
  
```

SERRTB:

.SERRTB:

279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334

001146
001146
001146
001150
001152
001154
001156
001160
001162
001164
001166
001170
001172
001174
001176
001200
001202
001204
001206
001210
001212
001214
001216
001220
001222
001224
001226
001230
001232
001234
001236
001240
001242
001244

014614
020575
021340
000000
014640
020622
021350
000000
014664
020575
021340
000000
014731
020575
021340
000000
014753
020575
021340
000000
015010
020647
021360
000000
015034
020674
021370
000000
015060
020721
021400
000000

EM1
DH1
DT1
0
EM2
DH2
DT2
0
EM3
DH1
DT1
0
EM4
DH1
DT1
0
EM5
DH1
DT1
0
EM6
DH6
DT6
0
EM7
DH7
DT7
0
EM10
DH10
DT10
0

```

;"CAN NOT ACCESS TCSR"
;"TEST# ERR PC TCSR"
;STESTN, SERRPC, TCSR

;"CAN NOT ACCESS TBUF"
;"TEST# ERR PC TBUF"
;STESTN, SERRPC, TBUF

;"TCSR DONE NOT CLEARED WITH TBUF FULL"
;"TEST# ERR PC TCSR"
;STESTN, SERRPC, TCSR

;"TCSR DONE NOT SET"
;"TEST# ERR PC TCSR"
;STESTN, SERRPC, TCSR

;TCSR DONE NOT SET WITH RESET
;"TEST# ERR PC TCSR"
;STESTN, SERRPC, TCSR

;"CAN NOT ACCESS RCSR"
;"TEST# ERR PC RCSR"
;STESTN, SERRPC, RCSR

;"CAN NOT ACCESS RBUF"
;"TEST# ERR PC RBUF"
;STESTN, SERRPC, RBUF

;"CAN NOT ACCESS LKS"
;"TEST# ERR PC LKS"
;STESTN, SERRPC, LKS
  
```

| | | | | | |
|-----|--------|--------|------|---|---------------------------------------|
| 335 | | | | | |
| 336 | 001246 | 015103 | EM11 | ; | "BIT0 OF TCSR NOT CLEAR AFTER RESET" |
| 337 | 001250 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 338 | 001252 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 339 | 001254 | 000000 | 0 | | |
| 340 | | | | | |
| 341 | 001256 | 015146 | EM12 | ; | "CAN NOT SET BIT0 OF TCSR" |
| 342 | 001260 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 343 | 001262 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 344 | 001264 | 000000 | 0 | | |
| 345 | | | | | |
| 346 | 001266 | 015177 | EM13 | ; | "CAN NOT CLEAR BIT0 OF TCSR" |
| 347 | 001270 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 348 | 001272 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 349 | 001274 | 000000 | 0 | | |
| 350 | | | | | |
| 351 | 001276 | 015232 | EM14 | ; | "RESET DID NOT CLEAR BIT0 OF TCSR" |
| 352 | 001300 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 353 | 001302 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 354 | 001304 | 000000 | 0 | | |
| 355 | | | | | |
| 356 | 001306 | 015273 | EM15 | ; | "BIT2 OF TCSR NOT CLEAR AFTER RESET" |
| 357 | 001310 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 358 | 001312 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 359 | 001314 | 000000 | 0 | | |
| 360 | | | | | |
| 361 | 001316 | 015336 | EM16 | ; | "CAN NOT SET BIT2 OF TCSR" |
| 362 | 001320 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 363 | 001322 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 364 | 001324 | 000000 | 0 | | |
| 365 | | | | | |
| 366 | 001326 | 015367 | EM17 | ; | "CAN NOT CLEAR BIT2 OF TCSR" |
| 367 | 001330 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 368 | 001332 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 369 | 001334 | 000000 | 0 | | |
| 370 | | | | | |
| 371 | 001336 | 015422 | EM20 | ; | "RESET DID NOT CLEAR BIT2 OF TCSR" |
| 372 | 001340 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 373 | 001342 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 374 | 001344 | 000000 | 0 | | |
| 375 | | | | | |
| 376 | 001346 | 015463 | EM21 | ; | "BIT6 OF TCSR NOT CLEAR AFTER RESET2" |
| 377 | 001350 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 378 | 001352 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 379 | 001354 | 000000 | 0 | | |
| 380 | | | | | |
| 381 | 001356 | 015527 | EM22 | ; | "XMIT INTERRUPT WITH PRIORITY 7" |
| 382 | 001360 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 383 | 001362 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 384 | 001364 | 000000 | 0 | | |
| 385 | | | | | |
| 386 | 001366 | 015564 | EM23 | ; | "CAN NOT SET BIT6 OF TCSR" |
| 387 | 001370 | 020575 | DH1 | ; | "TEST# ERR PC TCSR" |
| 388 | 001372 | 021340 | DT1 | ; | STESTN, SERRPC, TCSR |
| 389 | 001374 | 000000 | 0 | | |
| 390 | | | | | |

| | | | | |
|-----|--------|--------|------|---|
| 391 | 001376 | 015615 | EM24 | ;"CAN NOT CLEAR BIT6 OF TCSR" |
| 392 | 001400 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 393 | 001402 | 021340 | DT1 | ;"STESTN, \$ERRPC, TCSR" |
| 394 | 001404 | 000000 | 0 | |
| 395 | | | | |
| 396 | 001406 | 015650 | EM25 | ;"RESET DID NOT CLEAR BIT6 OF TCSR" |
| 397 | 001410 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 398 | 001412 | 021340 | DT1 | ;"STESTN, \$ERRPC, TCSR" |
| 399 | 001414 | 000000 | 0 | |
| 400 | | | | |
| 401 | 001416 | 015711 | EM26 | ;"BIT6 OF RCSR NOT CLEAR AFTER RESET" |
| 402 | 001420 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 403 | 001422 | 021360 | DT6 | ;"STESTN, \$ERRPC, RCSR" |
| 404 | 001424 | 000000 | 0 | |
| 405 | | | | |
| 406 | 001426 | 015754 | EM27 | ;"RCVR INTERRUPT WITH PRIORITY 7" |
| 407 | 001430 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 408 | 001432 | 021360 | DT6 | ;"STESTN, \$ERRPC, RCSR" |
| 409 | 001434 | 000000 | 0 | |
| 410 | | | | |
| 411 | 001436 | 016013 | EM30 | ;"CAN NOT SET BIT6 OF RCSR" |
| 412 | 001440 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 413 | 001442 | 021360 | DT6 | ;"STESTN, \$ERRPC, RCSR" |
| 414 | 001444 | 000000 | 0 | |
| 415 | | | | |
| 416 | 001446 | 016044 | EM31 | ;"CAN NOT CLEAR BIT6 OF RCSR" |
| 417 | 001450 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 418 | 001452 | 021360 | DT6 | ;"STESTN, \$ERRPC, RCSR" |
| 419 | 001454 | 000000 | 0 | |
| 420 | | | | |
| 421 | 001456 | 016077 | EM32 | ;"CAN NOT CLEAR BIT6 OF RCSR WITH RESET2" |
| 422 | 001460 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 423 | 001462 | 021360 | DT6 | ;"STESTN, \$ERRPC, RCSR" |
| 424 | 001464 | 000000 | 0 | |
| 425 | | | | |
| 426 | 001466 | 016145 | EM33 | ;"BIT6 OF LKS NOT CLEAR AFTER RESET" |
| 427 | 001470 | 020721 | DH10 | ;"TEST# ERR PC LKS" |
| 428 | 001472 | 021400 | DT10 | ;"STESTN, \$ERRPC, LKS" |
| 429 | 001474 | 000000 | 0 | |
| 430 | | | | |
| 431 | 001476 | 016207 | EM34 | ;"LKS INTERRUPT WITH PRIORITY 7" |
| 432 | 001500 | 020721 | DH10 | ;"TEST# ERR PC LKS" |
| 433 | 001502 | 021400 | DT10 | ;"STESTN, \$ERRPC, LKS" |
| 434 | 001504 | 000000 | 0 | |
| 435 | | | | |
| 436 | 001506 | 016245 | EM35 | ;"CAN NOT SET BIT6 OF LKS" |
| 437 | 001510 | 020721 | DH10 | ;"TEST# ERR PC LKS" |
| 438 | 001512 | 021400 | DT10 | ;"STESTN, \$ERRPC, LKS" |
| 439 | 001514 | 000000 | 0 | |
| 440 | | | | |
| 441 | 001516 | 016275 | EM36 | ;"CAN NOT CLEAR BIT6 OF LKS" |
| 442 | 001520 | 020721 | DH10 | ;"TEST# ERR PC LKS" |
| 443 | 001522 | 021400 | DT10 | ;"STESTN, \$ERRPC, LKS" |
| 444 | 001524 | 000000 | 0 | |
| 445 | | | | |
| 446 | 001526 | 016327 | EM37 | ;"RESET DID NOT CLEAR BIT6 OF LKS" |

| | | | | |
|-----|--------|--------|------|---|
| 447 | 001530 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 448 | 001532 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 449 | 001534 | 000000 | 0 | |
| 450 | | | | |
| 451 | 001536 | 016367 | EM40 | :"DUAL ADDRESSING ERROR" |
| 452 | 001540 | 020745 | DH40 | :"TEST# ERR PC GOOD BAC" |
| 453 | 001542 | 021410 | DT40 | :"STESTN, SERRPC, RCSR, BCCSR" |
| 454 | 001544 | 000000 | 0 | |
| 455 | | | | |
| 456 | 001546 | 016415 | EM41 | :"BIT7 OF LKS NOT SET AFTER RESET2" |
| 457 | 001550 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 458 | 001552 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 459 | 001554 | 000000 | 0 | |
| 460 | | | | |
| 461 | 001556 | 016455 | EM42 | :"CAN NOT CLEAR BIT7 OF LKS" |
| 462 | 001560 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 463 | 001562 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 464 | 001564 | 000000 | 0 | |
| 465 | | | | |
| 466 | 001566 | 016507 | EM43 | :"BIT7 OF LKS DOES NOT SET" |
| 467 | 001570 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 468 | 001572 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 469 | 001574 | 000000 | 0 | |
| 470 | | | | |
| 471 | 001576 | 016540 | EM44 | :"RTC INTERRUPT AT PRIORITY 7" |
| 472 | 001600 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 473 | 001602 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 474 | 001604 | 000000 | 0 | |
| 475 | | | | |
| 476 | 001606 | 016574 | EM45 | :"RTC INTERRUPTS WHEN DISABLED" |
| 477 | 001610 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 478 | 001612 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 479 | 001614 | 000000 | 0 | |
| 480 | | | | |
| 481 | 001616 | 016631 | EM46 | :"RTC INTERRUPT DID NOT OCCUR" |
| 482 | 001620 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 483 | 001622 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 484 | 001624 | 000000 | 0 | |
| 485 | | | | |
| 486 | 001626 | 016631 | EM47 | :"RTC INTERRUPT DID NOT OCCUR" |
| 487 | 001630 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 488 | 001632 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 489 | 001634 | 000000 | 0 | |
| 490 | | | | |
| 491 | 001636 | 016665 | EM50 | :"RTC DOUBLE INTERRUPT" |
| 492 | 001640 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 493 | 001642 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 494 | 001644 | 000000 | 0 | |
| 495 | | | | |
| 496 | 001646 | 016712 | EM51 | :"RESET DID NOT CLEAR RTC INTERRUPT" |
| 497 | 001650 | 020721 | DH10 | :"TEST# ERR PC LKS" |
| 498 | 001652 | 021400 | DT10 | :"STESTN, SERRPC, LKS" |
| 499 | 001654 | 000000 | 0 | |
| 500 | | | | |
| 501 | 001656 | 016742 | EM52 | :"RTC INTERRUPT DID NOT CLEAR WITH BIT7 OF LKS" |
| 502 | 001660 | 020721 | DH10 | :"TEST# ERR PC LKS" |

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 12
 DZOLDA.P11 ERROR POINTER TABLE

SEQ 0021

| | | | | |
|-----|--------|--------|------|---|
| 503 | 001662 | 021400 | DT10 | ;STESTN, SERRPC, LKS |
| 504 | 001664 | 000000 | 0 | |
| 505 | | | | |
| 506 | 001666 | 017017 | EM53 | ;"XMIT INTERRUPTS WHEN DISABLED" |
| 507 | 001670 | 021001 | DH53 | ;"TEST# ERR PC LKS CNT1 CNT2" |
| 508 | 001672 | 021422 | DT53 | ;STESTN, SERRPC, LKS, FIRST, SECD |
| 509 | 001674 | 000000 | 0 | |
| 510 | | | | |
| 511 | 001676 | 017043 | EM54 | ;"XMIT INTERRUPTS WHEN DISABLED" |
| 512 | 001700 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 513 | 001702 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 514 | 001704 | 000000 | 0 | |
| 515 | | | | |
| 516 | 001706 | 017201 | EM55 | ;"XMIT DID NOT INTERRUPT" |
| 517 | 001710 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 518 | 001712 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 519 | 001714 | 000000 | 0 | |
| 520 | | | | |
| 521 | 001716 | 017101 | EM56 | ;"XMIT INTERRUPT AT PRIORITY 7" |
| 522 | 001720 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 523 | 001722 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 524 | 001724 | 000000 | 0 | |
| 525 | | | | |
| 526 | 001726 | 017137 | EM57 | ;"XMIT INTERRUPTS WITH ENABLE CLEAR" |
| 527 | 001730 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 528 | 001732 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 529 | 001734 | 000000 | 0 | |
| 530 | | | | |
| 531 | 001736 | 017201 | EM60 | ;"XMIT DID NOT INTERRUPT" |
| 532 | 001740 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 533 | 001742 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 534 | 001744 | 000000 | 0 | |
| 535 | | | | |
| 536 | 001746 | 017230 | EM61 | ;"XMIT RE-INTERRUPTED" |
| 537 | 001750 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 538 | 001752 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 539 | 001754 | 000000 | 0 | |
| 540 | | | | |
| 541 | 001756 | 017254 | EM62 | ;"LOADING 1BUF DID NOT CLEAR INTERRUPT" |
| 542 | 001760 | 020575 | DH1 | ;"TEST# ERR PC TCSR" |
| 543 | 001762 | 021340 | DT1 | ;STESTN, SERRPC, TCSR |
| 544 | 001764 | 000000 | 0 | |
| 545 | | | | |
| 546 | 001766 | 017321 | EM63 | ;"RCVR ACTIVE NOT SET" |
| 547 | 001770 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 548 | 001772 | 021360 | DT6 | ;STESTN, SERRPC, RCSR |
| 549 | 001774 | 000000 | 0 | |
| 550 | | | | |
| 551 | 001776 | 017345 | EM64 | ;"RECEIVER DONE NEVER SET" |
| 552 | 002000 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 553 | 002002 | 021360 | DT6 | ;STESTN, SERRPC, RCSR |
| 554 | 002004 | 000000 | 0 | |
| 555 | | | | |
| 556 | 002006 | 017371 | EM65 | ;"RCVR ACTIVE NOT CLEARED WITH DONE SET2" |
| 557 | 002010 | 020647 | DH6 | ;"TEST# ERR PC RCSR" |
| 558 | 002012 | 021360 | DT6 | ;STESTN, SERRPC, RCSR |

| | | | | |
|-----|--------|--------|-------|--|
| 559 | 002014 | 000000 | 0 | |
| 560 | | | | |
| 561 | 002016 | 017437 | EM66 | :"RESET DID NOT CLEAR RCVR DONE" |
| 562 | 002020 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 563 | 002022 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 564 | 002024 | 000000 | 0 | |
| 565 | | | | |
| 566 | 002026 | 017475 | EM67 | :"RDR ENABLE SET DID NOT CLEAR RCVR DONE" |
| 567 | 002030 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 568 | 002032 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 569 | 002034 | 000000 | 0 | |
| 570 | | | | |
| 571 | 002036 | 017540 | EM70 | :"READING RBUF DID NOT CLEAR RCVR DONE" |
| 572 | 002040 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 573 | 002042 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 574 | 002044 | 000000 | 0 | |
| 575 | | | | |
| 576 | 002046 | 017605 | EM71 | :"RCVR INTERRUPT WITH ENABLE CLEAR" |
| 577 | 002050 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 578 | 002052 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 579 | 002054 | 000000 | 0 | |
| 580 | | | | |
| 581 | 002056 | 017754 | EM72 | :"RCVR DID NOT INTERRUPT" |
| 582 | 002060 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 583 | 002062 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 584 | 002064 | 000000 | 0 | |
| 585 | | | | |
| 586 | 002066 | 017647 | EM73 | :"RCVR INTERRUPTS AT PRIORITY 7" |
| 587 | 002070 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 588 | 002072 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 589 | 002074 | 000000 | 0 | |
| 590 | | | | |
| 591 | 002076 | 017705 | EM74 | :"RCVR INTERRUPT REQUEST PASSED WITH ENABLE CLEAR" |
| 592 | 002100 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 593 | 002102 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 594 | 002104 | 000000 | 0 | |
| 595 | | | | |
| 596 | 002106 | 017754 | EM75 | :"RCVR DID NOT INTERRUPT" |
| 597 | 002110 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 598 | 002112 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 599 | 002114 | 000000 | 0 | |
| 600 | | | | |
| 601 | 002116 | 020003 | EM76 | :"RECEIVER RE-INTERRUPTED" |
| 602 | 002120 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 603 | 002122 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 604 | 002124 | 000000 | 0 | |
| 605 | | | | |
| 606 | 002126 | 020027 | EM77 | :"READING RBUF DID NOT CLEAR INTERRUPT" |
| 607 | 002130 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 608 | 002132 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 609 | 002134 | 000000 | 0 | |
| 610 | | | | |
| 611 | 002136 | 020074 | EM100 | :"RESET DID NOT CLEAR RCVR INTERRUPT" |
| 612 | 002140 | 020647 | DH6 | :"TEST# ERR PC RCSR" |
| 613 | 002142 | 021360 | DT6 | :"STESTN, SERRPC, RCSR" |
| 614 | 002144 | 000000 | 0 | |

| | | | | | |
|-----|--------|--------|-------|--|---|
| 615 | | | | | |
| 616 | | | | | |
| 617 | 002146 | 020137 | EM101 | | ;'OR' FLAG DID NOT SET" |
| 618 | 002150 | 020647 | DH6 | | |
| 619 | 002152 | 021360 | DT6 | | ;\$TESTN,\$ERRPC,\$RCSR |
| 620 | 002154 | 000000 | 0 | | |
| 621 | | | | | |
| 622 | 002156 | 020165 | EM102 | | ;'ERROR' NOT SET WITH 'OR' FLAG" |
| 623 | 002160 | 020647 | DH6 | | ;'TEST# ERR PC RCSR" |
| 624 | 002162 | 021360 | DT6 | | ;\$TESTN,\$ERRPC,\$RCSR |
| 625 | 002164 | 000000 | 0 | | |
| 626 | | | | | |
| 627 | 002166 | 020224 | EM103 | | ;'BREAK DID NOT TRANSMIT ALL ZEROES" |
| 628 | 002170 | 021046 | DH103 | | ;'TEST# ERR PC RCSR DATA" |
| 629 | 002172 | 021436 | DT103 | | ;\$TESTN,\$ERRPC,\$RCSR,\$BDDAT |
| 630 | 002174 | 000000 | 0 | | |
| 631 | | | | | |
| 632 | 002176 | 020262 | EM104 | | ;'BREAK DID NOT SET FRAMING ERROR" |
| 633 | 002200 | 020647 | DH6 | | ;'TEST# ERR PC RCSR" |
| 634 | 002202 | 021360 | DT6 | | ;\$TESTN,\$ERRPC,\$RCSR |
| 635 | 002204 | 000000 | 0 | | |
| 636 | | | | | |
| 637 | 002206 | 020317 | EM105 | | ;'DATA COMPARE ERROR" |
| 638 | 002210 | 021103 | DH105 | | ;'TEST# ERR PC RCSR GOOD BAD" |
| 639 | 002212 | 021450 | DT105 | | ;\$TESTN,\$ERRPC,\$RCSR,\$D,\$B |
| 640 | 002214 | 000000 | 0 | | |
| 641 | | | | | |
| 642 | 002216 | 020342 | EM106 | | ;'DATA COMPARE ERROR WITH CABLE" |
| 643 | 002220 | 021103 | DH105 | | ;'TEST# ERR PC RCSR GOOD BAD" |
| 644 | 002222 | 021450 | DT105 | | ;\$TESTN,\$ERRPC,\$RCSR,\$D,\$B |
| 645 | 002224 | 000000 | 0 | | |
| 646 | | | | | |
| 647 | 002226 | 020400 | EM107 | | ;'TIMEOUT IN EXERCISER TEST" |
| 648 | 002230 | 020647 | DH6 | | ;'TEST# ERR PC RCSR" |
| 649 | 002232 | 021360 | DT6 | | ;\$TESTN,\$ERRPC,\$RCSR |
| 650 | 002234 | 000000 | 0 | | |
| 651 | | | | | |
| 652 | 002236 | 020432 | EM110 | | ;'INCORRECT RECEIVE COUNT" |
| 653 | 002240 | 021147 | DH110 | | ;'TEST# ERR PC RCSR TRANS RCV" |
| 654 | 002242 | 021464 | DT110 | | ;\$TESTN,\$ERRPC,\$RCSR,\$XMTCNT,\$RCVCNT |
| 655 | 002244 | 000000 | 0 | | |
| 656 | | | | | |
| 657 | 002246 | 020462 | EM111 | | ;'DATA COMPARE ERROR IN EXERCISER" |
| 658 | 002250 | 021103 | DH105 | | ;'TEST# ERR PC RCSR GOOD BAD" |
| 659 | 002252 | 021450 | DT105 | | ;\$TESTN,\$ERRPC,\$RCSR,\$D,\$B |
| 660 | 002254 | 000000 | 0 | | |
| 661 | | | | | |
| 662 | 002256 | 020522 | EM112 | | ;'TRAP CATCHER" |
| 663 | 002260 | 021213 | DH112 | | ;'TEST# ERR PC RCSR OLDPTRAP ADR" |
| 664 | 002262 | 021500 | DT112 | | ;\$TESTN,\$ERRPC,\$RCSR,\$OLDPTRAP,\$BOVECT |
| 665 | 002264 | 000000 | 0 | | |
| 666 | | | | | |
| 667 | 002266 | 020537 | EM113 | | ;'NO CLK INTERRUPT IN EXERCISER" |
| 668 | 002270 | 020721 | DH10 | | ;'TEST# ERR PC LKS" |
| 669 | 002272 | 021400 | DT10 | | ;\$TESTN,\$ERRPC,\$LKS |
| 670 | 002274 | 000000 | 0 | | |


```

671
672 002275 000000 CTSTFL: .WORD 0 ;CONSOLE UNDER TEST FLAG
673 002300 000000 TMP1: .WORD 0 ;TEMP LOCATION FOR TABLE OFFSETS
674 002302 000000 TMP2: .WORD 0 ;TEMP LOCATION FOR DEVICE COUNT
675 002304 000000 TMP3: .WORD 0 ;LOCATION FOR DEVICE MAP BIT TEST MASK
676 ;REGISTER AND VECTOR ADDRESSES FOR THE DL-11W UNDER TEST
677
678 002306 000000 RCSR: .WORD 0
679 002310 000000 RBUF: .WORD 0
680 002312 000000 TCSR: .WORD 0
681 002314 000000 TBUF: .WORD 0
682 002316 000000 RVECT: .WORD 0
683 002320 000000 RPSW: .WORD 0
684 002322 000000 TVECT: .WORD 0
685 002324 000000 TPSW: .WORD 0
686
687 ;CONSOLE REGISTER AND VECTOR ADDRESSES FOR THE DL-11W
688
689 002326 177560 CRCSR: 177560 ;ADDRESS OF RECEIVER COMMAND/STATUS REGISTER
690 002330 177562 CRBUF: 177562 ;ADDRESS OF RECEIVER BUFFER
691 002332 177564 CTCRS: 177564 ;ADDRESS OF TRANSMITTER COMMAND/STATUS REGISTER
692 002334 177566 CTBUF: 177566 ;ADDRESS OF TRANSMITTER BUFFER
693 002336 000060 CRVECT: 60 ;RECEIVER INTERRUPT VECTOR
694 002340 000062 CRPSW: 62
695 002342 000064 CTVECT: 64 ;TRANSMITTER INTERRUPT VECTOR
696 002344 000066 CTPSW: 66
697
698 ;REAL TIME CLOCK REGISTER AND VECTOR ADDRESSES
699 002346 177546 LKS: .WORD 177546
700 002350 000100 RTCVT: .WORD 100
701 002352 000102 RTCPSW: .WORD 102
702
703 002354 000020 ADRTBL: .BLKW 20
704 002414 000020 VCTTBL: .BLKW 20
705
706
707 ;SUBROUTINE TO GENERATE DEVICE ADDRESS TABLE
708
709 002454 012702 002354 DEVAR: MOV #ADRTBL,R2 ;POINT R2 TO THE DEVICE ADDRESS TABLE
710 002460 016700 176456 MOV $BASE,R0 ;LOAD BASE DEVICE ADDRESS IN R0
711 002464 010001 MOV R0,R1 ;
712 002466 062701 000170 ADD #170,R1 ;POINT R1 TO LAST DEVICE ADDRESS
713 002472 010022 IS: MOV R0,(R2)+ ;MOVE DEVICE ADDRESS TO TABLE
714 002474 062700 000010 ADD #10,R0 ;POINT R0 TO NEXT DEVICE ADDRESS
715 002500 020001 CMP R0,R1 ;FINISHED GENERATING TABLE?
716 002502 003773 BLE IS ;BR, IF LAST DEVICE ADDRESS NOT LOADED
717 002504 000207 RTS PC
718
719
720
721 002506 005067 176356 START: CLR $FATAL ;CLEAR ERROR NO.
722 002512 005067 176350 CLR $MSGTYP ;CLEAR MESSAGE TYPE
723 002516 005067 176350 CLR $TESTN ;CLEAR TEST NO.
724 002522 005067 177550 CLR CTSTFL ;CLEAR CONSOLE UNDER TEST FLAG
725 002526 005067 176344 CLR $DEVCT ;CLEAR DEVICE COUNT
726 002532 005067 176342 CLR $UNIT ;CLEAR UNIT NUMBER
  
```

```

727 002536 012737 000006 000004      MOV      #6,2#4      ;INITIALIZE TIMEOUT VECTORS TO TRAP
728 002544 012737 000003 000006      MOV      #3,2#6      ; CATCHER ROUTINE
729
730      .SBTTL  INITIALIZE THE COMMON TAGS
731      ;;CLEAR THE COMMON TAGS ($CMTAG) AREA
732 002552 012706 001000      MOV      #SCMTAG,R6  ;;FIRST LOCATION TO BE CLEARED
733 002556 005026      CLR      (R6)+      ;;CLEAR MEMORY LOCATION
734 002560 022706 001040      CMP      #SWR,R6    ;;DONE?
735 002564 001374      BNE      #-6        ;;LOOP BACK IF NO
736 002566 012706 001000      MOV      #1000,SP   ;;SETUP THE STACK POINTER
737      ;;INITIALIZE A FEW VECTORS
738 002572 012737 012326 000020      MOV      #$$SCOPE,2#IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
739 002600 012737 000340 000022      MOV      #340,2#IOTVEC+2 ;;LEVEL 7
740 002606 012737 011632 000030      MOV      #ERROR,2#EMTVEC  ;;EMT VECTOR FOR ERROR ROUTINE
741 002614 012737 000340 000032      MOV      #340,2#EMTVEC+2 ;;LEVEL 7
742 002622 012737 014232 000034      MOV      #TRAP,2#TRAPVEC  ;;TRAP VECTOR FOR TRAP CALLS
743 002630 012737 000340 000036      MOV      #340,2#TRAPVEC+2 ;;LEVEL 7
744 002636 012737 012150 000024      MOV      #SPWRDN,2#PWRVEC  ;;POWER FAILURE VECTOR
745 002644 012737 000340 000026      MOV      #340,2#PWRVEC+2  ;;LEVEL 7
746 002652 016767 006602 006572      MOV      $ENDCT,$EOPCT  ;;SETUP END-OF-PROGRAM COUNTER
747 002660 005067 176174      CLR      $ESCAPE      ;;CLEAR THE ESCAPE ON ERROR ADDRESS
748 002664 112767 000001 176123      MOV      #1,$SERMAX     ;;ALLOW ONE ERROR PER TEST
749 002672 012767 002672 176106      MOV      #,$SLPADR     ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
750 002700 012767 002700 176102      MOV      #,$SLPERR     ;;SETUP THE ERROR LOOP ADDRESS
751      ;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
752      ;;EQUAL TO A "-1" SETUP FOR A SOFTWARE SWITCH REGISTER.
753 002706 013746 000004      MOV      2#ERRVEC,-(SP) ;;SAVE ERROR VECTOR
754 002712 012737 002746 000004      MOV      #64$,$ERRVEC  ;;SET UP ERROR VECTOR
755 002720 012767 177570 176112      MOV      #DSWR,$SWR    ;;SETUP FOR A HARDWARE SWICH REGISTER
756 002726 012767 177570 176106      MOV      #DDISP,$DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
757 002734 022777 177777 176076      CMP      #-1,$SWR     ;;TRY TO REFERENCE HARDWARE SWR
758 002742 001012      BNE      66$         ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
759      ;;AND THE HARDWARE SWR IS NOT = -1
760 002744 000403      BR      65$         ;;BRANCH IF NO TIMEOUT
761 002746 012716 002754 64$:      MOV      #65$,(SP)   ;;SET UP FOR TRAP RETURN
762 002752 000002      RTI
763 002754 012767 000176 176056 65$:      MOV      #SWREG,$SWR  ;;POINT TO SOFTWARE SWR
764 002762 012767 000174 176052      MOV      #DISPREG,$DISPLAY
765 002770 012637 000004 66$:      MOV      (SP)+,2#ERRVEC ;;RESTORE ERROR VECTOR
766
767 002774 005067 176074      CLR      $PASS        ;;CLEAR PASS COUNT
768 002780 132767 000200 176101      BITB    #APTSIZE,$ENVM ;;TEST USER SIZE UNDER APT
769 003006 001403      BEQ     67$         ;;YES,USE NON-APT SWITCH
770 003010 012767 001110 176022      MOV     #$$SWREG,$SWR ;;NO,USE APT SWITCH REGISTER
771 003016 67$:
772 003016 132767 000001 176062      BITB    #BIT0,$ENVV   ;;CHECK IF ON APT
773 003024 001404      BEQ     MANL        ;;BR IF NOT APT
774 003026 132767 000200 176053      BITB    #BIT7,$ENVM  ;;DID APT SIZE
775 003034 001056      BNE     APTSZD      ;;BR, IF APT SIZED
776 003036 032777 000040 175774 MANL:   BIT     #BITS,$SWR   ;;WAS "$DEVN" MANUALLY SET?
777 003044 001052      BNE     APTSZD      ;;IF YES, SKIP SELF-SIZING
778
779 003046 004767 177402      SIZE:   JSR     PC,DEVADR ;;GENERATE DEVICE ADDRESS TABLE
780 003052 005067 177224      CLR     TMP2        ;;CLR TEMP LOCATION TO KEEP DEVICE COUNT
781 003056 005067 176062      CLR     $DEVN       ;;CLEAR DEVICE MAP
782 003062 013703 000004      MOV     #2#4,R3     ;;SAVE TIMEOUT VECTOR
  
```

| | | | | | | | |
|-----|--------|--------|--------|--------|-------------|-------------|---|
| 783 | 003066 | 012737 | 003116 | 000004 | MOV | #45, R4 | ; SET TIMEOUT POINTER |
| 784 | 003074 | 016700 | 176042 | | MOV | \$BASE, R0 | ; LOAD BASE ADDRESS |
| 785 | 003100 | 062700 | 000160 | | ADD | #160, R0 | ; POINT R0 TO UNIT #15 (UNIT#0=CONSOLE) |
| 786 | 003104 | 005710 | | | 3\$: TST | (R0) | ; CHECK FOR DEVICE EXISTANCE |
| 787 | 003106 | 005267 | 176032 | | INC | \$DEVN | ; INDICATE DEVICE EXISTANCE IN DEVICE MAP |
| 788 | 003112 | 005267 | 177164 | | INC | TMP2 | ; INCREMENT DEVICE COUNT |
| 789 | 003116 | 012706 | 001000 | | 4\$: MOV | #1000, SP | ; RESET STACK POINTER |
| 790 | 003122 | 006367 | 176016 | | ASL | \$DEVN | ; ADJUST DEVICE MAP FOR NEXT UNIT CHECK |
| 791 | 003126 | 162700 | 000010 | | SJB | #10, R0 | ; POINT R0 TO NEXT DEVICE NUMBER |
| 792 | 003132 | 026700 | 176004 | | CMP | \$BASE, R0 | ; FINISHED SIZING? |
| 793 | 003136 | 003762 | | | BLE | 3\$ | ; BR, IF BASE ADDRESS HAS NOT BEEN CHECKED |
| 794 | 003140 | 016700 | 177162 | | MOV | CRCR, R0 | ; LOAD CONSOLE DEVICE ADDRESS |
| 795 | 003144 | 012737 | 003164 | 000004 | MOV | #55, R4 | ; SET UP TIMEOUT POINTER |
| 796 | 003152 | 005710 | | | TST | (R0) | ; TEST FOR CONSOLE EXISTANCE |
| 797 | 003154 | 005267 | 175764 | | INC | \$DEVN | ; INDICATE CONSOLE EXISTANCE IN DEVICE MAP |
| 798 | 003160 | 005267 | 177116 | | INC | TMP2 | ; INCREMENT DEVICE COUNT |
| 799 | 003164 | 010337 | 000004 | | 5\$: MOV | R3, R4 | ; RESTORE TIMEOUT VECTOR |
| 800 | 003170 | 000415 | | | BR | VCTADR | ; BR TO GENERATE VECTOR ADDRESS TABLE |
| 801 | | | | | | | |
| 802 | 003172 | 005067 | 177104 | | APTSZD: CLR | TMP2 | ; CLEAR TEMP LOCATION TO KEEP DEVICE CNT |
| 803 | 003176 | 016702 | 175742 | | MOV | \$DEVN, R2 | ; MOVE DEVICE MAP TO R2 |
| 804 | 003202 | 005702 | | | TSTDVM: TST | R2 | ; TEST MSB OF DEVICE MAP |
| 805 | 003204 | 100002 | | | BPL | 1\$ | ; BR, IF MSB IS ZERO |
| 806 | 003206 | 005267 | 177070 | | INC | TMP2 | ; INCREMENT DEVICE COUNT, IF MSB=1 |
| 807 | 003212 | 006302 | | | 1\$: ASL | R2 | ; SHIFT NEXT BIT INTO MSB POSITION |
| 808 | 003214 | 001401 | | | BEQ | DVACT | ; BR, IF NO OTHER BITS ARE SET IN \$DEVN |
| 809 | 003216 | 000771 | | | BR | TSTDVM | ; CONTINUE CHECKING \$DEVN, IF MORE BITS SET |
| 810 | 003220 | 004767 | 177230 | | DVACT: JSR | PC, DEVAOR | ; GENERATE DEVICE ADDRESS TABLE |
| 811 | | | | | | | |
| 812 | | | | | | | ; GENERATE VECTOR ADDRESS TABLE |
| 813 | | | | | | | |
| 814 | 003224 | 012702 | 002414 | | VCTADR: MOV | #VCTTSL, R2 | ; GET LOCATION OF VECTOR TABLE |
| 815 | 003230 | 113700 | 001136 | | MOVB | #SVECT1, R0 | ; COPY BASE VECTOR |
| 816 | 003234 | 042700 | 177400 | | BIC | #177400, R0 | ; CLEAR BYTE SIGN EXTENSION |
| 817 | 003240 | 010001 | | | MOV | R0, R1 | |
| 818 | 003242 | 062701 | 000170 | | ADD | #170, R1 | ; POINT R1 TO LAST DEVICE VECTOR |
| 819 | 003246 | 010022 | | | 1\$: MOV | R0, (R2)+ | ; PUT VECTOR ADDRESS IN TABLE |
| 820 | 003250 | 062700 | 000010 | | ADD | #10, R0 | ; POINT R0 TO NEXT VECTOR ADDRESS |
| 821 | 003254 | 020001 | | | CMP | R0, R1 | ; FINISHED GENERATING VECTOR TABLE? |
| 822 | 003256 | 003773 | | | BLE | 1\$ | ; BR, IF LAST VECTOR IS NOT LOADED |
| 823 | | | | | | | |
| 824 | | | | | | | |
| 825 | | | | | | | ; MOVE DEVICE COUNT INTO DEVICE COUNT MESSAGE |
| 826 | 003260 | 016700 | 177016 | | MOV | TMP2, R0 | ; COPY DEVICE COUNT INTO R0 |
| 827 | 003264 | 005001 | | | CLR | R1 | ; CLEAR AUXILIARY REGISTER |
| 828 | 003266 | 070300 | | | SWAB | R0 | ; PUT DEVICE COUNT IN UPPER BYTE OF R0 |
| 829 | 003270 | 006300 | | | ASL | R0 | ; MOVE MSB OF COUNT INTO |
| 830 | 003272 | 006300 | | | ASL | R0 | ; MSB OF R0 |
| 831 | 003274 | 006300 | | | SHIFT: ASL | R0 | ; PUT MSB OF COUNT INTO CARRY |
| 832 | 003276 | 106101 | | | ROLB | R1 | ; MOVE MSB OF COUNT INTO R1 |
| 833 | 003300 | 006300 | | | ASL | R0 | ; MOVE NEXT BIT TO CARRY |
| 834 | 003302 | 106101 | | | ROLB | R1 | ; MOVE INTO R1 |
| 835 | 003304 | 006300 | | | ASL | R0 | ; MOVE LAST BIT OF DIGIT |
| 836 | 003306 | 106101 | | | ROLB | R1 | ; INTO R1 |
| 837 | 003310 | 062701 | 000060 | | ADD | #60, R1 | ; CONVERT DIGIT TO ASCII |
| 838 | 003314 | 000301 | | | SWAB | R1 | ; MOVE DIGIT TO UPPER BYTE |

```

839 003316 032701 000020 BIT #BIT4,R1 ;HAVE BOTH DIGITS BEEN MOVED TO R1?
840 003322 001764 BEQ SHIFT ;BR, IF NOT
841 003324 010167 015760 MOV R1,M2A ;MOVE DEVICE COUNT TO OUTPUT MESSAGE
842
843
844 003330 052767 000002 176746 BEGIN: BIS #BIT1,TMP3 ;SET UP BIT MASK TO TEST $DEVH FOR DEVICES EXCEPT CONSOL
845 003336 005067 176736 CLR TMP1 ;CLEAR LOCATION TO STORE TABLE OFFSETS
846 003342 032767 000001 175574 BIT #BIT0,$DEVH ;IS CONSOLE TO BE TESTED?
847 003350 001001 BNE TCONS ;BR, IF CONSOLE IS TO BE TESTED
848 003352 000414 BR TSTDEV ;BR, TO TEST OTHER DEVICES
849 003354 005267 176716 TCONS: INC CTSTFL ;INDICATE CONSOLE UNDER TEST
850 003360 012700 002326 MOV #CRCSR,R0 ;SET UP CONSOLE DEVICE ADDRESSES
851 003364 012701 002306 MOV #RCSR,R1 ;POINT R1 TO UUT ADDRESS TABLE
852 003370 012021 IS: MOV (R0)+,(R1)+ ;TRANSFER CONSOLE ADDRESSES
853 003372 022701 002324 CMP #TPSW,R1 ;FINISHED TRANSFER?
854 003376 002374 BGE IS ;BR, IF NOT
855 003400 000167 000122 JMP TST1 ;GO TEST CONSOLE INTERFACE
856
857 ;PREPARE ADDRESSES AND VECTORS FOR UUT
858 003404 036767 176674 175532 TSTDEV: BIT TMP3,$DEVH ;CHECK TO SEE IF DEVICE IS TO BE TESTED
859 003412 001010 BNE SETADR ;BR, IF YES
860 003414 006367 176664 ASL TMP3 ;SHIFT MASK TO CHECK NEXT $DEVH BIT
861 003420 062767 000002 176652 ADD #2,TMP1 ;INCREMENT TABLE INDEX
862 003426 005267 175446 INC $UNIT ;INCREMENT UNIT NUMBER
863 003432 000764 BR TSTDEV ;GO TEST NEXT BIT OF DEVICE MAP
864
865 003434 005267 175440 SETADR: INC $UNIT ;UPDATE UNIT NUMBER
866 003440 006367 176640 ASL TMP3 ;UPDATE DEVICE MAP TEST MASK
867 003444 016702 176620 MOV TMP1,R2 ;MOVE TABLE OFFSET TO R2
868 003450 062767 000001 176622 ADD #2,TMP1 ;UPDATE TABLE OFFSET FOR NEXT DEVICE
869 003456 016200 002354 MOV #ADR_TBL(R2),R0 ;PUT UUT ADDRESS INTO R0
870 003462 012701 002326 MOV #RCSR,R1 ;POINT R1 TO STORAGE AREA FOR UUT ADDRESSES
871 003466 010021 ADR: MOV R0,(R1)+ ;TRANSFER UUT ADDRESS
872 003470 062700 ADD #2,R0 ;POINT TO NEXT UUT REGISTER
873 003474 030027 000006 BIT R0,#6 ;FINISHED TRANSFER?
874 003500 001372 BNE ADR ;BR, IF NOT
875
876 003502 016200 002414 VECT: MOV #ADR_TBL(R2),R0 ;PUT UUT VECTOR INTO R0
877 003506 010021 MOV R0,(R1)+ ;TRANSFER UUT VECTORS TO ACTIVE TABLE AREA
878 003510 062700 ADD #2,R0 ;POINT TO NEXT VECTOR
879 003514 030027 000006 BIT R0,#6 ;FINISHED TRANSFER?
880 003520 001372 BNE VECT ;BR, IF NOT
881 003522 000167 000000 JMP TST1 ;GO TEST DEVICE
882
883
    
```

```

894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926

```

```

*****
;TEST 1      TEST ABILITY TO REFERENCE TCSR
*****
TST1:  SCOPE
      MOV     R04,R3      ;SAVE TIMEOUT VECTOR
      MOV     R15,R04    ;SET UP TIMEOUT VECTOR
      TST    TCSR        ;REFERENCE THE XMIT COMMAND/STATUS REG.
      BR     4$          ;GO TO END OF TEST

1$:   CMP     (SP)+,(SP)+ ;RESTORE SP AFTER TIMEOUT
      TST    CTSTFL      ;CHECK IF DEVICE IS CONSOLE
      BNE   2$          ;IF YES, SKIP ERROR TYPEOUT
      ERROR 1           ;REPORT ERROR TO APT & TTY
      BR    4$          ;BR TO END OF TEST

2$:   JSR    PC,SATY4    ;: ONLY REPORT A FATAL ERROR
                          ;: THE ERROR NUMBER (FROM APT LIST)

3$:   HALT
4$:   MOV     R3,R04     ;RESTORE TIMEOUT VECTOR

*****
;TEST 2      TEST ABILITY TO REFERENCE TBUF
*****
TST2:  SCOPE
      MOV     R04,R3      ;SAVE TIMEOUT VECTOR
      MOV     R15,R04    ;SET UP TIMEOUT VECTOR
      TST    TBUF        ;REFERENCE THE XMIT BUFFER
      BR     4$          ;GO TO END OF TEST

1$:   CMP     (SP)+,(SP)+ ;RESTORE SP AFTER TIMEOUT
      TST    CTSTFL      ;CHECK IF DEVICE IS CONSOLE
      BNE   2$          ;IF YES, SKIP ERROR TYPEOUT
      ERROR 2           ;REPORT ERROR TO APT & TTY
      BR    4$          ;BR TO END OF TEST

2$:   JSR    PC,SATY4    ;: ONLY REPORT A FATAL ERROR
                          ;: THE ERROR NUMBER (FROM APT LIST)

3$:   HALT
4$:   MOV     R3,R04     ;RESTORE TIMEOUT VECTOR

```

927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976

003652 000004
003654 005077 176434
003660 105777 176426
003664 100016

003666 005077 176422
003672 105777 176414
003676 100011

003700 005767 176372
003704 001002
003706 104003
003710 000404
003712
003712 004767 006600
003716 000003
003720 000000
003722 005000
003724 105777 176362
003730 100414
003732 005200
003734 001373

003736 005767 176334
003742 001002
003744 104004
003746 000405
003750
003750 004767 006542
003754 000004
003756 000000
003760 000415

003762 005737 000042
003766 001012
003770 005767 175100
003774 001007
003776 005767 175074
004002 001004
004004 104401
004006 021264
004010 104401
004012 021306

TEST 3 TEST THAT TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED

TST3: SCOPE
CLR @TBUF ;LOAD XBUF
TSTB @TCSR ;CHECK DONE
BPL 3\$;BR IF CLEAR
;FILL SECOND BUFFER, BECAUSE REFRESH COULD CAUSE
; FIRST TEST TO FAIL
CLR @TBUF ;FILL DOUBLE BUFFER
TSTB @TCSR ;CHECK DONE
BPL 2\$;BR IF CLEAR

TST CTSTFL ;CHECK IF DEVICE IS CONSOLE
BNE 1\$;IF YES, SKIP ERROR TYPEOUT
ERROR 3 ;DONE NOT CLEARED WITH TBUF FULL
BR 3\$;BR TO END OF TEST

1\$: JSR PC, SATY4 ;: ONLY REPORT A FATAL ERROR
3 ;: THE ERROR NUMBER (FROM APT LIST)
3\$: HALT ;TCSR "DONE" NOT CLEARED WITH TBUF FULL
3\$: CLR RO ;CLEAR TIMER
4\$: TSTB @TCSR ;CHECK FOR XMIT DONE
BMI 6\$;IF DONE SETS, BR TO NEXT TEST
INC RO ;INCREMENT TIMER
BNE 4\$;BR IF TIMER NOT DONE

5\$: TST CTSTFL ;CHECK IF DEVICE IS CONSOLE
BNE 5\$;TCSR "DONE" DOES NOT SET
ERROR 4 ;BR TO END OF TEST
BR 6\$

5\$: JSR PC, SATY4 ;: ONLY REPORT A FATAL ERROR
4 ;: THE ERROR NUMBER (FROM APT LIST)
HALT 4
BR TST4 ;BR TO NEXT TEST, AND SKIP THE TYPEOUT THAT FOLLOWS
; BECAUSE OF THIS FAILURE

6\$: TST @M2 ;UNDER ACT11?
BNE TST4 ;IF YES, SKIP IDENT. TYPEOUT
TST \$PASS ;IS THIS THE FIRST PASS?
BNE TST4 ;IF NOT BR TO NEXT TEST & SKIP THE IDENTIFICATION TYPEOU
TST \$DEVCT ;IS THIS THE FIRST SUBPASS?
BNE TST4 ;IF NOT, BR TO NEXT TEST
TYPE ;TYPE PROGRAM IDENTIFICATION
M1 ;TYPE NUMBER OF DEVICES UNDER TEST
TYPE M2

E03

MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 21
 DZDLDA.P11 T3 TEST THAT TCSR BIT7(DONE) CLEARS WHEN >BUF IS LOADED

SEQ 0030

```

977
978
979
980
981
982 004014 000004
983 004016 005077 176272
984 004022 105777 176264
985 004026 100375
986 004030 005077 176260
987 004034 000240
988 004036 000005
989 004040 105777 176246
990 004044 100401
991
992 004046 104005
993
994
995
996
997
998
999 004050 000004
1000 004052 013703 000004
1001 004056 012737 004072 000004
1002 004064 005777 176216
1003 004070 000402
1004
1005 004072 022626
1006 004074 104006
1007 004076 010337 000004

```

```

*****
;TEST 4 TEST THAT TCSR "DONE" SETS WITH RESET
*****
↑ST4: SCOPE
CLR @TBUF ;LOAD TRANSMIT BUFFER
IS: TSTB @TCSR ;WAIT FOR DONE
BPL IS
CLR @TBUF ;LOAD SECOND BUFFER
NOP
RESET ;CLEAR DONE WITH RESET
TSTB @TCSR ;CHECK FOR DONE SET
BMI TST5 ;BR TO NEXT TEST IF DONE SET
ERROR 5 ;TCSR "DONE" DOES NOT SET WITH RESET

```

```

*****
;TEST 5 TEST ABILITY TO ACCESS RCSR
*****
↑ST5: SCOPE
MOV @#4,R3 ;SAVE TIMEOUT VECTOR
MOV @IS,@#4 ;SET UP TIMEOUT VECTOR
TST @RCSR ;ACCESS RCSR
BR ZS ;BR TO END OF TEST
IS: CMP (SP)+,(SP)+ ;RESTORE SP AFTER TIMEOUT
ERROR 6 ;CAN NOT ACCESS RCSR
ZS: MOV R3,@#4 ;RESTORE TIMEOUT VECTOR

```

F03

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 22
 DZDLDA.P11 TS TEST ABILITY TO ACCESS RCSR

SEQ 0031

```

1008
1009
1010
1011
1012
1013 004102 000004
1014 004104 013703 000004
1015 004110 012737 004124 000004
1016 004116 005777 176166
1017 004122 000402
1018
1019 004124 022626
1020 004126 104007
1021 004130 010337 000004
1022
1023
1024
1025
1026
1027
1028 004134 000004
1029 004136 005767 176134
1030 004142 001420
1031 004144 032777 000100 174666
1032 004152 001014
1033 004154 013703 000004
1034 004160 012737 004174 000004
1035 004166 005777 176154
1036 004172 000402
1037
1038 004174 022626
1039 004176 104010
1040
1041 004200 010337 000004
1042

```

```

*****
*TEST 6 TEST ABILITY TO ACCESS RBUF
*****
TST6: SCOPE
      MOV 2#4,R3 ;SAVE TIMEOUT VECTOR
      MOV #15,2#4 ;SET UP TIMEOUT VECTOR
      TST 2#RBUF ;ACCESS RBUF
      BR 2$ ;BR TO END OF TEST

1$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER TIMEOUT
   ERROR 7 ;CAN NOT ACCESS RBUF
2$: MOV R3,2#4 ;RESTORE TIMEOUT VECTOR

*****
*TEST 7 TEST ABILITY TO ACCESS LKS
*****
TST7: SCOPE
      TST CTSTFL ;IS CONSOLE UNDER TEST?
      BEQ TST10 ;IF NOT, SKIP THIS TEST
      BIT #BIT6,2#SWR ;ARE LINE CLOCK TESTS INHIBITED?
      BNE TST10 ;IF YES, SKIP THIS TEST
      MOV 2#4,R3 ;SAVE TIMEOUT VECTOR
      MOV #15,2#4 ;SET UP TIMEOUT VECTOR
      TST 2#LKS ;ACCESS LKS
      BR 2$ ;NO TIMEOUT - BR TO END OF TEST

1$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER TIMEOUT
   ERROR 10 ;CAN NOT ACCESS LKS
2$: MOV R3,2#4 ;RESTORE TIMEOUT VECTOR

```


G03

```

1043
1044
1045
1046
1047
1048 004204 000004
1049 004206 032777 000400 174624
1050 004214 001462
1051 004216 000005
1052 004220 032777 000001 176064
1053 004226 001411
1054 004230 005767 176042
1055 004234 001002
1056 004236 104011
1057 004240 000404
1058 004242
1059 004242 004767 006250
1060 004246 000011
1061 004250 000000
1062
1063 004252 052777 000001 176032
1064 004260 032777 000001 176024
1065 004266 001001
1066
1067 004270 104012
1068
1069 004272 042777 000001 176012
1070 004300 032777 000001 176004
1071 004306 001411
1072 004310 005767 175762
1073 004314 001002
1074 004316 104013
1075 004320 000404
1076 004322
1077 004322 004767 006170
1078 004326 000013
1079 004330 000000
1080
1081 004332 052777 000001 175752
1082 004340 000005
1083 004342 032777 000001 175742
1084 004350 001404
1085 004352 042777 000001 175732
1086 004360 104014

*****
*TEST 10 TEST THAT BIT0(BREAK BIT) CAN BE SET & CLEARED & RESET
*****
TST10: SCOPE
BIT #BIT0,@SWR ;IS BREAK FUNCTION ENABLED?
BEQ TST11 ;BR TO NEXT TEST, IF NOT
RESET ;CLEAR EVERYTHING
BIT #BIT0,@TCSR ;CHECK BIT0 OF TCSR CLEAR
BEQ 3S ;BR IF CLEAR
TST CTSTFL
BNE 1S
ERROR 11 ;BIT0 WAS NOT CLEAR AFTER RESET
BR 3S

1S: JSR PC,@ATY4 ;; ONLY REPORT A FATAL ERROR
; ; THE ERROR NUMBER (FROM APT LIST)
11
2S: HALT

3S: BIS #BIT0,@TCSR ;SET BIT0 IN TCSR
BIT #BIT0,@TCSR ;TEST BIT0 OF TCSR
BNE 4S ;BR IF SET

ERROR 12 ;BIT0 OF TCSR WILL NOT SET

4S: BIC #BIT0,@TCSR ;CLEAR BIT0 OF TCSR
BIT #BIT0,@TCSR ;TEST BIT0 OF TCSR
BEQ 7S
TST CTSTFL
BNE 5S
ERROR 13 ;BIT0 OF TCSR WILL NOT CLEAR
BR 7S

5S: JSR PC,@ATY4 ;; ONLY REPORT A FATAL ERROR
; ; THE ERROR NUMBER (FROM APT LIST)
13
6S: HALT

7S: BIS #BIT0,@TCSR ;SET BIT0 IN TCSR
RESET ;CLEAR BIT0 WITH RESET
BIT #BIT0,@TCSR ;TEST BIT0 CLEAR
BEQ TST11 ;BR IF CLEAR
BIC #BIT0,@TCSR ;CLEAR BIT0, TO PRINT ERROR
ERROR 14 ;RESET DID NOT CLEAR BIT0 OF TCSR
  
```

H03

.MAIN. MACY11 27(732)
DZDLDA.P11 T10

02-NOV-76 16:15 PAGE 24
TEST THAT BIT0(BREAK BIT) CAN BE SET & CLEARED & RESET

SEQ 0033

```
1087
1088
1089
1090
1091
1092 004362 000004
1093 004364 000005
1094 004366 032777 000004 175716
1095 004374 001411
1096
1097 004376 005767 175674
1098 004402 001002
1099 004404 104015
1100 004406 000404
1101
1102 004410
1103 004410 004767 006102
1104 004414 000015
1105 004416 000000
1106
1107 004420 052777 000004 175664
1108 004426 032777 000004 175656
1109 004434 001001
1110
1111 004436 104016
1112
1113 004440 042777 000004 175644
1114 004446 032777 000004 175636
1115 004454 001411
1116
1117 004456 005767 175614
1118 004462 001002
1119 004464 104017
1120 004466 000404
1121 004470
1122 004470 004767 006022
1123 004474 000017
1124 004476 000000
1125
1126 004500 052777 000004 175604
1127 004506 000005
1128 004510 032777 000004 175574
1129 004516 001404
1130
1131 004520 042777 000004 175564
1132 004526 104020
1133

;*****
;TEST 11 TEST THAT BIT2(MAINT. BIT) CAN BE SET & RESET
;*****
TST11: SCOPE
        RESET          ;CLEAR EVERYTHING
        BIT            #BIT2,@TCSR ;TEST FOR BIT2 OF TCSR CLEAR
        BEQ           3$      ;BR IF CLEAR

        TST           CTSTFL    ;CHECK IF DEVICE IS CONSOLE
        BNE           1$      ;IF YES, SKIP ERROR TYPEOUT
        ERROR        15      ;BIT2 OF TCSR NOT CLEAR AFTER RESET
        BR            3$

1$:
        JSR           PC,@ATY4      ;; ONLY REPORT A FATAL ERROR
        15              ;; THE ERROR NUMBER (FROM APT LIST)
2$:
        HALT
3$:
        BIS           #BIT2,@TCSR ;SET BIT2 OF TCSR
        BIT           #BIT2,@TCSR ;TEST FOR BIT2 SET
        BNE           4$      ;BR IF SET
4$:
        ERROR        16      ;BIT2 OF TCSR WILL NOT SET
4$:
        BIC           #BIT2,@TCSR ;CLEAR BIT2 OF TCSR
        BIT           #BIT2,@TCSR ;TEST BIT2 CLEAR
        BEQ           7$      ;BR IF CLEAR
5$:
        TST           CTSTFL    ;CHECK IF DEVICE IS CONSOLE
        BNE           5$      ;IF YES, SKIP ERROR TYPEOUT
        ERROR        17
        BR            7$
5$:
        JSR           PC,@ATY4      ;; ONLY REPORT A FATAL ERROR
        17              ;; THE ERROR NUMBER (FROM APT LIST)
6$:
        HALT
        ;BIT0 OF TCSR WILL NOT CLEAR
7$:
        BIS           #BIT2,@TCSR ;SET BIT2 OF TCSR
        RESET        ;CLEAR BIT2 WITH RESET
        BIT           #BIT2,@TCSR ;TEST FOR BIT2 CLEAR
        BEQ           TST12      ;IF CLEAR, GO TO NEXT TEST
8$:
        BIC           #BIT2,@TCSR ;CLEAR BIT2, TO PRINT ERROR
        ERROR        20
        ;RESET DID NOT CLEAR BIT2 OF TCSR
```

```

1134
1135
1136
1137
1138
1139 004530 000004
1140 004532 000005
1141 004534 017703 175562
1142 004540 012777 004570 175554
1143 004546 004767 005016
1144 004552 000340
1145 004554 032777 000100 175530
1146 004562 001404
1147 004564 104021
1148
1149 004566 000402
1150
1151 004570 022626 15:
1152 004572 104022          CMP      (SP)+,(SP)+
                            ERROR      22
                            ;RESTORE SP AFTER INTERRUPT
1153
1154
1155 004574 052777 000100 175510 25:
1156 004602 032777 000100 175502          BIS      #BIT6,@TCSR
                            ;SET BIT6 OF TCSR
1157 004610 001001          BIT      #BIT6,@TCSR
                            ;TEST BIT6 OF TCSR
                            BNE      35
                            ;BR, IF SET
1158
1159 004612 104023          ERROR      23
                            ;CANNOT SET BIT6 OF TCSR
1160
1161
1162 004614 042777 000100 175470 35:
1163 004622 032777 000100 175462          BIC      #BIT6,@TCSR
                            ;CLEAR BIT6 OF TCSR
                            BIT      #BIT6,@TCSR
                            ;TEST BIT6 OF TCSR
1164 004630 001401          BEQ      45
                            ;BR IF CLEAR
1165 004632 104024          ERROR      24
                            ;CANNOT CLEAR BIT6 OF TCSR
1166
1167
1168 004634 052777 000100 175450 45:
1169 004642 000005          BIS      #BIT6,@TCSR
                            ;SET BIT6 OF TCSR
                            RESET
                            ;CLEAR BIT6 WITH RESET
1170 004644 032777 000100 175440          BIT      #BIT6,@TCSR
                            ;TEST BIT6 OF TCSR
1171 004652 001401          BEQ      55
                            ;BR IF CLEAR
1172
1173 004654 104025          ERROR      25
                            ;CANNOT CLEAR BIT6 OF TCSR WITH RESET
1174
1175 004656 010377 175440 55:          MOV      R3,@TVECT
                            ;RESTORE XMIT VECTOR

```

```

*****
;TEST 12      TEST THAT BIT6(XMIT INT EN) CAN BE SET & RESET
*****

```

```

;TST12:  SCOPE
          RESET          ;CLEAR EVERYTHING
          MOV      @TVECT,R3      ;SAVE XMIT VECTOR
          MOV      #15,@TVECT    ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
          JSR      PC,@PSW      ;SET PSW TO PRIORITY=7
          .WORD    340
          BIT      #BIT6,@TCSR    ;TEST BIT6 OF TCSR
          BEQ      25            ;BR IF ZERO
          ERROR    21
          ;BIT6 IN TCSR NOT CLEAR AFTER RESET
          BR      25
15:      CMP      (SP)+,(SP)+    ;RESTORE SP AFTER INTERRUPT
          ERROR    22
          ;XMIT INTERRUPT OCCURRED PRIO=7
25:      BIS      #BIT6,@TCSR    ;SET BIT6 OF TCSR
          BIT      #BIT6,@TCSR    ;TEST BIT6 OF TCSR
          BNE      35            ;BR, IF SET
          ERROR    23
          ;CANNOT SET BIT6 OF TCSR
35:      BIC      #BIT6,@TCSR    ;CLEAR BIT6 OF TCSR
          BIT      #BIT6,@TCSR    ;TEST BIT6 OF TCSR
          BEQ      45            ;BR IF CLEAR
          ERROR    24
          ;CANNOT CLEAR BIT6 OF TCSR
45:      BIS      #BIT6,@TCSR    ;SET BIT6 OF TCSR
          RESET          ;CLEAR BIT6 WITH RESET
          BIT      #BIT6,@TCSR    ;TEST BIT6 OF TCSR
          BEQ      55            ;BR IF CLEAR
          ERROR    25
          ;CANNOT CLEAR BIT6 OF TCSR WITH RESET
55:      MOV      R3,@TVECT    ;RESTORE XMIT VECTOR

```

```

1176
1177
1178
1179
1180
1181 004662 000004
1182 004664 000005
1183 004666 017703 175424
1184 004672 012777 004722 175416
1185 004700 004767 004664
1186 004704 000340
1187 004706 032777 000100 175372
1188 004714 001404
1189 004716 104026
1190
1191 004720 000402
1192
1193 004722 022626 15:
1194 004724 104027 ERROR
1195
1196
1197 004726 052777 000100 175352 25:
1198 004734 032777 000100 175344 BIT
1199 004742 001001 BNE 35
1200
1201 004744 104030 ERROR 30
1202
1203
1204 004746 042777 000100 175332 35:
1205 004754 032777 000100 175324 BIT
1206 004762 001401 BEQ 45
1207
1208 004764 104031 ERROR 31
1209
1210
1211 004766 052777 000100 175312 45:
1212 004774 000005 RESET
1213 004776 032777 000100 175302 BIT
1214 005004 001401 BEQ 55
1215
1216 005006 104032 ERROR 32
1217
1218 005010 010377 175302 55:
1219

```

;*****
;#TEST 13 TEST THAT BIT6 OF RCSR CAN BE SET & RESET
;*****
TST13: SCOPE
RESET ;CLEAR EVERYTHING
MOV @RVECT,R3 ;SAVE RECEIVE VECTOR
MOV #15,@RVECT ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
JSR PC,@RPSW ;SET PSW TO PRIORITY=7
;WORD 340
BIT #BIT6,@RCSR ;TEST BIT6 OF RCSR
BEQ 25
ERROR 26 ;BIT6 OF RCSR NOT CLEAR AFTER RESET
BR 25
15: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 27 ;RCVR INTERRUPT WITH PRIORITY=7
25: BIS #BIT6,@RCSR ;SET BIT6 OF RCSR
BIT #BIT6,@RCSR ;TEST BIT6 OF RCSR
BNE 35 ;BR, IF SET
ERROR 30 ;CANNOT SET BIT6 OF RCSR
35: BIC #BIT6,@RCSR ;CLEAR BIT6 OF RCSR
BIT #BIT6,@RCSR ;TEST BIT6 OF RCSR
BEQ 45 ;BR, IF CLEAR
ERROR 31 ;CANNOT CLEAR BIT6 OF RCSR
45: BIS #BIT6,@RCSR ;SET BIT6 OF RCSR
RESET ;CLEAR BIT6 OF RCSR WITH RESET
BIT #BIT6,@RCSR ;TEST BIT6 OF RCSR
BEQ 55 ;BR, IF CLEAR
ERROR 32 ;CANNOT CLEAR BIT6 OF RCSR WITH RESET
55: MOV R3,@RVECT ;RESTORE RECEIVE VECTOR

K03

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 27
 DZDLDA.P11 T13 TEST THAT BIT6 OF RCSR CAN BE SET & RESET

SEQ 0000

```

1220
1221
1222
1223
1224 005014 000004
1225 005016 005767 175254
1226 005022 001460
1227 005024 032777 000100 174006
1228 005032 001054
1229 005034 000005
1230 005036 017703 175306
1231 005042 012777 005072 175300
1232 005050 004767 004514
1233 005054 000340
1234 005056 032777 000100 175262
1235 005064 001404
1236 005066 104033
1237
1238 005070 000402
1239
1240 005072 022626 15:
1241 005074 104034 ERROR 34 ;RESTORE SP AFTER INTERRUPT
1242
1243
1244 005076 052777 000100 175242 25:
1245 005104 032777 000100 175234 BIT #BIT6,2LKS ;SET BIT6 OF LKS
1246 005112 001001 BNE 35 ;TEST BIT6 OF LKS
1247 ;BR IF SET
1248 005114 104035 ERROR 35 ;CANNOT SET BIT6 OF LKS
1249
1250
1251 005116 042777 000100 175222 35:
1252 005124 032777 000100 175214 BIT #BIT6,2LKS ;CLEAR BIT6 OF LKS
1253 005132 001401 BEG 45 ;TEST BIT6 OF LK
1254 005134 104036 ERROR 36 ;CANNOT CLEAR BIT6 OF LKS
1255 ;SET BIT6 OF LKS
1256 005136 052777 000100 175202 45:
1257 005144 000005 RESET ;CLEAR BIT6 OF LKS WITH RESET
1258 005146 032777 000100 175172 BIT #BIT6,2LKS ;TEST BIT6 OF LKS
1259 005154 001401 BEG 55 ;BR IF CLEAR
1260
1261 ERROR 37 ;CANNOT CLEAR BIT6 OF LKS WITH RESET
1262 ;RESTORE LINE CLOCK VECTOR
1263 005160 010377 175164 55: MOV R3,2RTCVT
  
```

L03

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 28
 DZDLDA.P11 T14 TEST THAT BIT6 OF LKS CAN BE SET & RESET

SEQ 0037

```

1264
1265
1266
1267
1268
1269 005164 000004
1270 005166 013703 000004
1271 005172 013704 000006
1272 005176 012737 005250 000004
1273 005204 012737 000340 000006
1274 005212 000005
1275 005214 012700 000002
1276 005220 016767 175062 173574 1$:
1277 005226 040067 173570
1278 005232 026767 175050 173562
1279 005240 001415
1280 005242 052777 000100 173552
1281 005250 032777 000100 175030 2$:
1282 005256 001014
1283 005260 022706 001000
1284 005264 001003
1285 005266 042777 000100 173526
1286 005274 012706 001000 3$:
1287 005300 006300
1288 005302 005700
1289 005304 001345
1290 005306 000403
1291
1292 005310 012706 001000 4$:
1293 005314 104040
1294 005316 010337 000004
1295 005322 010437 000006 5$:

:*****
:TEST 15 TEST THAT REGISTERS CAN NOT BE ADDRESSES AS ANYTHING BUT 17XXXX
:*****
TST15: SCOPE
MOV 2#4,R3 ;SAVE TIMEOUT VECTOR
MOV 2#6,R4 ;SAVE TIMEOUT PSW
MOV 2$,2#4 ;SET UP TIMEOUT VECTOR
MOV #340,2#6 ;KEEP PRIO=7
RESET ;CLEAR EVERYTHING
MOV #BIT1,R0 ;SET UP BIT MASK
MOV RCSR,$BDADR ;MOVE GOOD RCSR ADDRESS INTO TEST ADDRESS
BIC R0,$BDADR ;CREATE BAD ADDRESS BY COMPLEMENTING ONE BIT
CMP RCSR,$BDADR ;ARE ADDRESSES IDENTICAL\
BEQ 3$ ;IF YES, DO NOT TEST THIS ADDRESS
BIS #BIT6,2$BDADR ;SET BIT6 USING BAD ADDRESS
BIT #BIT6,RCSR ;CHECK TO SEE IF GOOD ADDRESS CONTAINS BIT6
BNE 4$ ;BR IF SET ---> ERROR
CMP #1000,SP ;DID TEST CAUSE A TIMEOUT?
BNE 3$ ;IF YES, SKIP RESTORE OF MEMORY
BIC #BIT6,2$BDADR ;RESTORE ANY MEMORY LOCATION THAT WAS ALTERED
MOV #1000,SP ;RESTORE SP IN CASE A TIMEOUT OCCURRED
ASL R0 ;SHIFT BIT MASK TO NEXT POSITION
TST R0 ;COMPLEMENTED ALL BITS FROM 1 - 15?
BNE 1$ ;BR, IF NOT
BR 5$ ;BR TO NEXT TEST

;RESET STACK PIONTER
MOV #1000,SP
ERROR 40
MOV R3,2#4 ;RESTORE TIMEOUT VECTOR
MOV R4,2#6 ;RESTORE TIMEOUT PSW

```

M03

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 29
DZOLDA.P11 T15

TEST THAT REGISTERS CAN NOT BE ADDRESSES AS ANYTHING BUT 17XXXX

SEQ 0038

```

1296
1297
1298
1299
1300
1301 005326 000004
1302 005330 005767 174742
1303 005334 001431
1304 005336 032777 000100 173474
1305 005344 001025
1306 005346 000005
1307 005350 000240
1308 005352 105777 174770
1309 005356 100401
1310 005360 104041
1311 005362 042777 000200 174756
1312 005370 032777 000200 174750
1313 005376 001401
1314
1315 005400 104042
1316
1317 005402 005000
1318 005404 105777 174736
1319 005410 100403
1320 005412 005200
1321 005414 001373
1322
1323 005416 104043
1324

```

```

*****
*TEST 16 TEST THAT BIT7 OF LKS SETS & CAN BE CLEARED
*****
TST16: SCOPE
      YST CTSTFL ; IS CONSOLE UNDER TEST?
      BEQ TST17 ; IF NOT, SKIP THIS TEST
      BIT #BIT6,2SWR ; ARE LINE CLOCK TESTS INHIBITED?
      BNE TST17 ; IF YES, SKIP THIS TEST
      RESET ; CLEAR EVERYTHING & SET BIT7 OF LKS
      NOP
1S:   TSTB 2LKS ; TEST FOR BIT7 OF LKS
      BMI 2S ; BR IF SET
      ERROR 41 ; BIT7 OF LKS DID NOT SET WITH RESET
2S:   BIC #BIT7,2LKS ; CLEAR BIT7 OF LKS
      BIT #BIT7,2LKS ; TEST BIT7 OF LKS
      BEQ 3S
      ERROR 42
3S:   CLR RO ; CAN NOT CLEAR BIT7 OF LKS
      CONT: TSTB 2LKS ; CLEAR TIMER
           BMI TST17 ; TEST FOR BIT7 OF LKS
           INC RO ; BR IF SET
           BNE CONT ; INCREMENT TIMER
           ; CONTINUE UNTIL TIME EXPIRES
      ERROR 43 ; BIT7 OF LKS DOES NOT SET

```

N03

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 30
 DZDLDA.P11 T16 TEST THAT BIT7 OF LKS SETS & CAN BE CLEARED

SEQ 0039

```

1325
1326
1327
1328
1329 005420 000004
1330 005422 005767 174650
1331 005426 001477
1332 005430 032777 000100 173402
1333 005436 001073
1334 005440 004767 004124
1335 005444 000340
1336 005446 017703 174676
1337 005452 012777 005514 174670
1338 005460 012777 000340 174664
1339 005466 052777 000100 174652
1340 005474 042777 000200 174644
1341 005502 105777 174640 1$: TSTB 2LKS ;WAIT FOR RTC DONE (INTERRUPT REQUEST)
1342 005506 100375 BPL 1$
1343 005510 000240 NOP ;GIVE TIME FOR ANY INTERRUPTS
1344 005512 000402 BR 3$ ;BR, IF NO INTERRUPT OCCURS
1345
1346 005514 022626 2$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1347 005516 104044 ERROR 44 ;RTC INTERRUPTS AT PRIORITY 7
1348
1349 005520 005077 174622 3$: CLR 2LKS ;DISABLE RTC INTERRUPTS & CLEAR DONE
1350 005524 012777 005552 174616 MOV 84$ ,2RTCVT ;SET RTC INTERRUPT VECTOR FOR ERROR
1351 005532 004767 004032 JSR PC,WRPSW ;CHANGE PSW TO PRIORITY 5
1352 005536 000240 .WORD 240
1353 005540 105777 174602 20$: TSTB 2LKS ;WAIT FOR DONE (INTERRUPT REQUEST)
1354 005544 100375 BPL 20$
1355 005546 000240 NOP ;GIVE TIME FOR ANY INTERRUPT
1356 005550 000402 BR 5$ ;IF NO INTERRUPT - BR TO CONTINUE TEST
1357
1358 005552 022626 4$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1359 005554 104045 ERROR 45 ;RTC INTERRUPTS WITH INTERRUPTS DISABLED
1360
1361 005556 012777 005612 174564 5$: MOV 87$ ,2RTCVT ;POINT RTC VECTOR TO END OF TEST
1362 005564 052777 000100 174554 BIS 8BIT6,2LKS ;ALLOW INTERRUPTS
1363 005572 042777 000200 174546 BIC 8BIT7,2LKS ;CLEAR CLOCK DONE FLAG
1364 005600 105777 174542 6$: TSTB 2LKS ;WAIT FOR RTC DONE
1365 005604 100375 BPL 6$
1366 005606 000240 NOP ;GIVE TIME FOR INTERRUPT
1367
1368 005610 104046 ERROR 46 ;RTC INTERRUPT DID NOT OCCUR
1369
1370 005612 022626 7$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1371 005614 042777 000100 174524 BIC 8BIT6,2LKS ;DISABLE INTERRUPTS
1372 005622 010377 174522 MOV R3,2RTCVT ;RESTORE LINE CLOCK VECTOR
1373
1374

```


1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412

005626 000004
005630 005767 174442
005634 001453
005636 032777 000100 173174
005644 001047
005646 000005
005650 017703 174474
005654 012777 005724 174466
005662 012777 000340 174462
005670 004767 003674
005674 000240
005676 052777 000100 174442
005704 042777 000200 174434
005712 105777 174430
005716 100375
005720 000240
005722 104047
005724 022626
005726 012777 005746 174414
005734 004767 003630
005740 000240
005742 000240
005744 000402
005746 022626
005750 104050
005752 042777 000100 174366
005760 010377 174364

```
*****  
: TEST 20 TEST RTC FOR DOUBLE INTERRUPTS  
*****  
TST20: SCOPE  
TST CTSTFL ; IS CONSOLE UNDER TEST?  
BEQ TST21 ; IF NOT, SKIP THIS TEST  
BIT #BIT6,PSW ; ARE LINE CLOCK TESTS INHIBITED?  
BNE TST21 ; IF YES, SKIP THIS TEST  
RESET ; CLEAR EVERYTHING  
MOV #R3,RTCVT ; SAVE LINE CLOCK VECTOR  
MOV #R3,RTCVT ; SET UP RTC INTERRUPT VECTOR  
MOV #R340,RTCPSW ; DISALLOW INTERRUPTS AFTER THE INTERRUPT  
JSR PC,WRPSW ; SET PRIORITY TO 5  
; .WORD 240  
BIS #BIT6,ALKS ; ENABLE CLOCK INTERRUPTS  
BIC #BIT7,ALKS ; CLEAR CLOCK DONE FLAG  
TSTB ALKS ; WAIT FOR DONE  
NOP ; GIVE TIME FOR ANY INTERRUPT  
ERROR 47 ; RTC INTERRUPT DID NOT OCCUR  
; .WORD 240  
25: CMP (SP)+,(SP)+ ; RESTORE SP AFTER INTERRUPT  
MOV #R3,RTCVT ; POINT RTC VECTOR TO ERROR REPORT  
JSR PC,WRPSW ; SET PSW TO PRIORITY 5  
; .WORD 240  
NOP ; GIVE SOME TIME FOR AN INTERRUPT  
BR 45 ; NO INTERRUPT - BR TO END OF TEST  
; .WORD 240  
35: CMP (SP)+,(SP)+ ; RESTORE SP AFTER INTERRUPT  
ERROR 50 ; INTERRUPT SEQUENCE DID NOT CLEAR  
; INTERRUPT REQUEST  
; .WORD 240  
45: BIC #BIT6,ALKS ; DISABLE CLOCK INTERRUPTS  
MOV R3,RTCVT ; RESTORE LINE CLOCK VECTOR
```

```

1413
1414
1415
1416
1417
1418 005764 000004
1419 005766 005767 174304
1420 005772 001442
1421 005774 032777 000100 173036
1422 006002 001036
1423 006004 004767 003560
1424 006010 000340
1425 006012 017703 174332
1426 006016 012777 006070 174324
1427 006024 052777 000100 174314
1428 006032 042777 000200 174306
1429 006040 105777 174302 1S:
1430 006044 100375
1431 006046 000005
1432 006050 004767 003514
1433 006054 000240
1434 006056 000240
1435 006060 042777 000100 174260
1436 006066 000402
1437
1438 006070 022626 2S:
1439 006072 104051
1440
1441 006074 010377 174250 3S:

```

```

*****
TEST 21 TEST THAT INTERRUPT CLEARS WITH RESET
*****
TST21: SCOPE
TST CTSTFL ; IS CONSOLE UNDER TEST?
BEG TST22 ; IF NOT, SKIP THIS TEST
BIT #BIT6, @R3 ; ARE LINE CLOCK TESTS INHIBITED?
BNE TST22 ; IF YES, SKIP THIS TEST
JSR PC, WPPSW ; SET PRIORITY TO 7
; .WORD 340
MOV @RTCVT, R3 ; SAVE LINE CLOCK VECTOR
MOV @R2S, @R1CVT ; POINT RTC VECTOR TO ERROR REPORT
BIS #BIT6, @LKS ; ENABLE CLOCK INTERRUPTS
BIC #BIT7, @LKS ; CLEAR CLOCK DONE FLAG
TSTB @LKS ; WAIT FOR DONE (INTERRUPT REQUEST)
BPL 1S
RESET ; CLEAR PENDING INTERRUPT WITH RESET
JSR PC, WPPSW ; SET PRIORITY TO 5
; .WORD 240
NOP ; GIVE TIME FOR ANY INTERRUPT
BIC #BIT6, @LKS ; DISALLOW INTERRUPTS
BR JS ; BR TO END OF TEST

2S: CMP (SP)+, (SP)+ ; RESTORE SP AFTER INTERRUPT
ERROR 51 ; RESET DID NOT CLEAR INTERRUPT

3S: MOV R3, @R1CVT ; RESTORE LINE CLOCK VECTOR

```

1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471

006100 000104
006102 007767 174170
006106 003444
006110 032777 000100 172722
006116 001040
006120 004767 003444
006124 000340
006126 017703 174216
006132 012777 006210 174210
006140 052777 000100 174200
006146 042777 000200 174172
006154 105777 174166
006160 100375
006162 042777 000200 174156
006170 004767 003374
006174 000240
006176 000240
006200 042777 000100 174140
006206 000402

006210 022626
006212 104052

006214 010377 174130

```
*****
*TEST 22 TEST THAT RTC INTERRUPT CLEARS BY CLEARING BIT7 OF LKS
*****
↑T22: SCOPE
TST CTSTFL ; IS CONSOLE UNDER TEST?
BEQ TST23 ; IF NOT, SKIP THIS TEST
BIT @BIT6,@SWR ; ARE LINE CLOCK TESTS INHIBITED?
BNE TST23 ; IF YES, SKIP THIS TEST
JSR PC,WRPSW ; SET PRIORITY TO 7
.WORD 340
MOV @RTCVT,R3 ; SAVE LINE CLOCK VECTOR
MOV @2,@RTCVT ; POINT RTC VECTOR TO ERROR REPORT
BIS @BIT6,@LKS ; ENABLE CLOCK INTERRUPTS
BIC @BIT7,@LKS ; CLEAR CLOCK DONE FLAG
IS: TSTB @LKS ; WAIT FOR DONE (INTERRUPT REQUEST)
BFL IS
BIC @BIT7,@LKS ; CLEAR DONE & INTERRUPT
JSR PC,WRPSW ; ALLOW INTERRUPTS
.WORD 240
NOP ; GIVE TIME FOR ANY INTERRUPT
BIC @BIT6,@LKS ; DISALLOW INTERRUPTS
BR 3$ ; BR TO END OF TEST

2$: CMP (SP)+,(SP)+ ; RESTORE SP AFTER INTERRUPT
ERROR 52 ; CLEARING BIT7 OF LKS DID NOT CLEAR INTERRUPT

3$: MOV R3,@RTCV1 ; RESTORE LINE CLOCK VECTOR
```

E04

.MAIN. MACY11 27(732)
DZOLDA.P11 T22

02-NOV-76 16:15 PAGE 34
TEST THAT RTC INTERRUPT CLEARS BY CLEARING BIT7 OF LKS

SEQ 0043

```

1472
1473
1474
1475
1476
1477 006220 000004
1478 006222 005767 174050
1479 006226 001452
1480 006230 032777 000100 172602
1481 006236 001046
1482
1483 006240 005000
1484 006242 012701 177777
1485 006246 005007
1486 006250 005077 174072
1487 006254 105777 174066
1488 006260 100375
1489 006262 005077 174060
1490 006266 105777 174054
1491 006272 100003
1492 006274 005202
1493 006276 005077 174044
1494 006302 005200
1495 006304 001370
1496 006306 005201
1497 006310 001003
1498 006312 010267 000032
1499 006316 000753
1500 006320 016701 000024
1501 006324 160201
1502 006326 100001
1503 006330 005401
1504 006332 020127 000000
1505 006336 003406
1506
1507 006340 010267 000006
1508 006344 104053
1509
1510 006346 000402
1511 006350 000000
1512 006352 000000

*****
*TEST 23 TEST CLOCK REPEATABILITY
*****
TST2J: SCOPE
TST CTSTFL ; IS CONSOLE UNDER TEST?
BEQ TST24 ; IF NOT, SKIP THIS TEST
BIT #BIT6,2SHR ; ARE LINE CLOCK TESTS INHIBITED?
BNE TST24 ; IF YES, SKIP THIS TEST

CLR R0 ; CLEAR A TIMER
MOV #1,R1 ; SET A FLAG INDICATING FIRST PASS THRU THIS LOOP
1S: CLR R2 ; CLEAR CLOCK COUNTER
CLR #LKS ; CLEAR DONE
TSTB #LKS ; SYNC ON DONE
BPL 2S

CLR #LKS ; CLEAR DONE
TSTB #LKS ; IS CLOCK DONE?
BPL 4S ; BR IF NOT, TO INCREMENT TIMER
INC R2 ; IF DONE, INCREMENT CLOCK COUNT
CLR #LKS ; CLEAR DONE
4S: INC R0 ; INCREMENT TIMER
BNE 3S ; BR IF TIME REMAINS
INC R1 ; INCREMENT LOOP PASS FLAG
BNE CMPARE ; BR IF TWO PASSES HAVE BEEN MADE
MOV R2,FIRST ; IF NOT, STORE FIRST CLOCK COUNT
BR 1S ; DO LOOP AGAIN
CMPARE: MOV FIRST,R1 ; RECALL FIRST CLOCK COUNT
SUB R2,R1 ; CALCULATE DIFFERENCE OF TWO COUNTS
BPL TOLER ; IF POSITIVE, SKIP NEGATION OF DIFFERENCE
NEG R1 ; MAKE DIFFERENCE A POSITIVE NUMBER
TOLER: CMP R1,#0 ; COMPARE DIFFERENCE WITH DESIRED TOLERANCE
BLE TST24 ; BR, IF LOWER/EQUAL TO TOLERANCE

MOV R2,SECND ; STORE SECOND COUNT
ERROR 53 ; CLOCK REPEATABILITY ERROR

BR TST24
FIRST: .WORD 0
SECND: .WORD 0

```

```

1513
1514
1515
1516
1517
1518 006354 000004
1519 006356 042777 000100 173726
1520 006364 105777 173722
1521 006370 100375
1522 006372 017703 173724
1523 006376 012777 006420 173716
1524 006404 005077 173714
1525 006410 007767 003154
1526 006414 000140
1527 006416 000402
1528
1529 006420 022626 2S:
1530 006422 104054 ERROR 54
1531
1532 006424 012777 006444 173670 3S:
1533 006432 052777 000100 173652 BIS #BIT6,@TCSR
1534 006440 000240 NOP
1535
1536 006442 104055 ERROR 55
1537
1538 006444 042777 000100 173640 4S:
1539 006452 022626 CMP (SP)+,(SP)+
1540 006454 010377 173642 MOV R3,@TVECT
1541
  
```

;*****
 ;TEST 24 TEST THAT XMIT INTERRUPTS ONLY WHEN ENABLED
 ;*****
 †ST24: SCOPE
 BIC #BIT6,@TCSR ;CLEAR TRANSMIT INTERRUPT ENABLE
 TSTB @TCSR ;WAIT FOR DONE
 BPL IS
 MOV @TVECT,R3 ;SAVE XMIT VECTOR
 MOV #2S,@TVECT ;POINT XMIT VECTOR TO ERROR REPORT
 CLR @TPSW
 JSR PC,WRPSW ;SET PSW TO PRIORITY 3
 .WORD 140
 BR 3S
 2S: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
 ERROR 54
 ;XMIT INTERRUPTS WITH INTERRUPT ENABLE CLEAR
 3S: MOV #4S,@TVECT ;SET XMIT VECTOR TO END OF TEST
 BIS #BIT6,@TCSR ;ENABLE INTERRUPTS
 NOP
 ERROR 55 ;XMIT DID NOT INTERRUPT
 4S: BIC #BIT6,@TCSR ;DISABLE INTERRUPTS
 CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
 MOV R3,@TVECT ;RESTORE XMIT VECTOR

```

1542
1543
1544
1545
1546 006460 000004
1547 006462 042777 000100 173622
1548 006470 004767 003074
1549 006474 000340
1550 006476 017703 173620
1551 006502 012777 006530 173612
1552 006510 105777 173576 1S:
1553 006514 100375
1554 006516 052777 000100 173566
1555 006524 000240
1556 006526 000402
1557
1558 006530 022626 2S:
1559 006532 104056
1560
1561 006534 042777 000100 173550 3S:
1562 006542 012777 006562 173552
1563 006550 004767 003014
1564 006554 000140
1565 006556 000240
1566 006560 000402
1567
1568 006562 022626 4S:
1569 006564 104057
1570
1571 006566 010377 173530 5S:

```

```

*****
: TEST 25 TEST THAT XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED
*****
1S25: SCOPE
BIC #BIT6,ATCSR ;DISABLE INTERRUPTS
JSR PC,WRPSW ;SET PSM TO PRIORITY 7
        .WORD 340
MOV ATVECT,R3 ;SAVE XMIT VECTOR
MOV #2S,ATVECT ;POINT XMIT VECTOR TO ERROR REPORT
TSTB ATCSR ;WAIT FOR DONE
BPL 1S
BIS #BIT6,ATCSR ;ENABLE INTERRUPT
NOP
BR 3S ;CONTINUE TEST

2S: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
     ERROR 56

3S: BIC #BIT6,ATCSR ;XMIT INTERRUPTS AT PRIORITY=7
     MOV #4S,ATVECT ;CLEAR INTERRUPT ENABLE
     JSR PC,WRPSW ;POINT XMIT VECTOR TO ERROR REPORT
        .WORD 140 ;SET PSM TO PRIORITY 3
NOP
BR 5S ;BR TO END OF TEST-NO INTERRUPT

4S: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
     ERROR 57

5S: MOV R3,ATVECT ;XMIT INTERRUPT OCCURES WITH BIT6 CLEAR
     ;RESTORE XMIT VECTOR

```

H04

.MAIN. MACY11 27(732)
DZDLDA.P11 T25

02-NOV-76 16:15 PAGE 37
TEST THAT XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED

SEQ 0046

```
1572
1573
1574
1575
1576
1577 006572 000004
1578 006574 042777 000100 173510
1579 006602 017703 173514
1580 006606 012777 006642 173506
1581 006614 004767 002750
1582 006620 000140
1583 006622 105777 173464 15: TSTB @TCSR ;WAIT FOR DONE
1584 006626 100375
1585 006630 052777 000100 173454
1586 006636 000240
1587
1588 006640 104060
1589
1590 006642 022626 006664 173450 25: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1591 006644 012777 @TCSR ;POINT XMIT VECTOR TO ERROR
1592 006652 000240
1593 006654 042777 000100 173430
1594 006662 000402
1595
1596 006664 022626 45: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1597 006666 104061
1598
1599 006670 010377 173426 55: MOV R3,@TVECT ;RESTORE XMIT VECTOR
1600
1601
1602
1603
1604 006674 000004
1605 006676 042777 000100 173406
1606 006704 004767 002660
1607 006710 000340
1608 006712 052777 000100 173372
1609 006720 017703 173376
1610 006724 012777 006770 173370
1611 006732 005077 173356
1612 006736 105777 173350 15: TSTB @TCSR ;WAIT FOR DONE (INTERRUPT)
1613 006742 100375
1614 006744 005077 173344
1615 006750 004767 002614
1616 006754 000140
1617 006756 000240
1618 006760 042777 000100 173324
1619 006766 000402
1620
1621 006770 022626 25: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1622 006772 104062
1623
1624 006774 010377 173322 35: MOV R3,@TVECT ;LOADING TBUF DID NOT CLEAR INTERRUPT.
1625 ;RESTORE XMIT VECTOR
```

```

1626
1627
1628
1629
1630 007000 000004
1631 007002 000005
1632 007004 052777 000004 173300
1633 007012 005077 173276
1634 007016 005000
1635 007020 032777 004000 173260 WACTV:
1636 007026 001006
1637 007030 005200
1638 007032 001373
1639 007034 042777 000004 173250
1640
1641 007042 104063 ERROR 63
1642
1643 007044 005000
1644 007046 105777 173234
1645 007052 100406
1646 007054 005200
1647 007056 001373
1648 007060 042777 000004 173224
1649 007066 104064 ERROR 64
1650
1651
1652 007070 032777 004000 173210 3$: BIT #BIT11,RCRCSR
1653 007076 001404 BEQ 4$
1654 007100 042777 004000 173200 BIC #BIT11,RCRCSR
1655 007106 104065 ERROR 65
1656
1657
1658 007110 000005 4$: RESET
1659 007112 105777 173170 TSTB RCRCSR
1660 007116 001404 BEQ 5$
1661
1662 007120 042777 000004 173164 BIC #BIT2,ATCSR
1663 007126 104066 ERROR 66
1664
1665
1666 007130 042777 000004 173150 5$: BIC #BIT2,RCRCSR
1667 007136 000400 BR TST31

```

```

*****
:TEST 30 TEST THAT RCVR ACTIVE (BIT11) OF RCSR SETS WHILE RECEIVING
*****

```

```

TST30: SCOPE
RESET
; CLEAR EVERYTHING
BIS #BIT2,ATCSR ; SET MAINTENANCE WRAP
CLR ATBUF ; LOAD TRANSMIT BUFFER
CLR RC ; CLEAR A TIMER
BIT #BIT11,RCRCSR ; TEST RCVR ACTIVE BIT
BNE 2$ ; BR IF SET
INC RC ; INCREMENT TIMER IF NOT SET
BNE WACTV ; CONTINUE WAIT IF TIME REMAINS
BIC #BIT2,ATCSR ; CLEAR MAINTENANCE BIT

; RCVR ACTIVE DID NOT SET WHILE RECEIVING

2$: CLR RC ; CLEAR TIMER
TSTB RCRCSR ; CHECK FOR RECEIVER DONE
BNE 3$ ; BR IF DONE
INC RC ; INCREMENT TIMER IF NOT DONE
BNE WDONE ; CONTINUE WAIT IF TIME REMAINS
BIC #BIT2,ATCSR ; CLEAR MAINTENANCE BIT

; RECEIVER DONE NEVER SET

3$: BIT #BIT11,RCRCSR ; CHECK FOR RCVR ACTIVE CLEAR
BEQ 4$ ; BR IF CLEAR
BIC #BIT11,RCRCSR ; CLEAR MAINTENANCE BIT

; RCVR ACTIVE DID NOT CLEAR WITH RCVR DONE

4$: RESET ; CLEAR DONE WITH RESET
TSTB RCRCSR ; CHECK FOR DONE CLEAR
BEQ 5$

; CLEAR MAINTENANCE BIT

; RESET DID NOT CLEAR RCVR DONE

5$: BIC #BIT2,RCRCSR ; CLEAR MAINTENANCE BIT
BR TST31 ; BR TO NEXT TEST

```


J04

.MAIN. MACY11 27(732)
DZDL DA.P11 T30

02-NOV-76 16:15 PAGE 39
TEST THAT RCVR ACTIVE (BIT11) OF RCSR SETS WHILE RECEIVING

SEQ 0048

1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702

007140 000004
007142 000005
007144 052777 000004 173140
007152 005077 173136
007156 105777 173124
007162 100375
007164 052777 000001 173114
007172 105777 173110
007176 001404
007200 042777 000004 173104
007205 104067

007210 000004
007212 000005
007214 052777 000004 173070
007222 005077 173066
007226 105777 173054
007232 100375
007234 017700 173050
007240 042777 000004 173044
007246 105777 173034
007252 001401
007254 104070

```
*****
*TEST 31 TEST THAT RDR ENABLE CLEARS RECEIVER DONE FLAG
*****
TST31: SCOPE
        RESET ;CLEAR EVERYTHING
        BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP
        CLR @TBUF ;LOAD TRANSMITTER
        TSTB @RCSR ;WAIT FOR RECEIVER DONE
        BPL IS
        BIS #BIT0,@RCSR ;CLEAR DONE BY SETTING RDR ENABLE
        TSTB @RCSR ;CHECK FOR DONE CLEAR
        BEQ TST32 ;BR, IF CLEAR TO NEXT TEST
        BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
        ERROR 67
;SETTING RDR ENABLE DID NOT CLEAR RCVR DONE
```

```
*****
*TEST 32 TEST THAT READING RBUF CLEARS RECEIVER DONE
*****
TST32: SCOPE
        RESET ;CLEAR EVERYTHING
        BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP
        CLR @TBUF ;LOAD TRANSMITTER
        TSTB @RCSR ;WAIT FOR RECEIVER DONE
        BPL IS
        MOV @RBUF,R0 ;READ RECEIVE BUFFER
        BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
        TSTB @RCSR ;CHECK FOR RECEIVE DONE CLEAR
        BEQ TST33 ;BR, IF CLEAR TO NEXT TEST
        ERROR 70
;READING RBUF DID NOT CLEAR RCVR DONE
```

```

1703
1704
1705
1706
1707
1708 007256 000004
1709 007260 042777 000100 173024
1710 007266 042777 000100 173012
1711 007274 052777 000004 173010
1712 007302 017703 173010
1713 007306 012777 007350 173002
1714 007314 005077 173000
1715 007320 004767 002244
1716 007324 000140
1717 007326 005077 172762
1718 007332 105777 172750 15:
1719 007336 100375
1720 007340 042777 000004 172744
1721 007346 000405
1722 007350 042777 000004 172734 25:
1723 007356 022626
1724 007360 104071
1725
1726
1727 007362 012777 007412 172726 35:
1728 007370 052777 000100 172710
1729 007376 000240
1730 007400 042777 000004 172704
1731 007406 022626
1732 007410 104072
1733
1734
1735 007412 042777 000004 172672 45:
1736 007420 010377 172672
1737 007424 042777 000100 172654

```

```

*****
;TEST 33 TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED
*****
↑ST33: SCOPE
BIC #BIT1, @TCSR ;DISABLE TRANSMIT INTERRUPTS
BIC #BIT6, @RCR ;DISABLE RECEIVER INTERRUPTS
BIS #BIT2, @TCSR ;SET MAINTENANCE WRAP
MOV @RVECT, R3 ;SAVE RECEIVE VECTOR
MOV #25, @RVECT ;POINT RCV VECTOR TO ERROR REPORT
CLR @RPSW ;PSW VECTOR CLEAR
JSR PC, @RPSW ;SET PSW TO PRIORITY 3
        .WORD 140
CLR @TBUF ;SEND A CHARACTER
TSTB @RCR ;WAIT FOR RECEIVER DONE
BPL 15
BIC #BIT2, @TCSR ;CLEAR MAINTENANCE BIT
BR 35 ;CONTINUE TEST
BIC #BIT2, @TCSR ;CLEAR MAINTENANCE BIT
CMP (SP)+, (SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 71 ;RCVR INTERRUPTS WITH INT. ENABLE CLEAR
35: MOV #45, @RVECT ;POINT RCV VECTOR TO END OF TEST
BIS #BIT6, @RCR ;ENABLE RCV INTERRUPTS
NOP ;GIVE ANY INTERRUPTS TIME
BIC #BIT2, @TCSR ;CLEAR MAINTENANCE BIT
CMP (SP)+, (SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 72 ;RCVR DID NOT INTERRUPT
45: BIC #BIT2, @TCSR ;CLEAR MAINTENANCE BIT
MOV R3, @RVECT ;RESTORE RECEIVE VECTOR
BIC #BIT6, @RCR ;DISABLE INTERRUPTS

```

```

1738
1739
1740
1741
1742
1743 007432 000004
1744 007434 000005
1745 007436 052777 000004 172646
1746 007444 004767 002120
1747 007450 000340
1748 007452 017703 172640
1749 007456 012777 007514 172632
1750 007464 005077 172630
1751 007470 005077 172620
1752 007474 105777 172606 1S:
1753 007500 100375
1754 007502 052777 000100 172576
1755 007510 000240
1756 007512 000405
1757 007514 042777 000004 172570 2S:
1758 007522 022626
1759 007524 104073
1760
1761
1762 007526 042777 000100 172552 3S:
1763 007534 012777 007562 172554
1764 007542 004767 002022
1765 007546 000140
1766 007550 000240
1767 007552 042777 000004 172532
1768 007560 000405
1769
1770 007562 042777 000004 172522 4S:
1771 007570 022626
1772 007572 104074
1773
1774 007574 010377 172516 5S:

```

```

:*****
:TEST 34 TEST THAT RCVR INTERRUPTS DO NOT OCCUR WHEN DISABLED
:*****
TST34: SCOPE
RESET ;CLEAR EVERYTHING
BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP
JSR PC,@RPSW ;SET PSW TO PRIORITY 7
.WORD 340
MOV @RVECT,R3 ;SAVE RECEIVE VECTOR
MOV #25,@RVECT ;POINT RCVR VECTOR TO ERROR REPORT
CLR @RPSW ;PSW VECTOR CLEAR
CLR @TBUF ;SEND A CHARACTER
TSTB @RCSR ;WAIT FOR RECEIVER DONE
BPL 1S
BIS #BIT6,@RCSR ;ENABLE INTERRUPTS
NOP ;GIVE TIME FOR INTERRUPT
BR 3S ;CONTINUE TEST
BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 73
;RCVR INTERRUPTS AT PRIORITY 7
BIC #BIT6,@RCSR ;CLEAR INTERRUPT ENABLE
MOV #45,@RVECT ;POINT RCVR VECTOR TO ERROR REPORT
JSR PC,@RPSW ;SET PSW TO PRIORITY 3
.WORD 140
NOP ;GIVE TIME FOR ANY INTERRUPT
BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
BR 5S ;BR TO END OF TEST, IF NO INTERRUPT
BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 74
;RCVR INTERRUPT REQUEST PASSED WITH BIT6 CLEAR
MOV R3,@RVECT ;RESTORE RECEIVE VECTOR

```

M04

.MAIN. MACY11 27(732)
DZDLDA.P11 T34

02-NOV-76 16:15 PAGE 42
TEST THAT RCVR INTERRUPTS DO NOT OCCUR WHEN DISABLED

SEQ 0051

```

1775
1776
1777
1778
1779
1780 007600 000004
1781 007602 000005
1782 007604 052777 000004 172500
1783 007612 017703 172500
1784 007616 012777 007670 172472
1785 007624 005077 172470
1786 007630 00767 001734
1787 007634 001140
1788 007636 007677 172452
1789 007642 103777 172440 15:
1790 007646 100375
1791 007650 042777 000004 172434
1792 007656 052777 000100 172422
1793 007664 000240
1794
1795 007666 104075
1796
1797
1798 007670 022626
1799 007672 012777 007716 172416 25:
1800 007700 000240
1801 007702 042777 000100 172376
1802 007710 010377 172402
1803 007714 000402
1804
1805 007716 022626 35:
1806 007720 104076
1807
1808 007722 010377 172370 45:

```

```

*****
;TEST 35 TEST RECEIVER FOR DOUBLE INTERRUPTS
*****
TEST35: SCOPE
RESET ;CLEAR EVERYTHING
BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP
MOV @RVECT,R3 ;SAVE RECEIVE VECTOR
MOV #25,@RVECT ;POINT RCV VECTOR TO CONTINUE TEST
CLR @RPSW ;CLEAR PSM VECTOR
JSR PC,WRPSW ;SET PSM TO PRIORITY 3
;WORD 140
CLR @TBUF ;SEND A CHARACTER
TSTB @RCSR ;WAIT FOR RCVR DONE
BPL 15
BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT
BIS #BIT6,@RCSR ;ENABLE RCV INTERRUPTS
NOP ;GIVE SOME TIME

ERROR 75 ;RCVR INTERRUPT DID NOT OCCUR

25: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
MOV #35,@RVECT ;POINT RCV VECTOR TO ERROR REPORT
NOP ;GIVE SOME TIME
BIC #BIT6,@RCSR ;CLEAR INTERRUPT ENABLE
MOV R3,@RVECT ;RESTORE RECEIVE VECTOR
BR 45 ;BR TO END OF TEST

35: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
ERROR 76 ;RECEIVER RE-INTERRUPTED

45: MOV R3,@RVECT ;RESTORE RECEIVE VECTOR

```

1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838

007726 000004
007730 000005
007732 004767 001632
007736 000340
007740 017703 172352
007744 012777 010036 172344
007752 005077 172342
007756 052777 000100 172322
007764 052777 000004 172320
007772 005077 172316
007776 105777 172304
010002 100375
010004 042777 000004 172300
010012 005077 172272
010016 004767 001546
010022 000140
010024 000240
010026 042777 000100 172252
010034 000402
010036 022626
010040 104077
010042 010377 172250

```
*****  
;TEST 36 TEST THAT RCVR INTERRUPT CLEARS BY READING RBUF  
*****  
↑ST36: SCOPE  
RESET ;CLEAR EVERYTHING  
JSR PC,WRPSW ;SET PSW PRIORITY TO 7  
 .WORD 340  
MOV @RVECT,R3 ;SAVE RECEIVE VECTOR  
MOV #25,@RVECT ;POINT RCV VECTOR TO ERROR REPORT  
CLR @RPSW ;CLEAR PSW VECTOR  
BIS #BIT6,@RCSR ;SET RCVR INTERRUPT ENABLE  
BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP  
CLR @TBUF ;SEND A CHARACTER  
15: TSTB @RCSR ;WAIT FOR DONE  
 BPL 15  
BIC #BIT2,@TCSR ;CLEAR MAINTENANCE BIT  
CLR @RBUF ;READ RBUF TO CLEAR PENDING INTERRUPT  
JSR PC,WRPSW ;SET PSW TO PRIORITY 3  
 .WORD 140  
NOP  
1831 BIC #BIT6,@RCSR ;NO INTERRUPT-CLEAR INT. ENABLE  
1832 BR 35  
25: CMP (SP)+,(SF)+ ;RESTORE SP AFTER INTERRUPT  
 ERROR 77 ;READING RBUF DID NOT CLEAR INTERRUPT  
35: MOV R3,@RVECT ;RESTORE RECEIVE VECTOR
```

```

1839
1840
1841
1842
1843
1844 010046 000004
1845 010050 000005
1846 010052 004767 001512
1847 010056 000340
1848 010060 017703 172232
1849 010064 012777 010150 172224
1850 010072 005077 172222
1851 010076 052777 000100 172202
1852 010104 052777 000004 172200
1853 010112 012777 000377 172174
1854 010120 105777 172162
1855 010124 100375
1856 010126 000005
1857 010130 004767 001434
1858 010134 000140
1859 010136 000240
1860 010140 042777 000100 172140
1861 010146 000402
1862
1863
1864 010150 022626
1865 010152 104100
1866
1867 010154 010377 172136

:*****
:TEST 37 TEST THAT RESET CLEARS RECEIVE INTERRUPT
:*****
1837: SCOPE
      RESET ;CLEAR EVERYTHING
      JSR PC,WRPSW ;SET PSM TO PRIORITY 7
          .WORD 340
      MOV R3,ARVECT ;SAVE RECEIVE VECTOR
      MOV R2,ARVECT ;POINT RCY VECTOR TO ERROR REPORT
      _R R2,PSW ;CLEAR PSM VECTOR
      BIS #BIT6,RCSR ;SET RCY INTERRUPT ENABLE
      BIS #BIT2,RCSR ;SET MAINTENANCE WRAP
      MOV #377,R2BUF ;SEND AN ALL 1'S CHARACTER
18: TSTB RCSR ;WAIT FOR RCY DONE
     BPL IS
     RESET ;CLEAR RCY INTERRUPT & RBUF
     JSR PC,WRPSW ;SET PSM TO PRIORITY 3
         .WORD 140
     NOP
     BIC #BIT6,RCSR ;NO INTERRUPT-CLEAR INT. ENABLE
     BR CS ;CONTINUE TEST

28: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
     ERROR 100 ;RESET DID NOT CLEAR RCVR INTERRUPT

38: MOV R3,ARVECT ;RESTORE RECEIVE VECTOR
  
```

COS

.MAIN. MACY11 27(732)
 QZDLDA.P11 T37

02-NOV-76 16:15 PAGE 45
 TEST THAT RESET CLEARS RECEIVE INTERRUPT

SEQ 0054

```

1868
1869
1870
1871
1872
1873 010160 000004
1874 010162 032777 002000 170650
1875 010170 001440
1876 010172 000005
1877 010174 052777 000004 172110
1878 010202 012700 000003
1879 010206 005077 172102 18:
1880 010212 105777 172074 28:
1881 010216 100375
1882 010220 005300
1883 010222 001371
1884 010224 032777 040000 172056
1885 010232 001004
1886 010234 042777 000004 172050
1887 010242 104101
1888
1889
1890 010244 032777 100000 172036 38:
1891 010252 001004
1892 010254 042777 000004 172030
1893 010262 104102
1894
1895 010264 042777 000004 172020 48:

```

```

*****
: TEST 40 TEST THAT THE "OR" ERROR (BIT14) & "ERROR" (BIT15) CAN BE SET
*****
TST40: SCOPE
BIT #BIT10, @SRW ; IS THIS TEST ENABLED
BEQ TST41 ; IF NOT ENABLED, BR TO NEXT TEST
RESET ; CLEAR EVERYTHING
BIS #BIT2, @TCSR ; SET MAINTENANCE WRAP
MOV #3, R0 ; SET CHARACTER COUNT TO SEND 3 CHAR.
CLR @TBUF ; LOAD TRANSMIT BUFFER
TSTB @TCSR ; WAIT FOR TRANSMIT DONE
BPL 28
DEC R0 ; DECREMENT CHARACTER COUNT
BNE 18 ; BR IF ALL CHARACTERS NOT TRANSMITTED
BIT #BIT14, @RBUF ; TEST FOR "OR" ERROR FLAG
BNE 38 ; BR IF SET
BIC #BIT2, @TCSR ; CLEAR MAINTENANCE BIT
ERROR 101 ; "OR" ERROR FLAG DID NOT SET

BIT #BIT15, @RBUF ; TEST "ERROR" FLAG
BNE 48 ; BR IF SET
PIC #BIT2, @TCSR ; CLEAR MAINTENANCE BIT
ERROR 102 ; "ERROR" FLAG DID NOT SET WITH "OR" FLAG
BIC #BIT2, @TCSR ; CLEAR MAINTENANCE BIT

```

D05

.MAIN. MACY11 27(732)
DZDLDA.P11 T40

02-NOV-76 16:15 PAGE 46
TEST THAT THE "OR" ERROR (BIT14) & "ERROR" (BIT15) CAN BE SET

SEQ 0055

```

1896
1897
1898
1899
1900
1901 010272 000004
1902 010274 032777 000400 170536
1903 010302 001444
1904 010304 000005
1905 010306 052777 000004 171776
1906 010314 012777 177777 171772
1907 010322 105777 171760 18:
1908 010325 100375
1909 010330 075077 171754
1910 010334 052777 000001 171750
1911 010342 005000
1912 010344 117767 171736 170454 28:
1913 010352 100406
1914 010354 075200
1915 010356 101372
1916
1917 010360 042777 000005 171724
1918 010366 104103
1919
1920 010370 105777 171714 CONT41:
1921 010374 001404
1922 010376 042777 000005 171706
1923
1924 010404 104103
1925
1926 010406 042777 000005 171676 38:

```

```

*****
: TEST 41 TEST THAT BREAK TRANSMITS ALL ZEROES
*****
TST41: SCOPE
BIT #BIT8,@SWR ;IS BREAK FUNCTION TEST ENABLED?
BEQ TST42 ;BR TO NEXT TEST, IF NOT ENABLED
RESET ;CLEAR EVERYTHING
BIS #BIT2,@TCSR ;SET MAINTENANCE WRAP
MOV #1,@RBUF ;TRANSMIT ALL ONES TO RCVR
TSTB @RCSR ;WAIT FOR RCVR DONE
BPL IS
CLR @RBUF ;CLEAR DONE (LEAVING ALL ONES IN RBUF)
BIS #BIT0,@TCSR ;TRANSMIT BREAK
CLR R0 ;CLEAR A TIMER
MOVB @RCSR,@BODAT ;WAIT FOR RCVR DONE
BHI CONT41 ;BR IF DONE
INC R0 ;IF NOT, INCREMENT TIMER
BNE 28 ;BR IF TIME REMAINS

BIC #BIT0:BIT2,@TCSR ;CLEAR MAINTENANCE & BREAK BITS
ERROR 103 ;BREAK DID NOT TRANSMIT ANYTHING

CONT41: TSTB @RBUF ;CHECK RECEIVE BUFFER FOR ZERO
BEQ 38 ;BR IF ZERO
BIC #BIT0:BIT2,@TCSR ;CLEAR MAINTENANCE & BREAK BITS
ERROR 103 ;BREAK DID NOT TRANSMIT ALL ZEROES

BIC #BIT0:BIT2,@TCSR ;CLEAR MAINTENANCE & BREAK BITS

```


E05

.MAIN. MACY11 27(732)
DZDLDA.P11 T41

02-NOV-76 16:15 PAGE 47
TEST THAT BREAK TRANSMITS ALL ZEROES

SEQ 0056

```

1927
1928
1929
1930
1931
1932 010414 000004
1933 010416 032777 002000 170414
1934 010424 001435
1935 010426 032777 000400 170404
1936 010434 001431
1937 010436 000005
1938 010440 052777 000004 171644
1939 010446 052777 000001 171636
1940 010454 005077 171634
1941 010460 105777 171626
1942 010464 100375
1943 010466 005077 171622
1944 010472 105777 171614
1945 010476 100375
1946 010500 042777 000005 171604
1947 010506 032777 020000 171574
1948 010514 001001
1949
1950 010516 104104
1951

```

```

*****
*TEST 42 TEST THAT "FR" ERROR CAN BE SET DURING BREAK
*****
TST42: SCOPE
BIT @BIT10,@SMR ;IS THE "TEST ERROR FLAGS" BIT SET
BEQ TST43 ;BR TO NEXT TEST, IF NOT SET
BIT @BIT0,@SMR ;IS BREAK FUNCTION ENABLED
BEQ TST43 ;BR TO NEXT TEST, IF NOT SET
RESET ;CLEAR EVERYTHING
BIS @BIT2,@TCSR ;SET MAINTENANCE WRAP
BIS @BIT0,@TCSR ;SEND BREAK
CLR @TBUF ;TRANSMIT A CHARACTER TO TIME BREAK
18: TSTB @TCSR ;WAIT FOR XMIT DONE
BPL 18
CLR @TBUF ;FILL SECOND BUFFER
28: TSTB @TCSR ;WAIT ONE CHARACTER TIME (DONE)
BPL 28
BIC @BIT0:@BIT2,@TCSR ;CLEAR MAINTENANCE & BREAK BITS
BIT @BIT13,@TBUF ;CHECK FOR FRAMING ERROR FLAG
BNE TST43 ;BR, IF SET
ERROR 104 ;BREAK DID NOT SET FRAMING ERROR

```

F05

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 48
 DZDLDA.P11 T42 TEST THAT "FR" ERROR CAN BE SET DURING BREAK

SEQ 0057

```

1952
1953
1954
1955      ;*****
1956      ;*TEST 43      TEST DATA PATH FROM TRANSMITTER TO RECEIVER USING MAINTENANCE WRAP
1957      ;*****
1957 010520 000004      TST43: SCOPE
1958
1959 010522 000005      RESET      ;CLEAR EVERYTHING
1960 010524 005001      CLR      R1      ;CLEAR REGISTER FOR TEST DATA
1961 010526 052777 000004 171556      BIS      #BIT2,@TCSR      ;SET MAINTENANCE WRAP
1962 010534 010177 171554      1$: MOV      R1,@TBUF      ;XMIT A CHARACTER
1963 010540 105777 171542      2$: TSTB     @RCSR      ;WAIT FOR RECEIVER DONE
1964 010544 100375      BPL      2$
1965 010546 017 2 171536      MOV      @RBUF,R2      ;GET RECEIVED CHARACTER
1966 010552 020102      CMP      R1,R2      ;COMPARE DATA
1967 010554 010003      BNE      3$      ;BR, IF NON-COMPARE
1968 010556 105201      INCB     R1      ;INCREMENT TEST DATA
1969 010560 001411      BEQ      4$      ;BR, IF FINISHED
1970 010562 000764      BR       1$      ;CONTINUE IF NOT
1971 010564 010167 170234      3$: MOV      R1,$GDDAT      ;STORE THE EXPECTED DATA
1972 010570 010267 170232      MOV      R2,$BDDAT      ;STORE RECEIVED DATA
1973 010574 042777 000004 171510      BIC      #BIT2,@TCSR      ;CLEAR MAINTENANCE BIT
1974 010602 104105      ERROR    105      ;DATA COMPARE DATA
1975
1976 010604 042777 000004 171500 4$: BIC      #BIT2,@TCSR      ;CLEAR MAINTENANCE BIT
1977
1978
1979
1980
1981      ;*****
1982      ;*TEST 44      TEST DATA PATHS USING WRAP CABLE
1983      ;*****
1983 010612 000004      TST44: SCOPE
1984 010614 032777 000200 170216      BIT      #BIT7,@SWR      ;IS THIS TEST ENABLED
1985 010622 001427      BEQ      TST45      ;BR, IF NOT
1986 010624 005001      CLR      R1      ;CLEAR REGISTER FOR TEST DATA
1987 010626 000005      RESET     ;CLEAR EVERYTHIN
1988 010630 010177 171460      1$: MOV      R1,@TBUF      ;XMIT A CHARACTER
1989 010634 005000      CLR      R0      ;CLEAR A TIMER
1990 010636 105777 171444      2$: TSTB     @RCSR      ;WAIT FOR RECEIVER DONE
1991 010642 100403      BMI      3$      ;BR IF DONE
1992 010644 0 5200      INC      R0      ;INCREMENT TIMER IF NOT
1993 010646 001373      BNE      2$      ;BR IF TIME REMAINS
1994
1995 010650 104064      ERROR    64      ;RECEIVER DONE NOT SET
1996
1997 010652 017702 171432      3$: MOV      @RBUF,R2      ;GET RECEIVED CHARACTER
1998 010656 020102      CMP      R1,R2      ;COMPARE DATA
1999 010660 001003      BNE      4$      ;BR, IF NON-COMPARE
2000 010662 105201      INCB     R1      ;INCREMENT TEST DATA
2001 010664 001406      BEQ      TST45      ;BR, IF FINISHED
2002 010666 000760      BR       1$      ;CONTINUE IF NOT
2003 010670 010167 170130      4$: MOV      R1,$GDDAT      ;STORE EXPECTED DATA
2004 010674 010267 170126      MOV      R2,$BDDAT      ;STORE RECEIVED DATA
2005
2006 010700 104106      ERROR    106      ;DATA COMPARE ERROR WITH WRAP CABLE

```

G05

.MAIN. MACY11 27(732)
DZDLDA.P11 T44

02-NOV-76 16:15 PAGE 49
TEST DATA PATHS USING WRAP CABLE

SEQ 0058

2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055

010702 000004
010704 000005
010706 017703 171410
010712 017704 171400
010716 012777 011214 171376
010724 005077 171374
010730 012777 011250 171360
010736 005077 171356
010742 005767 171330
010746 001416
010750 032777 000100 170062
010756 001012
010760 017705 171364
010764 012777 011264 171356
010772 005077 171354
010776 052777 000100 171342
011004 052777 000004 171300
011012 052777 000100 171272
011020 052777 000100 171260
011026 005067 000242
011032 005067 000234
011036 004767 000526
011042 000140
011044 005001
011046 005000
011050 012702 011300
011054 005077 171234
011060 005200
011062 001376
011064 032777 000100 171220
011072 001402
011074 000005
011076 104107
011100 026767 000170 000164
011106 001402
011110 000005
011112 104110

```
*****
:TEST 45 TEST DL11-W LOGIC BY EXERCISING THE XMIT, RECEIVE, & CLOCK (IF AVAILABLE)
*****
TST45: SCOPE
RESET
MOV @TVECT,R3 ;CLEAR EVERYTHING
MOV @RVECT,R4 ;SAVE XMIT VECTOR
MOV @XMIT,@TVECT ;SAVE RECEIVE VECTOR
CLR @TPSW ;POINT TRANSMIT VECTOR TO TRANSMIT ROUTINE
MOV @RCV,@RVECT ;ALLOW INTERRUPTS AFTER XMIT INTERRUPT
CLR @RPSW ;POINT RECEIVE VECTOR TO RECEIVE ROUTINE
TST CTSTFL ;ALLOW INTERRUPTS AFTER RCVR INTERRUPT
BEQ IS ;IS CONSOLE UNDER TEST?
BIT #BIT6,@SWR ;IF NOT SKIP CLOCK SET UP
BNE IS ;IF YES, ARE CLOCK TEST DISABLED?
MOV @RVCVT,R5 ;IF YES, SKIP CLOCK SET UP
MOV @CLK,@RVCVT ;SAVE CLOCK VECTOR
CLR @RVCPSW ;POINT VECTOR TO CLOCK INTERRUPT ROUTINE
BIS #BIT6,@CLKS ;ALLOW INTERRUPTS AFTER CLOCK INTERRUPT
BIS #BIT2,@TCSR ;ENABLE CLOCK INTERRUPTS
BIS #BIT6,@TCSR ;SET MAINTENANCE WRAP
BIS #BIT6,@RCR ;ENABLE TRANSMIT INTERRUPTS
CLR XMTCNT ;ENABLE RECEIVE INTERRUPTS
CLR RVCNT ;CLEAR XMIT INTERRUPT COUNTER
JSR PC,WRPSW ;CLEAR RCV INTERRUPT COUNTER
;SET PSW TO PRIORITY 3
WORD 140
CLR R1 ;CLEAR A REGISTER FOR TEST DATA USE
CLR R0 ;CLEAR TIMER
MOV #BUF,R2 ;POINT R2 TO RECEIVE DATA STORAGE
CLR @TBUF ;SEND FIRST CHARACTER
INC R0 ;WAIT FOR INTERRUPTS
BNE 2$
BIT #BIT6,@TCSR ;FINISHED ENTIRE TRANSMISSION
BEQ 3$ ;BR, IF INTERRUPTS ARE DISABLED (FINISHED)
RESET ;CLEAR EVERYTHING
ERROR 107 ;TRANSMIT INTERRUPT TIMEOUT IN MAIN. DATA TEST
CMP XMTCNT,RVCNT ;COMPARE THE NUMBER OF INTERRUPTS
BEQ 4$ ;BR, IF EQUAL
RESET ;CLEAR EVERYTHING
ERROR 110 ;RECEIVER DID NOT GET FULL TRANSMISSION
; IF RVCNT=0, NO DATA RECEIVED
; IF RVCNT<0, TEN (XMTCNT-RVCNT)
; EQUALS THE NO. OF INTERRUPTS LOST.
```



```

2108
2109
2110 ;END OF DEVICE PASS ROUTINE
2111 011400 005067 167376 ENDEV: CLR $STNM ;CLEAR TEST NO. COUNT FOR SCOPE ROUTINE
2112 011404 005267 167466 INC $DEVCT ;INCREMENT DEVICE COUNTER
2113 011410 026767 170666 167460 CMP TMP2,$DEVCT ;ALL DEVICES TESTED
2114 011416 001404 BEQ $EOP ;BR. IF YES
2115 011420 005067 170652 CLR CTSTFL ;CLEAR CONSOLE UNDER TEST FLAG
2116 011424 000167 171754 JMP TSTDEV ;GO TEST NEXT DEVICE
2117
2118
2119
2120 .SBTTL END OF PASS ROUTINE
2121
2122 ;*****
2123 ;#INCREMENT THE PASS NUMBER ($PASS)
2124 ;*IF THERES A MONITOR GO TO IT
2125 ;*IF THERE ISN'T JUMP TO GOAGIN
2126
2127 011430 $EOP:
2128 011430 000004 SCOPE
2129 011432 005067 167344 CLR $STNM ;ZERO THE TEST NUMBER
2130 011436 005267 167432 INC $PASS ;INCREMENT THE PASS NUMBER
2131 011442 042767 100000 167424 BIC #100000,$PASS ;DON'T ALLOW A NEG. NUMBER
2132 011450 005327 DEC (PC)+ ;LOOP?
2133 011452 000001 $EOPCT: .WORD 1
2134 011454 003015 BGT $DOAGN ;YES
2135 011456 012737 MOV (PC)+,$(PC)+ ;RESTORE COUNTER
2136 011460 000001 $ENDCT: .WORD 1
2137 011462 011452 $EOPCT
2138 011464 104401 011520 $ENDMG: TYPE .ENDMG ;TYPE "END PASS"
2139 011470 013700 000042 $GET42: MOV $42,RO ;GET MONITOR ADDRESS
2140 011474 001405 BEQ $DOAGN ;BRANCH IF NO MONITOR
2141 011476 000005 RESET ;CLEAR THE WORLD
2142 011500 004710 $ENDMD: JSR PC,(RO) ;GO TO MONITOR
2143 011502 000240 NOP ;SAVE ROOM
2144 011504 000240 NOP ;FOR
2145 011506 000240 NOP ;ACT11
2146 011510 $DOAGN:
2147 011510 000137 JMP $(PC)+ ;RETURN
2148 011512 011534 $RTNAD: .WORD GOAGIN
2149 011514 377 377 000 $ENULL: .BYTE -1,-1,0 ;NULL CHARACTER STRING
2150 011520 011520
2151 011520 005015 047105 020104 $ENDMG: .ASCIZ <CR><LF>/END PASS /
2152 011526 040520 051523 000040

```

```

2153
2154 011534 005067 167336 GORGIN: CLR $DEVCT ;CLEAR DEVICE COUNT
2155 011540 022767 000001 170534 CMP #1,TMP2 ;IS THERE ONLY ONE DEVICE UNDER TEST?
2156 011546 001004 BNE RSTRT ;BR, IF NOT
2157 011550 012706 001000 MOV #1000,SP ;RESET STACK POINTER
2158 011554 000167 171746 JMP TST1 ;GO DO ANOTHER PASS
2159
2160 011560 005067 167314 RSTRT: CLR $UNIT ;CLEAR UNIT NUMBER
2161 011564 000167 171540 JMP BEGIN
2162
2163 011570 011646 WRPSW: MOV(SP),-(SP) ;COPY RETURN PC
2164 011572 013616 MOV 2(SP)+,(SP) ;MOVE NEW PSW TO STACK
2165 011574 062746 000002 ADD #2,-(SP) ;ADJUST JSR RETURN
2166 011600 000006 RTT ;POP RETURN PC & NEW PSW
2167
2168 ;SUBROUTINE TO REPORT UNEXPECTED OR ERRONEOUS TRAPS OR INTERRUPTS
2169
2170 011602 012600 CATCH: MOV (SP)+,RO ;GET ADDRESS OF TRAP VECTOR + 4
2171 011604 162700 000004 SUB #4,RO ;ADJUST TO POINT TO TRAP ADDRESS
2172 011610 010067 000014 MOV RO,BOVECT ;STORE TRAP OR INTERRUPT ADDRESS
2173 011614 016667 000002 000004 MOV 2(SP),OLDPC ;GET PC WHERE TRAP OR INTERRUPT OCCURRED
2174 011622 104112 ERROR 112 ;REPORT ERROR
2175
2176 011624 000000 HALT ;PROGRAM MUST BE RESTARTED AT THIS POINT
2177 011626 000000 OLDPC: .WORD 0
2178 011630 000000 BOVECT: .WORD 0
2179
  
```

2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229

011632
011632 105267 167145
011636 001775
011640 016777 167136 167174
011646 005267 167140
011652 011667 167140
011656 162767 000002 167132
011664 117767 167126 167122
011672 032777 020000 167140
011700 001004
011702 004767 000106
011706 104401 001063
011712
011712 122767 000001 167166
011720 001007
011722 116767 167066 000004
011730 004767 000562
011734 000
011735 000
011736 000777
011740 005777 167074
011744 100001
011746 000000
011750 104406
011752 032777 001000 167060
011760 001402
011762 016716 167022
011766 005767 167066
011772 001402
011774 016716 167060
012000
012000 022737 011500 000042
012006 001001
012010 000000
012012
012012 000002

```
*****
; THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
; SAVE THE ERROR ITEM NUMBER AND ADDRESS OF THE ERROR CALL
; AND GO TO $ERRTYP ON ERROR
; THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
; SW15=1 HALT ON ERROR
; SW13=1 INHIBIT ERROR TYPEOUTS
; SW09=1 LOOP IN ERROR
; CALL
; ERROR N ; ; ERROR=EMT AND N=ERROR ITEM NUMBER
*****
```

```
ERROR:
7$: INCB $ERFLG ; SET THE ERROR FLAG
BEQ 7$ ; DON'T LET FLAG GO TO ZERO
MOV $STNM, $DISPLAY ; DISPLAY TEST NUMBER AND ERROR FLAG
INC $ERTL ; INCREMENT ERROR COUNT
MOV (SP), $ERRPC ; GET ADDRESS OF ERROR INSTRUCTION
SUB #2, $ERRPC
MOVB @($ERRPC, $ITEMB) ; STRIP AND SAVE THE ERROR ITEM CODE
BIT #BIT13, $SWR ; SKIP TYPEOUT IF SET
BNE 20$ ; SKIP TYPEOUTS
JSR PC, $ERRTYP ; GO TO USER ERROR ROUTINE
TYPE , $CRLF

20$: CMPB #APTENV, $ENV ; RUNNING IN APT MODE
BNE 2$ ; NO, SKIP APT ERROR REPORT
MOVB $ITEMB, 21$ ; SET ITEM NUMBER AS ERROR NUMBER
JSR PC, $ATY4 ; REPORT FATAL ERROR TO APT

21$: .BYTE 0
.BYTE 0

22$: BR 22$ ; APT ERROR LOOP
TST @SWR ; HALT ON ERROR
BPL 3$ ; SKIP IF CONTINUE
HALT ; HALT ON ERROR!

3$: CKSWR ; TEST FOR CHANGE IN SOFT-SWR
BIT #BIT09, $SWR ; LOOP ON ERROR SWITCH SET?
BEQ 4$ ; BR IF NO
MOV $LPERR, (SP) ; FUDGE RETURN FOR LOOPING
TST $ESCAPE ; CHECK FOR AN ESCAPE ADDRESS
BEQ 5$ ; BR IF NONE
MOV $ESCAPE, (SP) ; FUDGE RETURN ADDRESS FOR ESCAPE

5$: CMP #SENDAD, @#42 ; ACT-11 AUTO-ACCEPT?
BNE 6$ ; BR IF NO
HALT ; YES

6$: RTI ; RETURN
```

2230
 2231
 2232
 2233
 2234
 2235
 2236
 2237
 2238
 2239
 2240
 2241
 2242
 2243
 2244
 2245
 2246
 2247
 2248
 2249
 2250
 2251
 2252
 2253
 2254
 2255
 2256
 2257
 2258
 2259
 2260
 2261
 2262
 2263
 2264
 2265
 2266
 2267
 2268
 2269
 2270
 2271
 2272
 2273
 2274
 2275
 2276
 2277
 2278

.SBTTL ERROR MESSAGE TYPEOUT ROUTINE

```

*****
THIS ROUTINE USES THE "ITEM CONTROL BYTE" ($ITEMB) TO DETERMINE WHICH
ERROR IS TO BE REPORTED. IT THEN OBTAINS, FROM THE "ERROR TABLE" ($ERRTB),
AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.
  
```

```

SERRTYP:
      TYPE      $CRLF      ;; "CARRIAGE RETURN" & "LINE FEED"
      MOV      RD,-(SP)    ;; SAVE RD
      CLR      RD          ;; PICKUP THE ITEM INDEX
      BISB     @#$ITEMB,RD
      BNE     IS          ;; IF ITEM NUMBER IS ZERO, JUST
                          ;; TYPE THE PC OF THE ERROR
      MOV      $ERRPC,-(SP) ;; SAVE $ERRPC FOR TYPEOUT
                          ;; ERROR ADDRESS
      TYPOC
      BR      6$          ;; GO TYPE--OCTAL ASCII(ALL DIGITS)
      IS:     DEC      RD   ;; GET OUT
      ASL     RD        ;; ADJUST THE INDEX SO THAT IT WILL
                          ;; WORK FOR THE ERROR TABLE
      ASL     RD
      ASL     RD
      ADD     @SERRTB,RD  ;; FORM TABLE POINTER
      MOV     (RD)+,2$    ;; PICKUP "ERROR MESSAGE" POINTER
      BEQ     3$          ;; SKIP TYPEOUT IF NO POINTER
      TYPE   0           ;; TYPE THE "ERROR MESSAGE"
      .WORD  0           ;; "ERROR MESSAGE" POINTER GOES HERE
      2$:     TYPE     $CRLF ;; "CARRIAGE RETURN" & "LINE FEED"
      MOV     (RD)+,4$    ;; PICKUP "DATA HEADER" POINTER
      BEQ     5$          ;; SKIP TYPEOUT IF 0
      TYPE   0           ;; TYPE THE "DATA HEADER"
      .WORD  0           ;; "DATA HEADER" POINTER GOES HERE
      3$:     TYPE     $CRLF ;; "CARRIAGE RETURN" & "LINE FEED"
      MOV     (RD),RD     ;; PICKUP "DATA TABLE" POINTER
      BNE     7$          ;; GO TYPE THE DATA
      MOV     (SP)+,RD    ;; RESTORE RD
      TYPE   $CRLF      ;; "CARRIAGE RETURN" & "LINE FEED"
      RTS    PC          ;; RETURN
      4$:     .WORD   0
      5$:     TYPE     $CRLF ;; "CARRIAGE RETURN" & "LINE FEED"
      MOV     (RD),RD     ;; PICKUP "DATA TABLE" POINTER
      BNE     7$          ;; GO TYPE THE DATA
      MOV     (SP)+,RD    ;; RESTORE RD
      TYPE   $CRLF      ;; "CARRIAGE RETURN" & "LINE FEED"
      RTS    PC          ;; RETURN
      6$:     MOV     @2(RD)+,-(SP) ;; SAVE @2(RD)+ FOR TYPEOUT
      TYPOC
      TST    (RD)        ;; GO TYPE--OCTAL ASCII(ALL DIGITS)
      BEQ     6$          ;; IS THERE ANOTHER NUMBER?
      TYPE   8$          ;; BR IF NO
      BR     7$          ;; TYPE TWO(2) SPACES
      7$:     BR     7$
      8$:     .ASCIZ  / /
      .EVEN
  
```

```

012014
012014 104401 001063
012020 010046
012022 005000
012024 153700 001014
012030 001004
012032 016746 166760
012036 104402
012040 000426
012042 005300
012044 006300
012046 006300
012050 006300
012052 062700 001146
012056 012067 000004
012062 001404
012064 104401
012066 000000
012070 104401 001063
012074 012067 000004
012100 001404
012102 104401
012104 000000
012106 104401 001063
012112 011000
012114 001004
012116 012600
012120 104401 001063
012124 000207
012126 013046
012130 104402
012132 005710
012134 001770
012136 104401 012144
012142 000771
012144 020040 000
012150
  
```


M05

```

2279
2280
2281
2282
2283
2284 012150 012737 012310 000024 $PWRDN: MOV $SILLUP, @PWRVEC ;SET FOR FAST UP
2285 012156 012737 000340 000026 MOV @340, @PWRVEC+2 ;PRIO:7
2286 012164 010046 MOV R0, -(SP) ;PUSH R0 ON STACK
2287 012166 010146 MOV R1, -(SP) ;PUSH R1 ON STACK
2288 012170 010246 MOV R2, -(SP) ;PUSH R2 ON STACK
2289 012172 010346 MOV R3, -(SP) ;PUSH R3 ON STACK
2290 012174 010446 MOV R4, -(SP) ;PUSH R4 ON STACK
2291 012176 010546 MOV R5, -(SP) ;PUSH R5 ON STACK
2292 012177 010646 MOV @SWR, -(SP) ;PUSH @SWR ON STACK
2293 012174 010667 000104 MOV SP, $SAVR6 ;SAVE SP
2294 012210 012737 012222 000024 MOV @PWRUP, @PWRVEC ;SET UP VECTOR
2295 012216 000000 HALT
2296 012220 000776 BR .-2 ;HANG UP
2297
2298
2299
2300
2301
2302 012222 012737 012310 000024 $PWRUP: MOV $SILLUP, @PWRVEC ;SET FOR FAST DOWN
2303 012230 016706 000060 MOV $SAVR6, SP ;GET SP
2304 012234 012677 166600 MOV (SP)+, @SWR ;POP STACK INTO @SWR
2305 012240 012605 MOV (SP)+, R5 ;POP STACK INTO R5
2306 012242 012604 MOV (SP)+, R4 ;POP STACK INTO R4
2307 012244 012603 MOV (SP)+, R3 ;POP STACK INTO R3
2308 012246 012602 MOV (SP)+, R2 ;POP STACK INTO R2
2309 012250 012601 MOV (SP)+, R1 ;POP STACK INTO R1
2310 012252 012600 MOV (SP)+, R0 ;POP STACK INTO R0
2311 012254 012737 012150 000024 MOV @PWRDN, @PWRVEC ;SET UP THE POWER DOWN VECTOR
2312 012262 012737 000340 000026 MOV @340, @PWRVEC+2 ;PRIO:7
2313 012270 005067 000020 CLR $SAVR6 ;WAIT LOOP FOR THE TTY
2314 012274 005267 000014 IS: INC $SAVR6 ;WAIT FOR THE INC
2315 012300 001375 BNE IS ;OF WORD
2316 012302 104401 TYPE ;REPORT THE POWER FAILURE
2317 012304 012316 $PWRMG: .WORD $POWER ;POWER FAIL MESSAGE POINTER
2318 012306 000002 RTI
2319 012310 000000 $SILLUP: HALT ;THE POWER UP SEQUENCE WAS STARTED
2320 012312 000776 BR .-2 ;BEFORE THE POWER DOWN WAS COMPLETE
2321 012314 000000 $SAVR6: 0 ;PUT THE SP HERE
2322 012316 005015 047520 042527 $POWER: .ASCIZ <15><12>"POWER"
2323 012324 000122
2324

```

```

2325
2326          .SBTTL SCOPE HANDLER ROUTINE
2327
2328          ;*****
2329          ;THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
2330          ;AND LOAD THE TEST NUMBER($STNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
2331          ;AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:08>
2332          ;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
2333          ;*SW14=1      LOOP ON TEST
2334          ;*SW09=1      LOOP ON ERROR
2335          ;*CALL
2336          ;*      SCOPE          ;;SCOPE=IOT
2337
2338          $SCOPE:
2339          012326 104406          CKSWR          ;; TEST FOR CHANGE IN SOFT-SWR
2340          012330 032777 040000 166502 1$: BIT      $BIT14,$SWR          ;; LOOP ON PRESENT TEST?
2341          012336 001052          BNE      $OVER          ;; YES IF SW14=1
2342          ;*****START OF CODE FOR THE XOR TESTER*****
2343          012340 000416          $XTSTR: BR      6$          ;; IF RUNNING ON THE "XOR" TESTER CHANGE
2344          ; THIS INSTRUCTION TO A "NOP" (NOP=240)
2345          012342 013746 000004          MOV      $ERRVEC,-(SP)          ;; SAVE THE CONTENTS OF THE ERROR VECTOR
2346          012346 012737 012366 000004          MOV      $SS,$ERRVEC          ;; SET FOR TIMEOUT
2347          012354 0C5737 177060          TST     $#177060          ;; TIME OUT ON XOR?
2348          012360 012637 000004          MOV      (SP)+,$ERRVEC          ;; RESTORE THE ERROR VECTOR
2349          012364 000421          BR      $SVLAD          ;; GO TO THE NEXT TEST
2350          012366 022626          5$: CMP     (SP)+,(SP)+          ;; CLEAR THE STACK AFTER A TIME OUT
2351          012370 012637 000004          MOV      (SP)+,$ERRVEC          ;; RESTORE THE ERROR VECTOR
2352          012374 000407          BR      7$          ;; LOOP ON THE PRESENT TEST
2353          012376          6$: ;*****END OF CODE FOR THE XOR TESTER*****
2354          012376 105767 166401          2$: TSTB   $ERFLG          ;; HAS AN ERROR OCCURRED?
2355          012402 001412          BEQ     $SVLAD          ;; BR IF NO
2356          012404 032777 001000 166426          BIT     $BIT09,$SWR          ;; LOOP ON ERROR?
2357          012412 001404          BEQ     4$          ;; BR IF NO
2358          012414 016767 166370 166364          7$: MOV     $LPERR,$LPADR          ;; SET LOOP ADDRESS TO LAST SCOPE
2359          012422 000420          BR      $OVER
2360          012424 105067 166353          4$: CLRB   $ERFLG          ;; ZERO THE ERROR FLAG
2361          012430 105267 166346          $SVLAD: INCB  $STNM          ;; COUNT TEST NUMBERS
2362          012434 116767 166342 166430          MOVB   $STNM,$TESTN          ;; SET TEST NUMBER IN APT MAILBOX
2363          012442 011667 166340          MOV     (SP),$LPADR          ;; SAVE SCOPE LOOP ADDRESS
2364          012446 011667 166336          MOV     (SP),$LPERR          ;; SAVE ERROR LOOP ADDRESS
2365          012452 005067 166402          CLR     $ESCAPE          ;; CLEAR THE ESCAPE FROM ERROR ADDRESS
2366          012456 112767 000001 166331          MOVB   #1,$ERMAX          ;; ONLY ALLOW ONE(1) ERROR ON NEXT TEST
2367          012464 016777 166312 166350          $OVER: MOV     $STNM,$DISPLAY          ;; DISPLAY TEST NUMBER
2368          012472 016716 166310          MOV     $LPADR,(SP)          ;; FUDGE RETURN ADDRESS
2369          012476 000002          RTI          ;; FIXES PS
2370

```

```

2371
2372
2373
2374
2375
2376 012500 112767 000001 000236 SATY1: MOVB 01,SFFLG ;TO REPORT FATAL ERROR
2377 012506 112767 000001 000226 SATY3: MOVB 01,SFFLG ;TO TYPE A MESSAGE
2378 012514 000403 BR SATYC
2379 012516 112767 000001 000220 SATY4: MOVB 01,SFFLG ;TO ONLY REPORT FATAL ERROR
2380 SATYC:
2381 012524 010046 MOV R0,-(SP) ;PUSH R0 ON STACK
2382 012526 010146 MOV R1,-(SP) ;PUSH R1 ON STACK
2383 012530 105767 000206 TSTB SFFLG ;SHOULD TYPE A MESSAGE?
2384 012534 001450 BEQ 58 ;IF NOT: BR
2385 012536 122767 000001 166342 CMPB 8APTENV,SENV ;OPERATING UNDER APT?
2386 012544 001031 BNE 38 ;IF NOT: BR
2387 012546 132767 000100 166333 BITB 8APTPOOL,SENVH ;SHOULD SPUOL MESSAGE?
2388 012554 001425 BEQ 38 ;IF NOT: BR
2389 012556 017600 000004 MOV 24(SP),R0 ;GET MESSAGE ADDRESS
2390 012562 062766 000002 000004 ADD 8,4(SP) ;BUMP RETURN ADDRESS
2391 012570 005767 166272 18: TST SMSGTYPE ;SEE IF DONE W/ LAST XMISSION?
2392 012574 001375 BNE 18 ;IF NOT: WAIT
2393 012576 010067 166300 MOV R0,SMSGAD ;PUT ADDRESS IN MAILBOX
2394 012602 105720 28: TSTB (R0)+ ;FIND END OF MESSAGE
2395 012604 001376 BNE 28
2396 012606 166700 166270 SUB SMSGAD,R0 ;SUB START OF MESSAGE
2397 012612 006200 RSR R0 ;GET MESSAGE LENGTH IN WORDS
2398 012614 010067 166264 MOV R0,SMSG LGT ;PUT LENGTH IN MAILBOX
2399 012620 012767 000004 166240 MOV 84,SMSGTYPE ;TELL APT TO TAKE MESSAGE
2400 BR 58
2401 012630 017667 000004 000016 38: MOV 24(SP),48 ;PUT MSG ADDR IN JSR LINKAGE
2402 012636 062766 000002 000004 ADD 82,4(SP) ;BUMP RETURN ADDRESS
2403 012644 016746 155126 MOV 177776,-(SP) ;PUSH 177 76 ON STACK
2404 012650 004767 000072 JSR PC,STYPE ;CALL TYPE MACRO
2405 012654 000000 48: .WORD 0
2406 012656 58:
2407 012656 105767 000062 108: TSTB SFFLG ;SHOULD REPORT FATAL ERROR?
2408 012662 001413 BEQ 128 ;IF NOT: BR
2409 012664 005767 166216 TST SENV ;RUNNING UNDER APT?
2410 012670 001410 BEQ 128 ;IF NOT: BR
2411 012672 005767 166170 118: TST SMSGTYPE ;FINISHED LAST MESSAGE?
2412 012676 001375 BNE 118 ;IF NOT: WAIT
2413 012700 017667 000004 166162 MOV 24(SP),SFATAL ;GET ERROR #
2414 012706 005267 166154 INC SMSGTYPE ;TELL APT TO TAKE ERROR
2415 012712 062766 000002 000004 128: ADD 82,4(SP) ;BUMP RETURN ADDRESS
2416 012720 105067 000020 CLRB SFFLG ;CLEAR FATAL FLAG
2417 012724 105067 000013 CLRB SLFLG ;CLEAR LOG FLAG
2418 012730 105167 000006 CLRB SFFLG ;CLEAR MESSAGE FLAG
2419 012734 012601 MOV (SP)+,R1 ;POP STACK INTO R1
2420 012736 012600 MOV (SP)+,R0 ;PCP STACK INTO R1
2421 012740 000207 RTS PC ;RETURN
2422 012742 000 SMFLG: .BYTE 0
2423 012743 000 SLFLG: .BYTE 0 ;LOG FLAG
2424 012744 000 SFFLG: .BYTE 0 ;FATAL FLAG
2425
2426 012746 .EVEN

```

27
28
29
30
31

000200
000001
000100
000040

APTSIZE=200
APTEMV=001
APTSPool=100
APTCSUP=040

012746
012752
012754
012756
012760
012762
012766
012774
012776
013004
013006
013012
013016
013020
013026
013030
013032
013034
013036
013040
013044
013046
013052
013054
013060
013062
013064
013066
013070
013074
013076
013102
013106
013110
013114
013120
013122

105767 166105
100002
000000
000430
010046
017600 000002
122767 166112
001011
132767 000100 166103
001405
010067 000004
004767 177470
000000
132767 000040 166061
001003
112046
001005
005726
012600
062716 000002
000002
122716 000011
001430
123716 000200
001006
005726
104401
001063
105067 000130
000755
004767 000056
126726 165750
001350
016746 165740
105366 000001
002770
004767 000032

.SBTTL TYPE ROUTINE

```

*****
ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
*NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
*NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
*NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
*
*CALL:
*1) USING A TRAP INSTRUCTION
*      TYPE      ,MESADR      ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
*OR
*      TYPE
*      MESADR
*
STYPE:  TSTB      $TPFLG      ;; IS THERE A TERMINAL?
        BPL       1$          ;; BR IF YES
        HALT      1$          ;; HALT HERE IF NO TERMINAL
        BR        3$          ;; LEAVE
1$:     MOV       RO,-(SP)     ;; SAVE RO
        MOV       $2(SP),RO   ;; GET ADDRESS OF ASCIZ STRING
        CMPB     $APTENV,$ENV  ;; RUNNING IN APT MODE
        BNE     62$          ;; NO, GO CHECK FOR APT CONSOLE
        BITB     $APTPOOL,$ENVM  ;; SPOOL MESSAGE TO APT
        BEQ     62$          ;; NO, GO CHECK FOR CONSOLE
        MOV       RO,$1$      ;; SETUP MESSAGE ADDRESS FOR APT
        JSR     PC,$ATY3     ;; SPOOL MESSAGE TO APT
        .WORD    0           ;; MESSAGE ADDRESS
        BITB     $APTCSUP,$ENVM  ;; APT CONSOLE SUPPRESSED
        BNE     60$          ;; YES, SKIP TYPE OUT
        MOVB     (RO)+,-(SP)   ;; PUSH CHARACTER TO BE TYPED ONTO STACK
        BNE     4$          ;; BR IF IT ISN'T THE TERMINATOR
        TST     (SP)+         ;; IF TERMINATOR POP IT OFF THE STACK
        MOV     (SP)+,RO      ;; RESTORE RO
        ADD     $2,(SP)       ;; ADJUST RETURN PC
        RTI                    ;; RETURN
        CMPB     $HT,(SP)     ;; BRANCH IF <HT>
        BEQ     8$          ;; BRANCH IF NOT <CRLF>
        CMPB     $CRLF,(SP)   ;;
        BNE     5$          ;; POP <CR><LF> EQUIV
        TST     (SP)+         ;; TYPE A CR AND LF
        TYPE    $CRLF
        CLRB     $CHARCNT     ;; CLEAR CHARACTER COUNT
        BR      2$          ;; GET NEXT CHARACTER
        JSR     PC,$TYPEC     ;; GO TYPE THIS CHARACTER
        CMPB     $FILLC,(SP)+  ;; IS IT TIME FOR FILLER CHARS.?
        BNE     2$          ;; IF NO GO GET NEXT CHAR.
        MOV     $NULL,-(SP)   ;; GET # OF FILLER CHARS. NEEDED
        DECB     1(SP)        ;; AND THE NULL CHAR.
        BLT     6$          ;; DOES A NULL NEED TO BE TYPED?
        JSR     PC,$TYPEC     ;; BR IF NO--GO POP THE NULL OFF OF STACK
        BR      2$          ;; GO TYPE A NULL

```

```

013126 105367 000072          DECB  $CHARCNT      ;; DO NOT COUNT AS A COUNT
013132 000770                BR      7$          ;; LOOP

;HORIZONTAL TAB PROCESSOR

013134 112716 000040          B$:   MOVB  #' (SP)      ;; REPLACE TAB WITH SPACE
013140 004767 000014          9$:   JSR   PC,$TYPEC     ;; TYPE A SPACE
013144 132767 000007 000052  BITB  #7,$CHARCNT     ;; BRANCH IF NOT AT
013152 001372                BNE   9$             ;; TAB STOP
013154 005726                TST   (SP)+          ;; POP SPACE OFF STACK
013156 000724                BR    2$             ;; GET NEXT CHARACTER
013160 105777 165664          $TYPEC: TSTB  2$TPS     ;; WAIT UNTIL PRINTER IS READY
013164 100375                BPL   $TYPEC
013166 116677 000002 165656  MOVB  2(SP),2$TPB     ;; LOAD CHAR TO BE TYPED INTO DATA REG.
013174 122766 000015 000002  CMPB  #CR,2(SP)      ;; IS CHARACTER A CARRIAGE RETURN?
013202 001003                BNE   1$             ;; BRANCH IF NO
013204 105067 000014          CLRB  $CHARCNT      ;; YES--CLEAR CHARACTER COUNT
013210 000406                BR    $TYPEX       ;; EXIT
013212 122766 000012 000002  1$:   CMPB  #LF,2(SP)    ;; IS CHARACTER A LINE FEED?
013220 001402                BEQ   $TYPEX       ;; BRANCH IF YES
013222 105227                INCB  (PC)+          ;; COUNT THE CHARACTER
013224 000070          $CHARCNT: .WORD  0      ;; CHARACTER COUNT STORAGE
013226 000207          $TYPEX: RTS    PC

```

.SBTTL BINARY TO OCTAL (ASCII) AND TYPE

```

*****
*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
*OCTAL (ASCII) NUMBER AND TYPE IT.
*$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
*CALL:
*   MOV    NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYPOS  N              ;; CALL FOR TYPEOUT
*   .BYTE  N              ;; N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
*   .BYTE  M              ;; M=1 OR 0
*                               ;; 1=TYPE LEADING ZEROS
*                               ;; 0=SUPPRESS LEADING ZEROS

```

*\$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
*\$TYPOS OR \$TYPOC

```

*CALL:
*   MOV    NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYPON  N              ;; CALL FOR TYPEOUT

```

*\$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER

```

*CALL:
*   MOV    NUM,-(SP)      ;; NUMBER TO BE TYPED
*   TYPOC  N              ;; CALL FOR TYPEOUT

```

```

013230 017646 000000          $TYPOS: MOV    2(SP),-(SP)    ;; PICKUP THE MODE
013234 116667 000001 000211  MOVB  1(SP),SOFILL   ;; LOAD ZERO FILL SWITCH
013242 112667 000207          MOVB  (SP)+,$OMODE+1 ;; NUMBER OF DIGITS TO TYPE
013246 062716 000002          ADD   #2,(SP)        ;; ADJUST RETURN ADDRESS
013252 000406                BR    $TYPON
013254 112767 000001 000171  $TYPOC: MOVB  #1,SOFILL   ;; SET THE ZERO FILL SWITCH
013262 112767 000006 000165  MOVB  #6,$OMODE+1   ;; SET FOR SIX(6) DIGITS

```

| | | | | | | | |
|--------|--------|--------|--------|---------|-------|---------------|-------------------------------------|
| 013270 | 112767 | 000005 | 000154 | STYPUN: | MOV | R5, \$OCNT | :: SET THE ITERATION COUNT |
| 013276 | 010346 | | | | MOV | R3, -(SP) | :: SAVE R3 |
| 013300 | 010446 | | | | MOV | R4, -(SP) | :: SAVE R4 |
| 013302 | 010546 | | | | MOV | R5, -(SP) | :: SAVE R5 |
| 013304 | 116704 | 000145 | | | MOV | \$OMODE+1, R4 | :: GET THE NUMBER OF DIGITS TO TYPE |
| 013310 | 005404 | | | | NEG | R4 | |
| 013312 | 062704 | 000006 | | | ADD | \$6, R4 | :: SUBTRACT IT FOR MAX. ALLOWED |
| 013316 | 110467 | 000132 | | | MOV | R4, \$OMODE | :: SAVE IT FOR USE |
| 013322 | 116704 | 000125 | | | MOV | \$OFILL, R4 | :: GET THE ZERO FILL SWITCH |
| 013326 | 011505 | 000012 | | | MOV | 12(SP), R5 | :: PICKUP THE INPUT NUMBER |
| 013334 | 005003 | | | | CLR | R3 | :: CLEAR THE OUTPUT WORD |
| 013336 | 006105 | | | 18: | ROL | R5 | :: ROTATE MSB INTO "C" |
| 013340 | 006105 | | | 28: | ROL | R5 | :: GO DO MSB |
| 013342 | 006105 | | | | ROL | R5 | :: FORM THIS DIGIT |
| 013344 | 006105 | | | | ROL | R5 | |
| 013346 | 010503 | | | | MOV | R5, R3 | |
| 013350 | 006103 | | | 38: | ROL | R3 | :: GET LSB OF THIS DIGIT |
| 013352 | 105367 | 000076 | | | DECB | \$OMODE | :: TYPE THIS DIGIT? |
| 013356 | 100016 | | | | BPL | R5 | :: BR IF NO |
| 013360 | 042703 | 177770 | | | BIC | #177770, R3 | :: GET RID OF JUNK |
| 013364 | 001002 | | | | BNE | R5 | :: TEST FOR 0 |
| 013366 | 005704 | | | | TST | R4 | :: SUPPRESS THIS 0? |
| 013370 | 001403 | | | | BEQ | R5 | :: BR IF YES |
| 013372 | 005204 | | | 48: | INC | R4 | :: DON'T SUPPRESS ANYMORE 0'S |
| 013374 | 052703 | 000050 | | | BIS | #'0, R3 | :: MAKE THIS DIGIT ASCII |
| 013400 | 052703 | 000040 | | 58: | BIS | #'1, R3 | :: MAKE ASCII IF NOT ALREADY |
| 013404 | 110367 | 000040 | | | MOV | R3, \$6 | :: SAVE FOR TYPING |
| 013410 | 104401 | 013450 | | | TYPE | R5 | :: GO TYPE THIS DIGIT |
| 013414 | 105367 | 000032 | | 78: | DECB | \$OCNT | :: COUNT BY 1 |
| 013420 | 003347 | | | | BGT | R5 | :: BR IF MORE TO DO |
| 013422 | 002402 | | | | BLT | R5 | :: BR IF DONE |
| 013424 | 005204 | | | | INC | R4 | :: INSURE LAST DIGIT ISN'T A BLANK |
| 013426 | 000744 | | | | BR | R5 | :: GO DO THE LAST DIGIT |
| 013430 | 012605 | | | 68: | MOV | (SP)+, R5 | :: RESTORE R5 |
| 013432 | 012604 | | | | MOV | (SP)+, R4 | :: RESTORE R4 |
| 013434 | 012603 | | | | MOV | (SP)+, R3 | :: RESTORE R3 |
| 013436 | 016666 | 000002 | 000004 | | MOV | 2(SP), 4(SP) | :: SET THE STACK FOR RETURNING |
| 013444 | 012616 | | | | MOV | (SP)+, (SP) | |
| 013450 | 000002 | | | | RTI | | :: RETURN |
| 013456 | 000 | | | 88: | .BYTE | 0 | :: STORAGE FOR ASCII DIGIT |
| 013458 | 000 | | | | .BYTE | 0 | :: TERMINATOR FOR TYPE ROUTINE |
| 013460 | 000 | | | | .BYTE | 0 | :: OCTAL DIGIT COUNTER |
| 013462 | 000 | | | | .BYTE | 0 | :: ZERO FILL SWITCH |
| 013464 | 000000 | | | | .WORD | 0 | :: NUMBER OF DIGITS TO TYPE |

H06

.MAIN. MACY11 27(732) 02-NOV-76 16:15 AGE 63
 DZOLDA.P11 TTY INPUT ROUTINE

SEQ 0072

```

2646 013674 021627 000060          CMP      (SP),#60          ;; CHAR < 0?
2647 013670 002420          BLT      18$              ;; BRANCH IF YES
2648 013672 021627 000067          CMP      (SP),#67          ;; CHAR > 7?
2649 013676 003015          BGT      18$              ;; BRANCH IF YES
2650 013700 042726 000060          BIC      #60,(SP)+        ;; STRIP-OFF ASCII
2651 013704 005766 000002          TST      2(SP)            ;; IS THIS THE FIRST CHAR
2652 013710 001403          BEQ      17$              ;; BRANCH IF YES
2653 013712 006316          RSL      (SP)             ;; NO, SHIFT PRESENT
2654 013714 006316          RSL      (SP)             ;; CHAR OVER TO MAKE
2655 013716 006316          RSL      (SP)             ;; ROOM FOR NEW ONE.
2656 013720 005266 000002          17$: INC      2(SP)        ;; KEEP COUNT OF CHAR
2657 013724 056616 177776          BIS      -2(SP),(SP)     ;; SET IN NEW CHAR
2658 013730 000707          BR       7$               ;; GET THE NEXT ONE
2659 013732 104401 001062          18$: TYPE   $QUES        ;; TYPE ?(CR)<LF>
2660 013736 000720          BR       20$              ;; SIMULATE CONTROL-U
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672 013740 011646          $ROCHR: MOV      (SP),-(SP)  ;; PUSH DOWN THE PC
2673 013742 016666 000004 000002          MOV      4(SP),2(SP)    ;; SAVE THE PS
2674 013750 105777 165070          1$: TSTB   2$TKS         ;; WAIT FOR
2675 013754 100375          BPL      1$               ;; A CHARACTER
2676 013756 117766 165064 000004          MOVB    2$TK,4(SP)      ;; READ THE TTY
2677 013764 042766 177600 000004          BIC     #1C(177),4(SP)  ;; GET RID OF JUNK IF ANY
2678 013772 026627 000004 000023          CMP     4(SP),#23      ;; IS IT A CONTROL-5?
2679 014000 001013          BNE      3$               ;; BRANCH IF NO
2680 014002 105777 165036          2$: TSTB   2$TKS         ;; WAIT FOR A CHARACTER
2681 014006 100375          BPL      2$               ;; LOOP UNTIL ITS THERE
2682 014010 117746 165032          MOVB    2$TKB,-(SP)    ;; GET CHARACTER
2683 014014 042716 177600          BIC     #1C(177),(SP)  ;; MAKE IT 7-BIT ASCII
2684 014020 022627 000021          CMP     (SP)+,#21      ;; IS IT A CONTROL-0?
2685 014024 001366          BNE      2$               ;; IF NOT DISCARD IT
2686 014026 000750          BR       1$               ;; YES, RESUME
2687 014030 026627 000004 000140          3$: CMP     4(SP),#140    ;; IS IT UPPER CASE?
2688 014036 002407          BLT      4$               ;; BRANCH IF YES
2689 014040 026627 000004 000175          CMP     4(SP),#175    ;; IS IT A SPECIAL CHAR?
2690 014046 003003          BGT      4$               ;; BRANCH IF YES
2691 014050 042766 000040 000004          BIC     #40,4(SP)     ;; MAKE IT UPPER CASE
2692 014056 000002          4$: RTI                    ;; GO BACK TO USER
2693
2694
2695
2696
2697
2698
2699
2700 014060 010346          $ROLIN: MOV      R3, -(SP) ;; SAVE R3
2701 014062 012703 014166          1$: MOV     #1TYIN,R3    ;; GET ADDRESS

```

THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY

```

*CALL:
*   ROCHR          ;; INPUT A SINGLE CHARACTER FROM THE TTY
*   RETURN HERE   ;; CHARACTER IS ON THE STACK
*                 ;; WITH PARITY BIT STRIPPED OFF

```

THIS ROUTINE WILL INPUT A STRING FROM THE TTY

```

*CALL:
*   ROLIN          ;; INPUT A STRING FROM THE TTY
*   RETURN HERE   ;; ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
*                 ;; TERMINATOR WILL BE A BYTE OF ALL 0'S

```

| | | | | | | | |
|------|--------|--------|--------|---------|----------|-------------------------|--|
| 2702 | 014066 | 022703 | 014176 | 2S: | CMP | #STTYIN+8.,R3 | :: BUFFER FULL? |
| 2703 | 014072 | 101405 | | | BLOS | 4S | :: BR IF YES |
| 2704 | 014074 | 104407 | | | ROCHR | | :: GO READ ONE CHARACTER FROM THE TTY |
| 2705 | 014076 | 112613 | | | MOVB | (SP)+,(R3) | :: GET CHARACTER |
| 2706 | 014100 | 122713 | 000177 | 10S: | CMPB | #177,(R3) | :: IS IT A RUBOUT |
| 2707 | 014104 | 001003 | | | BNE | 3S | :: SKIP IF NOT |
| 2708 | 014106 | 1401 | 001062 | 4S: | TYPE | 'QUES | :: TYPE A 'Q' |
| 2709 | 014112 | 000763 | | | BR | 1S | :: CLEAR THE BUFFER AND LOOP |
| 2710 | 014114 | 111367 | 000044 | 3S: | MOVB | (R3),9S | :: ECHO THE CHARACTER |
| 2711 | 014120 | 104401 | 014164 | | TYPE | 9S | |
| 2712 | 014124 | 122723 | 000015 | | CMPB | #15,(R3)+ | :: CHECK FOR RETURN |
| 2713 | 014130 | 001356 | | | BNE | 2S | :: LOOP IF NOT RETURN |
| 2714 | 014132 | 105063 | 177777 | | CLRB | -1(R3) | :: CLEAR RETURN (THE 15) |
| 2715 | 014136 | 104401 | 001064 | | TYPE | 'LF | :: TYPE A LINE FEED |
| 2716 | 014142 | 012603 | | | MOV | (SP)+,R3 | :: RESTORE R3 |
| 2717 | 014144 | 011646 | | | MOV | (SP)-,(SP) | :: ADJUST THE STACK AND PUT ADDRESS OF THE |
| 2718 | 014146 | 016666 | 000004 | 000002 | MOV | 4(SP),2(SP) | :: FIRST ASCII CHARACTER ON IT |
| 2719 | 014154 | 012766 | 014166 | 000004 | MOV | #STTYIN,4(SP) | |
| 2720 | 014162 | 000002 | | | RTI | | :: RETURN |
| 2721 | 014164 | 000 | | 9S: | .BYTE | 0 | :: STORAGE FOR ASCII CHAR. TO TYPE |
| 2722 | 014165 | 000 | | | .BYTE | 0 | :: TERMINATOR |
| 2723 | 014166 | 000010 | | STTYIN: | .BLKB | 8. | :: RESERVE 8 BYTES FOR TTY INPUT |
| 2724 | 014176 | 2536 | 005015 | 000 | \$CNTLU: | .ASCIZ /U<15><12> | :: CONTROL "U" |
| 2725 | 014203 | 136 | 006507 | 000012 | \$CNTLG: | .ASCIZ /G<15><12> | :: CONTROL "G" |
| 2726 | 014210 | 005015 | 053523 | 020122 | \$MSWR: | .ASCIZ <15><12>/SWR = / | |
| 2727 | 014216 | 020075 | 000 | | | | |
| 2728 | 014221 | 040 | 047040 | 053505 | \$MNEW: | .ASCIZ / NEW = / | |
| 2729 | 014226 | 036440 | 000040 | | | | |
| 2730 | | | | | | | |

2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774

.SBTTL TRAP DECODER

```

;*****
;THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
;AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
;OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
;GO TO THAT ROUTINE.
    
```

```

STRAP:  MOV    RD, -(SP)           ;; SAVE RD
        MOV    2(SP), RD         ;; GET TRAP ADDRESS
        TST    -(RD)            ;; BACKUP BY 2
        MOVB   (RD), RD         ;; GET RIGHT BYTE OF TRAP
        ASL    RD               ;; POSITION FOR INDEXING
        MOV    $TRPAD(RD), RD    ;; INDEX TO TABLE
        RTS    RD               ;; GO TO ROUTINE
    
```

;; THIS IS USE TO HANDLE THE "GETPRI" MACRO

```

STRAP2: MOV    (SP), -(SP)       ;; MOVE THE PC DOWN
        MOV    4(SP), 2(SP)     ;; MOVE THE PSW DOWN
        RTI                    ;; RESTORE THE PSW
    
```

.SBTTL TRAP TABLE

;; THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
 ;; BY THE "TRAP" INSTRUCTION.

| | ROUTINE |
|----------------|---|
| \$TRPAD: .WORD | \$TRAP2 |
| \$TYPE | ;; CALL=TYPE TRAP+1(104401) TTY TYPEOUT ROUTINE |
| \$TYPOC | ;; CALL=TYPOC TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS) |
| \$TYPOS | ;; CALL=TYPOS TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS) |
| \$TYPGN | ;; CALL=TYPON TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL) |
| \$GTSWR | ;; CALL=GTSWR TRAP+5(104405) GET SOFT-SWR SETTING |
| \$CKSWR | ;; CALL=CKSWR TRAP+6(104406) TEST FOR CHANGE IN SOFT-SWR |
| \$RDCHR | ;; CALL=RDCHR TRAP+7(104407) TTY TYPEIN CHARACTER ROUTINE |
| \$RDLIN | ;; CALL=RDLIN TRAP+10(104410) TTY TYPEIN STRING ROUTINE |

```

2775 .SBTTL ECHO TEST
2776 ;*****
2777 ;THIS ROUTINE WILL ECHO ANY CHARACTER TYPED
2778 ;AT THE CONSOLE
2779 ;THE TEST IS HALTED BY TYPING A CONTROL-C
2780 ;TEST CAN BE RESTARTED AFTER HALTING BY JUST CONTINUING
2781 ;*****
2782 ECHO:
2783 RESET ;CLEAR EVERYTHING
2784 MOVB #*,@CTBUF ;TRANSMIT PROMPT "*"
2785 TSTB @CRCSR ;WAIT FOR INPUT
2786 BPL 2$
2787 MOVB @CRBUF,@CTBUF ;ECHO INPUT
2788 MOV @CRBUF,R0 ;STORE INPUT
2789 BPL 5$ ;BR IF "ERROR" NOT SET
2790 BIS #BIT12,R1 ;SET PARITY ERROR TEST MASK
2791 BIT R1,R0 ;CHECK FOR PARITY ERROR FLAG
2792 BEQ 3$ ;BR IF NOT SET
2793 JSR PC,MSG ;REPORT PARITY ERROR
2794 MPAR
2795 3$: ASL R1 ;SHIFT MASK TO TEST "FR" FLAG
2796 BIT R1,R0 ;TEST FOR FRAMING ERROR FLAG
2797 BEQ 4$ ;BR IF NOT SET
2798 JSR PC,MSG ;REPORT FRAMING ERROR
2799 MFR
2800 4$: ASL R1 ;SHIFT MASK TO TEST "OR" FLAG
2801 BIT R1,R0 ;TEST FOR OVERFLOW ERROR
2802 BEQ 5$ ;BR IF NOT SET
2803 JSR PC,MSG ;REPORT OVERFLOW ERROR
2804 MOR
2805 5$: BIC #BIT7,R0 ;CLEAR ANY PARITY BIT
2806 CMP #3,R0 ;WAS INPUT CONTROL-C
2807 BNE 2$ ;BR IF NOT
2808 JSR PC,MSG ;REPORT PROGRAM STOP
2809 MSTOP
2810 HALT ;END OF TEST HALT
2811 BR ECHO ;AFTER END OF TEST HALT
2812 ; PRESS CONTINUE TO RESTART ECHO TEST
2813
2814 MSG: MOV @ (SP)+,R0 ;PICK UP MESSAGE POINTER
2815 ADD #2,-(SP) ;ADJUST RETURN PC
2816 WAIT: TSTB @CRCSR ;WAIT FOR XMIT DONE
2817 BPL WAIT
2818 MOVB (R0)+,@CTBUF ;SEND CHARACTER
2819 TSTB (R0) ;IS THIS END OF MESSAGE?
2820 BNE WAIT ;BR IF NOT
2821 RTS PC ;RETURN
2822
2823 014462 005015 040520 044522 MPAR: .ASCIZ <CR><LF>/PARITY/
2824 014470 054524 000 MFR: .ASCIZ <CR><LF>/FRAMING/
2825 014473 015 043012 040522 MFR: .ASCIZ <CR><LF>/FRAMING/
2826 014500 044515 043516 000 MOR: .ASCIZ <CR><LF>/OVERFLOW/
2827 014505 015 047412 042526 MOR: .ASCIZ <CR><LF>/OVERFLOW/
2828 014512 043122 047514 000127 MSTOP: .ASCIZ <CR><LF>/STOP/
2829 014520 005015 052123 050117 MSTOP: .ASCIZ <CR><LF>/STOP/
2830 014526 000

```

2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864

014530

.EVEN

.SBTTL TERMINAL OUTPUT TEST

```
;;*****  
; THIS ROUTINE WILL OUTPUT ALL WRITABLE CHARACTERS FOR THE  
; THE OCTAL CODE 040 --> 377  
; 32 CHARACTERS ARE PRINTED ON EACH LINE  
; THE PATTERN IS REPEATED EVERY THREE LINES  
; *  
;;*****
```

```
OUTTST: MOV #40,R1 ;LOAD FIRST WRITABLE CHARACTER  
1$: MOV #40,R0 ;LOAD CHAR COUNT PER LINE  
2$: TSTB @CTCSR ;WAIT FOR DONE  
 BPL 2$  
 MOV R1,@CTBUF ;TRANSMIT A CHARACTER  
 INCB R1 ;INCREMENT CHARACTER CODE  
 DEC R0 ;DECREMENT CHAR COUNT  
 BNE 2$ ;BR IF LINE NOT COMPLETE  
 JSR PC,MSG ;SSUE CR,LINE FEED  
  
 $CRLF  
 TSTB @CRCSR ;ANY CHARACTER RECEIVED?  
 BMI 3$ ;BR IF YES  
 BIT #BIT7,R1 ;FINISHED ONE PASS OF WRITABLE CHARACTERS?  
 BNE OUTTST ;BR IF YES  
 BR 1$ ;IF NOT WRITE NEXT LINE  
  
3$: CLR @CRBUF ;CLEAR RECEIVER  
 HALT ;STOP TEST  
 BR OUTTST ;RESTART TEST IF CONTINUED
```

012701 000040
012700 000040
105777 165566
100375
010177 165562
105201
005300
001370
014560 004767 177650

001063
105777 165534
100404
032701 000200
001353
000754

005077 165520
000000
000746

M06

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 68
 DZDLDA.P11 TERMINAL OUTPUT TEST

SEQ 0077

| | | | | | | |
|------|--------|--------|--------|--------|-------|---|
| 2865 | | | | | | |
| 2866 | | | | | | |
| 2867 | 014614 | 040503 | 020116 | 047516 | EM1: | .ASCIZ /CAN NOT ACCESS TCSR/ |
| 2868 | 014622 | 020124 | 041501 | 042503 | | |
| 2869 | 014630 | 051523 | 052040 | 051503 | | |
| 2870 | 014636 | 000122 | | | | |
| 2871 | 014640 | 040503 | 020116 | 047516 | EM2: | .ASCIZ /CAN NOT ACCESS TBUF/ |
| 2872 | 014646 | 020124 | 041501 | 042503 | | |
| 2873 | 014654 | 051523 | 052040 | 052502 | | |
| 2874 | 014662 | 000106 | | | | |
| 2875 | 014664 | 041524 | 051123 | 042040 | EM3: | .ASCIZ /TCSR DONE NOT CLEARED WITH TBUF FULL/ |
| 2876 | 014672 | 047117 | 020105 | 047516 | | |
| 2877 | 014700 | 020124 | 046103 | 040505 | | |
| 2878 | 014706 | 042522 | 020104 | 044527 | | |
| 2879 | 014714 | 044124 | 052040 | 052502 | | |
| 2880 | 014722 | 020106 | 052506 | 046114 | | |
| 2881 | 014730 | 000 | | | | |
| 2882 | 014731 | 124 | 051503 | 020122 | EM4: | .ASCIZ /TCSR DONE NOT SET/ |
| 2883 | 014736 | 047504 | 042516 | 047040 | | |
| 2884 | 014744 | 052117 | 051440 | 052105 | | |
| 2885 | 014752 | 000 | | | | |
| 2886 | 014753 | 124 | 051503 | 020122 | EM5: | .ASCIZ /TCSR DONE NOT SET WITH RESET/ |
| 2887 | 014760 | 047504 | 042516 | 047040 | | |
| 2888 | 014766 | 052117 | 051440 | 052105 | | |
| 2889 | 014774 | 053440 | 052111 | 020110 | | |
| 2890 | 015002 | 042522 | 042523 | 000124 | | |
| 2891 | 015010 | 040503 | 020116 | 047516 | EM6: | .ASCIZ /CAN NOT ACCESS RCSR/ |
| 2892 | 015016 | 020124 | 041501 | 042503 | | |
| 2893 | 015024 | 051523 | 051040 | 051503 | | |
| 2894 | 015032 | 000122 | | | | |
| 2895 | 015034 | 040503 | 020116 | 047516 | EM7: | .ASCIZ /CAN NOT ACCESS RBUF/ |
| 2896 | 015042 | 020124 | 041501 | 042503 | | |
| 2897 | 015050 | 051523 | 051040 | 052502 | | |
| 2898 | 015056 | 000106 | | | | |
| 2899 | 015060 | 040503 | 020116 | 047516 | EM10: | .ASCIZ /CAN NOT ACCESS LKS/ |
| 2900 | 015066 | 020124 | 041501 | 042503 | | |
| 2901 | 015074 | 051523 | 046040 | 051513 | | |
| 2902 | 015102 | 000 | | | | |
| 2903 | 015103 | 102 | 052111 | 020060 | EM11: | .ASCIZ /BIT0 OF TCSR NOT CLEAR AFTER RESET/ |
| 2904 | 015110 | 043117 | 052040 | 051503 | | |
| 2905 | 015111 | 020122 | 047516 | 020124 | | |
| 2906 | 015124 | 046103 | 040505 | 020122 | | |
| 2907 | 015132 | 043101 | 042524 | 020122 | | |
| 2908 | 015140 | 042522 | 042523 | 000124 | | |
| 2909 | 015146 | 040503 | 020116 | 047516 | EM12: | .ASCIZ /CAN NOT SET BIT0 OF TCSR/ |
| 2910 | 015154 | 020124 | 042523 | 020124 | | |
| 2911 | 015162 | 044502 | 030124 | 047440 | | |
| 2912 | 015170 | 020106 | 041524 | 051123 | | |
| 2913 | 015176 | 000 | | | | |
| 2914 | 015177 | 103 | 047101 | 047040 | EM13: | .ASCIZ /CAN NOT CLEAR BIT0 OF TCSR/ |
| 2915 | 015204 | 052117 | 041440 | 042514 | | |
| 2916 | 015212 | 051101 | 041040 | 052111 | | |
| 2917 | 015220 | 020060 | 043117 | 052040 | | |
| 2918 | 015226 | 051503 | 000122 | | | |
| 2919 | 015232 | 042522 | 042523 | 020124 | EM14: | .ASCIZ /RESET DID NOT CLEAR BIT0 OF TCSR/ |
| 2920 | 015240 | 044504 | 020104 | 047516 | | |

| | | | | | |
|------|--------|--------|--------|--------|---|
| 2921 | 015246 | 020124 | 046103 | 040505 | |
| 2922 | 015254 | 020122 | 044502 | 030124 | |
| 2923 | 015262 | 047440 | 020106 | 041524 | |
| 2924 | 015270 | 051123 | 000 | | |
| 2925 | 015273 | 102 | 052111 | 020062 | EM15: .ASCIZ /BIT2 OF TCSR NOT CLEAR AFTER RESET/ |
| 2926 | 015300 | 043117 | 052040 | 051503 | |
| 2927 | 015306 | 020122 | 047516 | 020124 | |
| 2928 | 015314 | 046103 | 040505 | 020122 | |
| 2929 | 015322 | 043101 | 042524 | 020122 | |
| 2930 | 015330 | 042522 | 042523 | 000124 | |
| 2931 | 015336 | 040503 | 020116 | 047516 | EM16: .ASCIZ /CAN NOT SET BIT2 OF TCSR/ |
| 2932 | 015344 | 020124 | 042523 | 020124 | |
| 2933 | 015352 | 044502 | 031124 | 047440 | |
| 2934 | 015360 | 020106 | 041524 | 051123 | |
| 2935 | 015366 | 000 | | | |
| 2936 | 015367 | 103 | 047101 | 047040 | EM17: .ASCIZ /CAN NOT CLEAR BIT2 OF TCSR/ |
| 2937 | 015374 | 052117 | 041440 | 042514 | |
| 2938 | 015402 | 051101 | 041040 | 052111 | |
| 2939 | 015410 | 020062 | 043117 | 052040 | |
| 2940 | 015416 | 051503 | 000122 | | |
| 2941 | 015422 | 042522 | 042523 | 020124 | EM20: .ASCIZ /RESET DID NOT CLEAR BIT2 OF TCSR/ |
| 2942 | 015430 | 044504 | 020104 | 047516 | |
| 2943 | 015436 | 020124 | 046103 | 040505 | |
| 2944 | 015444 | 020122 | 044502 | 031124 | |
| 2945 | 015452 | 047440 | 020106 | 041524 | |
| 2946 | 015460 | 051123 | 000 | | |
| 2947 | 015463 | 102 | 052111 | 020066 | EM21: .ASCIZ ;BIT6 OF TCSR NOT CLEAR AFTER RESET/ |
| 2948 | 015470 | 043117 | 052040 | 051503 | |
| 2949 | 015476 | 020122 | 047516 | 020124 | |
| 2950 | 015504 | 046103 | 040505 | 020122 | |
| 2951 | 015512 | 043101 | 042524 | 020122 | |
| 2952 | 015520 | 042522 | 042523 | 027524 | |
| 2953 | 015526 | 000 | | | |
| 2954 | 015527 | 130 | 044515 | 020124 | EM22: .ASCIZ /XMIT INTERRUPT AT PRIORITY 7/ |
| 2955 | 015534 | 047111 | 042524 | 051122 | |
| 2956 | 015542 | 050125 | 020124 | 052101 | |
| 2957 | 015550 | 050040 | 044522 | 051117 | |
| 2958 | 015556 | 052111 | 020131 | 000067 | |
| 2959 | 015564 | 040503 | 020116 | 047516 | EM23: .ASCIZ /CAN NOT SET BIT6 OF TCSR/ |
| 2960 | 015572 | 020124 | 042523 | 020124 | |
| 2961 | 015600 | 044502 | 033124 | 047440 | |
| 2962 | 015606 | 020106 | 041524 | 051123 | |
| 2963 | 015614 | 000 | | | |
| 2964 | 015615 | 103 | 047101 | 047040 | EM24: .ASCIZ /CAN NOT CLEAR BIT6 OF TCSR/ |
| 2965 | 015622 | 052117 | 041440 | 042514 | |
| 2966 | 015630 | 051101 | 041040 | 052111 | |
| 2967 | 015636 | 020066 | 043117 | 052040 | |
| 2968 | 015644 | 051503 | 000122 | | |
| 2969 | 015650 | 042522 | 042523 | 020124 | EM25: .ASCIZ /RESET DID NOT CLEAR BIT6 OF TCSR/ |
| 2970 | 015656 | 044504 | 020104 | 047516 | |
| 2971 | 015664 | 020124 | 046103 | 040505 | |
| 2972 | 015672 | 020122 | 044502 | 033124 | |
| 2973 | 015700 | 047440 | 020106 | 041524 | |
| 2974 | 015706 | 051123 | 000 | | |
| 2975 | 015711 | 102 | 052111 | 020066 | EM26: .ASCIZ /BIT6 OF RCSR NOT CLEAR AFTER RESET/ |
| 2976 | 015716 | 043117 | 051040 | 051503 | |

| | | | | | |
|------|--------|--------|--------|--------|--|
| 2977 | 015724 | 020122 | 047516 | 020124 | |
| 2978 | 015730 | 046103 | 040505 | 020122 | |
| 2979 | 015740 | 043101 | 042514 | 020122 | |
| 2980 | 015746 | 042522 | 042522 | 000124 | |
| 2981 | 015754 | 041522 | 051101 | 044440 | EM27: .ASCIZ /RCVR INTERRUPT WITH PRIORITY 7/ |
| 2982 | 015760 | 052116 | 051101 | 052522 | |
| 2983 | 015770 | 042120 | 053440 | 052111 | |
| 2984 | 015776 | 020110 | 047511 | 047511 | |
| 2985 | 016004 | 044522 | 054524 | 033440 | |
| 2986 | 016012 | 000 | | | |
| 2987 | 016013 | 103 | 047101 | 047040 | EM30: .ASCIZ /CAN NOT SET BIT6 OF RCSR/ |
| 2988 | 016020 | 052117 | 051440 | 052105 | |
| 2989 | 016026 | 041040 | 052111 | 020066 | |
| 2990 | 016034 | 043117 | 051040 | 051503 | |
| 2991 | 016042 | 000122 | | | |
| 2992 | 016044 | 040503 | 020116 | 047516 | EM31: .ASCIZ /CAN NOT CLEAR BIT6 OF RCSR/ |
| 2993 | 016052 | 020124 | 046103 | 040505 | |
| 2994 | 016060 | 020122 | 044502 | 033124 | |
| 2995 | 016066 | 047440 | 020106 | 041522 | |
| 2996 | 016074 | 051123 | 000 | | |
| 2997 | 016077 | 103 | 047101 | 047040 | EM32: .ASCIZ /CAN NOT CLEAR BIT6 OF RCSR WITH RESET/ |
| 2998 | 016104 | 052117 | 051440 | 042514 | |
| 2999 | 016112 | 051101 | 041040 | 052111 | |
| 3000 | 016120 | 020066 | 043117 | 051040 | |
| 3001 | 016123 | 051503 | 020122 | 044527 | |
| 3002 | 016134 | 044124 | 051040 | 051505 | |
| 3003 | 016140 | 052105 | 000 | | |
| 3004 | 016145 | 102 | 052111 | 020066 | EM33: .ASCIZ /BIT6 OF LKS NOT CLEAR AFTER RESET/ |
| 3005 | 016152 | 043117 | 046040 | 051513 | |
| 3006 | 016160 | 047040 | 052117 | 041440 | |
| 3007 | 016166 | 042514 | 051101 | 040440 | |
| 3008 | 016174 | 052106 | 051105 | 051040 | |
| 3009 | 016202 | 051505 | 052105 | 000 | |
| 3010 | 016207 | 114 | 051513 | 044440 | EM34: .ASCIZ /LKS INTERRUPT WITH PRIORITY 7/ |
| 3011 | 016214 | 052116 | 051105 | 052522 | |
| 3012 | 016222 | 052120 | 053440 | 052111 | |
| 3013 | 016230 | 020110 | 051120 | 047511 | |
| 3014 | 016236 | 044522 | 054524 | 033440 | |
| 3015 | 016244 | 000 | | | |
| 3016 | 016245 | 103 | 047101 | 047040 | EM35: .ASCIZ /CAN NOT SET BIT6 OF LKS/ |
| 3017 | 016252 | 052117 | 051440 | 052105 | |
| 3018 | 016260 | 041040 | 052111 | 020066 | |
| 3019 | 016266 | 043117 | 046040 | 051513 | |
| 3020 | 016274 | 000 | | | |
| 3021 | 016275 | 103 | 047101 | 047040 | EM36: .ASCIZ /CAN NOT CLEAR BIT6 OF LKS/ |
| 3022 | 016302 | 052117 | 041440 | 042514 | |
| 3023 | 016310 | 051101 | 041040 | 052111 | |
| 3024 | 016316 | 020066 | 043117 | 046040 | |
| 3025 | 016324 | 051513 | 000 | | |
| 3026 | 016327 | 122 | 051505 | 052105 | EM37: .ASCIZ /RESET DID NOT CLEAR BIT6 OF LKS/ |
| 3027 | 016334 | 042040 | 042111 | 047040 | |
| 3028 | 016342 | 052117 | 041440 | 042514 | |
| 3029 | 016350 | 051101 | 041040 | 052111 | |
| 3030 | 016356 | 020066 | 043117 | 046040 | |
| 3031 | 016364 | 051513 | 000 | | |
| 3032 | 016367 | 104 | 040525 | 020114 | EM40: .ASCIZ /DUAL ADDRESSING ERROR/ |

| | | | | | |
|------|--------|--------|--------|--------|---|
| 3033 | 016374 | 042101 | 051104 | 051505 | |
| 3034 | 016402 | 044523 | 043516 | 042440 | |
| 3035 | 016410 | 051122 | 051117 | 000 | |
| 3036 | 016415 | 102 | 052111 | 020066 | EM41: .ASCIZ /BIT6 OF LKS NOT SET AFTER RESET/ |
| 3037 | 016422 | 043117 | 046040 | 051513 | |
| 3038 | 016430 | 047040 | 052117 | 051440 | |
| 3039 | 016436 | 052105 | 040440 | 052106 | |
| 3040 | 016444 | 051105 | 051040 | 051505 | |
| 3041 | 016452 | 052105 | 000 | | |
| 3042 | 016455 | 103 | 047101 | 047040 | EM42: .ASCIZ /CAN NOT CLEAR BIT7 OF LKS/ |
| 3043 | 016462 | 052117 | 041440 | 042514 | |
| 3044 | 016470 | 051101 | 041040 | 052111 | |
| 3045 | 016476 | 020067 | 043117 | 046040 | |
| 3046 | 016504 | 051513 | 000 | | |
| 3047 | 016507 | 102 | 052111 | 020067 | EM43: .ASCIZ /BIT7 OF LKS DOES NOT SET/ |
| 3048 | 016514 | 043117 | 046040 | 051513 | |
| 3049 | 016522 | 042040 | 042517 | 020123 | |
| 3050 | 016530 | 047516 | 020124 | 042523 | |
| 3051 | 016536 | 000124 | | | |
| 3052 | 016540 | 052122 | 020103 | 047111 | EM44: .ASCIZ /RTC INTERRUPT AT PRIORITY 7/ |
| 3053 | 016546 | 042524 | 051122 | 050125 | |
| 3054 | 016554 | 020124 | 052101 | 050040 | |
| 3055 | 016562 | 044522 | 051117 | 052111 | |
| 3056 | 016570 | 020131 | 000067 | | |
| 3057 | 016574 | 052122 | 020103 | 047111 | EM45: .ASCIZ /RTC INTERRUPTS WHEN DISABLED/ |
| 3058 | 016602 | 042524 | 051122 | 050125 | |
| 3059 | 016610 | 051524 | 053440 | 042510 | |
| 3060 | 016616 | 020116 | 044504 | 040523 | |
| 3061 | 016624 | 046102 | 042105 | 000 | |
| 3062 | 016631 | | | | EM47: |
| 3063 | 016631 | 122 | 041524 | 044440 | EM46: .ASCIZ /RTC INTERRUPT DID NOT OCCUR/ |
| 3064 | 016636 | 052116 | 051105 | 052522 | |
| 3065 | 016644 | 052120 | 042040 | 042111 | |
| 3066 | 016652 | 047040 | 052117 | 047440 | |
| 3067 | 016660 | 041503 | 051125 | 000 | |
| 3068 | 016665 | 122 | 041524 | 042040 | EM50: .ASCIZ /RTC DOUBLE INTERRUPT/ |
| 3069 | 016672 | 052517 | 046102 | 020105 | |
| 3070 | 016700 | 047111 | 042524 | 051122 | |
| 3071 | 016706 | 050125 | 000124 | | |
| 3072 | 016712 | 042522 | 042523 | 020124 | EM51: .ASCIZ /RESE: DID NOT INTERRUPT/ |
| 3073 | 016720 | 044504 | 020104 | 047516 | |
| 3074 | 016726 | 020124 | 047111 | 042524 | |
| 3075 | 016734 | 051122 | 050125 | 000124 | |
| 3076 | 016742 | 052122 | 020103 | 047111 | EM52: .ASCIZ /RTC INTERRUPT DID NOT CLEAR WITH BIT7 OF LKS/ |
| 3077 | 016750 | 042524 | 051122 | 050125 | |
| 3078 | 016756 | 020124 | 044504 | 020104 | |
| 3079 | 016764 | 047516 | 020124 | 046103 | |
| 3080 | 016772 | 040505 | 020122 | 044527 | |
| 3081 | 017000 | 044124 | 041040 | 052111 | |
| 3082 | 017006 | 020067 | 043117 | 046040 | |
| 3083 | 017014 | 051513 | 000 | | |
| 3084 | 017017 | 103 | 047514 | 045503 | EM53: .ASCIZ /CLOCK REPEATABILITY/ |
| 3085 | 017024 | 051040 | 050105 | 040505 | |
| 3086 | 017032 | 040524 | 044502 | 044514 | |
| 3087 | 017040 | 054524 | 000 | | |
| 3088 | 017043 | 130 | 044515 | 020124 | EM54: .ASCIZ /XMIT INTERRUPTS WHEN DISABLED/ |

| | | | | | |
|------|--------|--------|--------|--------|--|
| 3089 | 017050 | 047111 | 042524 | 051122 | |
| 3090 | 017056 | 050125 | 051524 | 053440 | |
| 3091 | 017064 | 042510 | 020116 | 044504 | |
| 3092 | 017072 | 040523 | 046102 | 042105 | |
| 3093 | 017100 | 000 | | | |
| 3094 | 017101 | 130 | 044515 | 020124 | EM56: .ASCIZ /XMIT INTERRUPTS AT PRIORITY 7/ |
| 3095 | 017106 | 047111 | 042524 | 051122 | |
| 3096 | 017114 | 050125 | 051524 | 040440 | |
| 3097 | 017122 | 020124 | 051120 | 047511 | |
| 3098 | 017130 | 044522 | 054524 | 033440 | |
| 3099 | 017136 | 000 | | | |
| 3100 | 017137 | 130 | 044515 | 020124 | EM57: .ASCIZ /XMIT INTERRUPTS WITH ENABLE CLEAR/ |
| 3101 | 017144 | 047111 | 042524 | 051122 | |
| 3102 | 017152 | 050125 | 051524 | 053440 | |
| 3103 | 017160 | 052111 | 020110 | 047105 | |
| 3104 | 017166 | 041101 | 042514 | 041440 | |
| 3105 | 017174 | 042514 | 051101 | 000 | |
| 3106 | 017201 | | | | EM55: |
| 3107 | 017201 | 130 | 044515 | 020124 | EM60: .ASCIZ /XMIT DID NOT INTERRUPT/ |
| 3108 | 017206 | 044504 | 020104 | 047516 | |
| 3109 | 017214 | 020124 | 047111 | 042524 | |
| 3110 | 017222 | 051122 | 050125 | 000124 | |
| 3111 | 017230 | 046530 | 052111 | 051040 | EM61: .ASCIZ /XMIT RE-INTERRUPTED/ |
| 3112 | 017236 | 026505 | 047111 | 042524 | |
| 3113 | 017244 | 051122 | 050125 | 042524 | |
| 3114 | 017252 | 000104 | | | |
| 3115 | 017254 | 047514 | 042101 | 047111 | EM62: .ASCIZ /LOADING TBUF DID NOT CLEAR INTERRUPT/ |
| 3116 | 017262 | 020107 | 041124 | 043125 | |
| 3117 | 017270 | 042040 | 042111 | 047040 | |
| 3118 | 017276 | 052117 | 041440 | 042514 | |
| 3119 | 017304 | 051101 | 044440 | 052116 | |
| 3120 | 017312 | 051105 | 052522 | 052120 | |
| 3121 | 017320 | 000 | | | |
| 3122 | 017321 | 122 | 053103 | 020122 | EM63: .ASCIZ /RCVR ACTIVE NOT SET/ |
| 3123 | 017326 | 041501 | 047524 | 042526 | |
| 3124 | 017334 | 047040 | 052117 | 051440 | |
| 3125 | 017342 | 052105 | 000 | | |
| 3126 | 017345 | 122 | 053103 | 020122 | EM64: .ASCIZ /RCVR DONE NEVER SET/ |
| 3127 | 017352 | 047504 | 042516 | 047040 | |
| 3128 | 017360 | 053105 | 051105 | 051440 | |
| 3129 | 017366 | 052105 | 000 | | |
| 3130 | 017371 | 122 | 053103 | 020122 | EM65: .ASCIZ /RCVR ACTIVE NOT CLEARED WITH DONE SET/ |
| 3131 | 017376 | 041501 | 044524 | 042526 | |
| 3132 | 017404 | 047040 | 052117 | 041440 | |
| 3133 | 017412 | 042514 | 051101 | 042105 | |
| 3134 | 017420 | 053440 | 052111 | 020110 | |
| 3135 | 017426 | 047504 | 042516 | 051440 | |
| 3136 | 017434 | 052105 | 000 | | |
| 3137 | 017437 | 122 | 051505 | 052105 | EM66: .ASCIZ /RESET DID NOT CLEAR RCVR DONE/ |
| 3138 | 017444 | 042040 | 042111 | 047040 | |
| 3139 | 017452 | 052117 | 041440 | 042514 | |
| 3140 | 017460 | 051101 | 051040 | 053103 | |
| 3141 | 017466 | 020122 | 047504 | 042516 | |
| 3142 | 017474 | 070 | | | |
| 3143 | 017475 | 122 | 051104 | 042440 | EM67: .ASCIZ /RDR ENABLE DID NOT CLEAR RCVR DONE/ |
| 3144 | 017502 | 040516 | 046102 | 020105 | |

E07

.MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 73
OZDLDA.P11 TERMINAL OUTPUT TEST

SEQ 0082

| | | | | | |
|------|--------|--------|--------|--------|---|
| 3145 | 017510 | 044504 | 020104 | 047516 | |
| 3146 | 017516 | 020124 | 046103 | 040505 | |
| 3147 | 017524 | 020122 | 041522 | 051126 | |
| 3148 | 017532 | 042040 | 047117 | 000105 | |
| 3149 | 017540 | 042522 | 042101 | 047111 | EM70: .ASCIZ /READING RBUF DID NOT CLEAR RCVR DONE/ |
| 3150 | 017546 | 020107 | 041122 | 043125 | |
| 3151 | 017554 | 042040 | 042111 | 047040 | |
| 3152 | 017562 | 052117 | 041440 | 042514 | |
| 3153 | 017570 | 051101 | 051040 | 053103 | |
| 3154 | 017576 | 020122 | 047504 | 042516 | |
| 3155 | 017604 | 000 | | | |
| 3156 | 017605 | 122 | 053103 | 020122 | EM71: .ASCIZ /RCVR INTERRUPTS WITH ENABLE CLEAR/ |
| 3157 | 017612 | 047111 | 042524 | 051122 | |
| 3158 | 017620 | 050125 | 051524 | 053440 | |
| 3159 | 017626 | 052111 | 020110 | 047105 | |
| 3160 | 017634 | 041101 | 042514 | 041440 | |
| 3161 | 017642 | 042514 | 051101 | 000 | |
| 3162 | 017647 | 122 | 053103 | 020122 | EM73: .ASCIZ .RCVR INTERRUPTS AT PRIORITY 7/ |
| 3163 | 017654 | 047111 | 042524 | 051122 | |
| 3164 | 017662 | 051225 | 051524 | 040440 | |
| 3165 | 017670 | 020124 | 051120 | 047511 | |
| 3166 | 017676 | 044522 | 054524 | 033440 | |
| 3167 | 017704 | 000 | | | |
| 3168 | 017705 | 122 | 053103 | 020122 | EM74: .ASCIZ /RCVR INT ROST PASSED WITH ENABLE CLEAR/ |
| 3169 | 017712 | 047111 | 020124 | 050522 | |
| 3170 | 017720 | 052123 | 050040 | 051501 | |
| 3171 | 017726 | 042523 | 020104 | 044527 | |
| 3172 | 017734 | 044124 | 042440 | 040516 | |
| 3173 | 017742 | 046102 | 020105 | 046103 | |
| 3174 | 017750 | 040505 | 000122 | | |
| 3175 | 017754 | | | | EM72: |
| 3176 | 017754 | 041522 | 051126 | 042040 | EM75: .ASCIZ /RCVR DID NOT INTERRUPT/ |
| 3177 | 017762 | 042111 | 047040 | 052117 | |
| 3178 | 017770 | 044440 | 052116 | 051105 | |
| 3179 | 017776 | 052522 | 052120 | 000 | |
| 3180 | 020003 | 122 | 053103 | 020122 | EM76: .ASCIZ /RCVR RE-INTERRUPTED/ |
| 3181 | 020010 | 042522 | 044455 | 052116 | |
| 3182 | 020016 | 051105 | 052522 | 052120 | |
| 3183 | 020024 | 042105 | 000 | | |
| 3184 | 020027 | 122 | 040505 | 044504 | EM77: .ASCIZ /READING RBUF DID NOT CLEAR INTERRUPT/ |
| 3185 | 020034 | 043516 | 051040 | 052502 | |
| 3186 | 020042 | 020106 | 044504 | 020104 | |
| 3187 | 020050 | 047516 | 020124 | 046103 | |
| 3188 | 020056 | 040505 | 020122 | 047111 | |
| 3189 | 020064 | 042524 | 051122 | 050125 | |
| 3190 | 020072 | 000124 | | | |
| 3191 | 020074 | 042522 | 042523 | 020124 | EM100: .ASCIZ /RESET DID NOT CLEAR RCVR INTERRUPT/ |
| 3192 | 020102 | 044504 | 020104 | 047516 | |
| 3193 | 020110 | 020124 | 046103 | 040505 | |
| 3194 | 020116 | 020122 | 041522 | 051126 | |
| 3195 | 020124 | 044440 | 052116 | 051105 | |
| 3196 | 020132 | 052522 | 052120 | 000 | |
| 3197 | 020137 | 047 | 051117 | 020047 | EM101: .ASCIZ /'OR' FLAG DID NOT SET/ |
| 3198 | 020144 | 046106 | 043501 | 042040 | |
| 3199 | 020152 | 042111 | 047040 | 052117 | |
| 3200 | 020160 | 051440 | 052105 | 000 | |

| | | | | | |
|------|--------|--------|--------|--------|---|
| 3201 | 020165 | 047 | 051105 | 047522 | EM102: .ASCIZ /'ERROR' NOT SET WITH 'OR' FLAG/ |
| 3202 | 020172 | 023522 | 047040 | 052117 | |
| 3203 | 020200 | 051440 | 052105 | 053440 | |
| 3204 | 020206 | 052111 | 020110 | 047447 | |
| 3205 | 020214 | 023522 | 043040 | 040514 | |
| 3206 | 020222 | 000107 | | | |
| 3207 | 020224 | 051102 | 040505 | 020113 | EM103: .ASCIZ /BREAK DID NOT XMIT ALL ZEROES/ |
| 3208 | 020232 | 044504 | 020104 | 047516 | |
| 3209 | 020240 | 020124 | 046530 | 052111 | |
| 3210 | 020246 | 040440 | 046114 | 055040 | |
| 3211 | 020254 | 051105 | 042517 | 000123 | |
| 3212 | 020262 | 051102 | 040505 | 020113 | EM104: .ASCIZ /BREAK DID NOT SET 'FR' ERROR/ |
| 3213 | 020270 | 044504 | 020104 | 047516 | |
| 3214 | 020276 | 020124 | 042523 | 020124 | |
| 3215 | 020304 | 043047 | 023522 | 042440 | |
| 3216 | 020312 | 051122 | 051117 | 000 | |
| 3217 | 020317 | 104 | 052101 | 020101 | EM105: .ASCIZ /DATA COMPARE ERROR/ |
| 3218 | 020324 | 047503 | 050115 | 051101 | |
| 3219 | 020332 | 020105 | 051105 | 047522 | |
| 3220 | 020340 | 000122 | | | |
| 3221 | 020342 | 040504 | 040524 | 041440 | EM106: .ASCIZ /DATA COMPARE ERROR WITH CABLE/ |
| 3222 | 020350 | 046517 | 040520 | 042522 | |
| 3223 | 020356 | 042440 | 051122 | 051117 | |
| 3224 | 020364 | 053440 | 052111 | 020110 | |
| 3225 | 020372 | 040503 | 046102 | 000105 | |
| 3226 | 020400 | 044524 | 042515 | 052517 | EM107: .ASCIZ /TIMEOUT IN EXERCISER TEST/ |
| 3227 | 020406 | 020124 | 047111 | 042440 | |
| 3228 | 020414 | 042530 | 041522 | 051511 | |
| 3229 | 020422 | 051105 | 052040 | 051505 | |
| 3230 | 020430 | 000124 | | | |
| 3231 | 020432 | 047111 | 047503 | 051122 | EM110: .ASCIZ /INCORRECT RECEIVE COUNT/ |
| 3232 | 020440 | 041505 | 020124 | 042522 | |
| 3233 | 020446 | 042503 | 053111 | 020105 | |
| 3234 | 020454 | 047503 | 047125 | 000124 | |
| 3235 | 020462 | 040504 | 040524 | 041440 | EM111: .ASCIZ /DATA COMPARE ERROR IN EXERCISER/ |
| 3236 | 020470 | 046517 | 040520 | 042522 | |
| 3237 | 020476 | 042440 | 051122 | 051117 | |
| 3238 | 020504 | 044440 | 020116 | 054105 | |
| 3239 | 020512 | 051105 | 044503 | 042523 | |
| 3240 | 020520 | 000122 | | | |
| 3241 | 020522 | 051124 | 050101 | 041440 | EM112: .ASCIZ /TRAP CATCHER/ |
| 3242 | 020530 | 052101 | 044103 | 051105 | |
| 3243 | 020536 | 000 | | | |
| 3244 | 020537 | 116 | 020117 | 046103 | EM113: .ASCIZ /NO CLK INTERRUPT IN EXERCISER/ |
| 3245 | 020544 | 020113 | 047111 | 042524 | |
| 3246 | 020552 | 051122 | 050125 | 020124 | |
| 3247 | 020560 | 047111 | 042440 | 042530 | |
| 3248 | 020566 | 041522 | 051511 | 051105 | |
| 3249 | 020574 | 000 | | | |
| 3250 | | | | | |
| 3251 | 020575 | 124 | 051505 | 021524 | DH1: .ASCIZ /TEST# ERROR# TCSR/ |
| 3252 | 020502 | 020040 | 042440 | 051122 | |
| 3253 | 020610 | 051117 | 020043 | 052040 | |
| 3254 | 020616 | 051503 | 000122 | | |
| 3255 | 020622 | 042524 | 052123 | 020043 | DH2: .ASCIZ /TEST# ERR PC TBUF/ |
| 3256 | 020630 | 020040 | 051105 | 020122 | |

| | | | | | | | |
|------|--------|--------|--------|--------|--------|--------|--|
| 3313 | | | | | | .EVEN | |
| 3314 | 021306 | 005015 | | | M2: | .ASCII | <CR><LF> |
| 3315 | 021310 | 020040 | 042040 | 053105 | M2A: | .ASCIZ | / DEVICES UNDER TEST / |
| 3316 | 021316 | 041511 | 051505 | 052440 | | | |
| 3317 | 021324 | 042116 | 051105 | 052040 | | | |
| 3318 | 021332 | 051505 | 020124 | 000040 | | | |
| 3319 | | | | | | | |
| 3320 | | | | | | .EVEN | |
| 3321 | 021340 | 001072 | 001016 | 002312 | DT1: | .WORD | \$TESTN,\$ERRPC,TCSR,0 |
| 3322 | 021346 | 000000 | | | | | |
| 3323 | 021350 | 001072 | 001016 | 002314 | DT2: | .WORD | \$TESTN,\$ERRPC,TBUF,0 |
| 3324 | 021356 | 000000 | | | | | |
| 3325 | 021360 | 001072 | 001016 | 002306 | DT6: | .WORD | \$TESTN,\$ERRPC,RCSR,0 |
| 3326 | 021366 | 000000 | | | | | |
| 3327 | 021370 | 001072 | 001016 | 002310 | DT7: | .WORD | \$TESTN,\$ERRPC,RBUF,0 |
| 3328 | 021376 | 000000 | | | | | |
| 3329 | 021400 | 001072 | 001016 | 002346 | DT10: | .WORD | \$TESTN,\$ERRPC,LKS,0 |
| 3330 | 021406 | 000000 | | | | | |
| 3331 | 021410 | 001072 | 001016 | 002306 | DT40: | .WORD | \$TESTN,\$ERRPC,RCSN,\$BOARD,0 |
| 3332 | 021416 | 001022 | 000000 | | | | |
| 3333 | 021422 | 001072 | 001016 | 002346 | DT53: | .WORD | \$TESTN,\$ERRPC,LKS,FIRST,SECND,0 |
| 3334 | 021430 | 006350 | 006352 | 000000 | | | |
| 3335 | 021436 | 001072 | 001016 | 002306 | DT103: | .WORD | \$TESTN,\$ERRPC,RCSR,\$BODAT,0 |
| 3336 | 021444 | 001026 | 000000 | | | | |
| 3337 | 021450 | 001072 | 001016 | 002306 | DT105: | .WORD | \$TESTN,\$ERRPC,RCSR,\$GDDAT,\$BDDAT,0 |
| 3338 | 021456 | 001024 | 001026 | 000000 | | | |
| 3339 | 021464 | 001072 | 001016 | 002306 | DT110: | .WORD | \$TESTN,\$ERRPC,RCSR,XMTCNT,RCVCNT,0 |
| 3340 | 021472 | 011274 | 011272 | 000000 | | | |
| 3341 | 021500 | 001072 | 001016 | 002306 | DT112: | .WORD | \$TESTN,\$ERRPC,RCSR,OLDPC,BDVECT,0 |
| 3342 | 021506 | 011626 | 011630 | 000000 | | | |
| 3343 | | 000001 | | | | .END | |

| | | | | | | |
|----------|--------|-------|-------|-------|------|--|
| ABASE = | 176500 | 122# | 234 | 275 | | |
| ACOM1 = | 000000 | 234 | | | | |
| ACOM2 = | 000000 | 234 | | | | |
| ACPUOP = | 000000 | 234 | 249 | | | |
| ADWD = | 000000 | 234 | | | | |
| ADWD1 = | 000000 | 234 | | | | |
| ADWD10 = | 000000 | 234 | | | | |
| ADWD11 = | 000000 | 234 | | | | |
| ADWD12 = | 000000 | 234 | | | | |
| ADWD13 = | 000000 | 234 | | | | |
| ADWD14 = | 000000 | 234 | | | | |
| ADWD15 = | 000000 | 234 | | | | |
| ADWD2 = | 000000 | 234 | | | | |
| ADWD3 = | 000000 | 234 | | | | |
| ADWD4 = | 000000 | 234 | | | | |
| ADWD5 = | 000000 | 234 | | | | |
| ADWD6 = | 000000 | 234 | | | | |
| ADWD7 = | 000000 | 234 | | | | |
| ADWD8 = | 000000 | 234 | | | | |
| ADWD9 = | 000000 | 234 | | | | |
| ADEVCT = | 000000 | 234 | 240 | | | |
| ADEVH = | 000000 | 234 | 276 | | | |
| AOR = | 003466 | 871# | 874 | | | |
| ADRTBL = | 002354 | 703# | 709 | 869 | | |
| AENV = | 000000 | 234 | 245 | | | |
| AENVH = | 000000 | 234 | 246 | | | |
| AFATAL = | 000000 | 234 | 237 | | | |
| AMADR1 = | 000000 | 234 | 262 | | | |
| AMADR2 = | 000000 | 234 | 266 | | | |
| AMADR3 = | 000000 | 234 | 269 | | | |
| AMADR4 = | 000000 | 234 | 272 | | | |
| AMANS1 = | 000000 | 234 | 256 | | | |
| AMANS2 = | 000000 | 234 | 264 | | | |
| AMANS3 = | 000000 | 234 | 267 | | | |
| AMANS4 = | 000000 | 234 | 270 | | | |
| AMSGAD = | 000000 | 234 | 242 | | | |
| AMSGLG = | 000000 | 234 | 243 | | | |
| AMSGTY = | 000000 | 234 | 236 | | | |
| AMTYP1 = | 000000 | 234 | 257 | | | |
| AMTYP2 = | 000000 | 234 | 265 | | | |
| AMTYP3 = | 000000 | 234 | 268 | | | |
| AMTYP4 = | 000000 | 234 | 271 | | | |
| APASS = | 000000 | 234 | 239 | | | |
| APRIOR = | 000000 | 234 | | | | |
| APTCSU = | 000040 | 2430# | 2463 | | | |
| APTENV = | 000001 | 2206 | 2385 | 2428# | 2456 | |
| APTSIZ = | 000200 | 768 | 2417# | | | |
| APTSPO = | 000100 | 2387 | 2429# | 2458 | | |
| APTSZO = | 003172 | 775 | 777 | 802# | | |
| ASWREG = | 000000 | 234 | 247 | | | |
| ATESTN = | 000000 | 234 | 238 | | | |
| AUNIT = | 000000 | 234 | 241 | | | |
| AUSWR = | 000000 | 234 | 248 | | | |
| AVECT1 = | 000300 | 123# | 234 | 273 | | |
| AVECT2 = | 000000 | 234 | 274 | | | |
| BOVECT = | 011630 | 2172* | 2178# | 3341 | | |

| | | | |
|------|--------|-----|-------|
| EM14 | 015232 | 351 | 2919# |
| EM15 | 015273 | 356 | 2925# |
| EM16 | 015336 | 361 | 2931# |
| EM17 | 015367 | 366 | 2936# |
| EM2 | 014440 | 301 | 2871# |
| EM20 | 015422 | 371 | 2941# |
| EM21 | 015423 | 376 | 2947# |
| EM22 | 015527 | 381 | 2954# |
| EM23 | 015564 | 386 | 2959# |
| EM24 | 015615 | 391 | 2964# |
| EM25 | 015650 | 396 | 2969# |
| EM26 | 015711 | 401 | 2975# |
| EM27 | 015754 | 406 | 2981# |
| EM3 | 014664 | 306 | 2875# |
| EM30 | 016013 | 411 | 2987# |
| EM31 | 016044 | 416 | 2992# |
| EM32 | 016077 | 421 | 2997# |
| EM33 | 016145 | 426 | 3004# |
| EM34 | 016207 | 431 | 3010# |
| EM35 | 016245 | 436 | 3016# |
| EM36 | 016275 | 441 | 3021# |
| EM37 | 016327 | 446 | 3026# |
| EM4 | 014731 | 311 | 2882# |
| EM40 | 016367 | 451 | 3032# |
| EM41 | 016415 | 456 | 3036# |
| EM42 | 016455 | 461 | 3042# |
| EM43 | 015507 | 466 | 3047# |
| EM44 | 016540 | 471 | 3052# |
| EM45 | 016574 | 476 | 3057# |
| EM46 | 016631 | 481 | 3063# |
| EM47 | 016631 | 486 | 3062# |
| EM5 | 014753 | 316 | 2886# |
| EM50 | 016665 | 491 | 3068# |
| EM51 | 016712 | 496 | 3072# |
| EM52 | 016742 | 501 | 3076# |
| EM53 | 017017 | 506 | 3084# |
| EM54 | 017043 | 511 | 3088# |
| EM55 | 017201 | 516 | 3106# |
| EM56 | 017101 | 521 | 3094# |
| EM57 | 017137 | 526 | 3100# |
| EM6 | 015010 | 321 | 2891# |
| EM60 | 017201 | 531 | 3107# |
| EM61 | 017230 | 536 | 3111# |
| EM62 | 017254 | 541 | 3115# |
| EM63 | 017321 | 546 | 3122# |
| EM64 | 017345 | 551 | 3126# |
| EM65 | 017371 | 556 | 3130# |
| EM66 | 017437 | 561 | 3137# |
| EM67 | 017475 | 566 | 3143# |
| EM7 | 015034 | 326 | 2895# |
| EM70 | 017540 | 571 | 3149# |
| EM71 | 017605 | 576 | 3156# |
| EM72 | 017754 | 581 | 3175# |
| EM73 | 017647 | 586 | 3162# |
| EM74 | 017705 | 591 | 3168# |
| EM75 | 017754 | 596 | 3176# |

| | | | | | | | | | | | | | | | |
|---------|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| EM76 | 020003 | 301 | 3180* | | | | | | | | | | | | |
| EM77 | 020027 | 606 | 3184* | | | | | | | | | | | | |
| ENDEV | 011400 | 2083 | 2111* | | | | | | | | | | | | |
| ENOMG | 011520 | 2138 | 2151* | | | | | | | | | | | | |
| ERRVEC= | 000004 | 110* | 753 | 754* | 765* | 2345 | 2346* | 2348* | 2351* | | | | | | |
| FIRST | 006350 | 1498* | 1500 | 1511* | 3333 | | | | | | | | | | |
| GMS = | ***** U | 2764 | 2765 | 2766 | 2767 | 2769 | 2771 | 2772 | 2773 | | | | | | |
| GOACIN | 011534 | 2148 | 2154* | | | | | | | | | | | | |
| GTSWR = | 104405 | 2769* | | | | | | | | | | | | | |
| HT = | 000011 | 20* | 2471 | 2512 | | | | | | | | | | | |
| IOTVEC= | 000020 | 115* | 738* | 739* | | | | | | | | | | | |
| LF = | 000012 | 21* | 2151 | 2506 | 2512 | 2823 | 2825 | 2827 | 2829 | 3310 | 3314 | | | | |
| LKS | 002346 | 699* | 1035 | 1234 | 1244* | 1245 | 1251* | 1252 | 1256* | 1258 | 1308 | 1311* | 1312 | 1318 | |
| | | 1339* | 1340* | 1341 | 1349* | 1353 | 1362* | 1363* | 1364 | 1371* | 1392* | 1393* | 1394 | 1411* | |
| | | 1427* | 1428* | 1429 | 1435* | 1456* | 1457* | 1458 | 1460* | 1464* | 1486* | 1487 | 1489* | 1490 | |
| | | 1493* | 2027* | 3329 | 3333 | | | | | | | | | | |
| MANL | 003036 | 773 | 776* | | | | | | | | | | | | |
| MFR | 014473 | 2799 | 2825* | | | | | | | | | | | | |
| MOR | 014505 | 2804 | 2827* | | | | | | | | | | | | |
| MPAR | 014462 | 2794 | 2823* | | | | | | | | | | | | |
| MSG | 014434 | 2793 | 2798 | 2803 | 2808 | 2814* | 2853 | | | | | | | | |
| MSTOP | 014520 | 2809 | 2829* | | | | | | | | | | | | |
| M1 | 021264 | 974 | 3310* | | | | | | | | | | | | |
| M2 | 021306 | 976 | 3314* | | | | | | | | | | | | |
| M2A | 021310 | 841* | 3315* | | | | | | | | | | | | |
| OLDPC | 011626 | 2173* | 2177* | 3341 | | | | | | | | | | | |
| OUTTST | 014530 | 153 | 2845* | 2859 | 2864 | | | | | | | | | | |
| PC = | %000007 | 41* | 717* | 779* | 810* | 901* | 923* | 947* | 961* | 1059* | 1077* | 1103* | 1122* | 1143* | |
| | | 1185* | 1232* | 1334* | 1351* | 1390* | 1402* | 1423* | 1432* | 1452* | 1461* | 1525* | 1548* | 1563* | |
| | | 1581* | 1606* | 1615* | 1715* | 1746* | 1764* | 1786* | 1816* | 1828* | 1846* | 1857* | 2033* | 2132* | |
| | | 2135* | 2142* | 2147 | 2203* | 2209* | 2268* | 2404* | 2421* | 2461* | 2480* | 2487* | 2494* | 2508* | |
| | | 2510* | 2645* | 2793* | 2798* | 2803* | 2808* | 2821* | 2853* | | | | | | |
| PIRQ = | 177772 | 27* | | | | | | | | | | | | | |
| PIRQVE= | 000240 | 121* | | | | | | | | | | | | | |
| PRO = | 000000 | 44* | | | | | | | | | | | | | |
| PR1 = | 000040 | 45* | | | | | | | | | | | | | |
| PR2 = | 000100 | 46* | | | | | | | | | | | | | |
| PR3 = | 000140 | 47* | | | | | | | | | | | | | |
| PR4 = | 000200 | 48* | | | | | | | | | | | | | |
| PR5 = | 000240 | 49* | | | | | | | | | | | | | |
| PR6 = | 000300 | 50* | | | | | | | | | | | | | |
| PR7 = | 000340 | 51* | | | | | | | | | | | | | |
| PS = | 177776 | 24* | 25 | | | | | | | | | | | | |
| PSW = | 177776 | 25* | | | | | | | | | | | | | |
| PWRVEC= | 000024 | 116* | 744* | 745* | 2284* | 2285* | 2294* | 2302* | 2311* | 2312* | | | | | |
| RBUF | 002310 | 679* | 1016 | 1697 | 1827* | 1884 | 1890 | 1909* | 1920 | 1947 | 1965 | 1997 | 2095 | 3327 | |
| RCSR | 002306 | 678* | 851 | 870 | 1002 | 1187 | 1197* | 1198 | 1204* | 1205 | 1211* | 1213 | 1276 | 1278 | |
| | | 1281 | 1635 | 1644 | 1652 | 1654* | 1659 | 1666* | 1677 | 1679* | 1680 | 1695 | 1699 | 1710* | |
| | | 1718 | 1728* | 1737* | 1752 | 1754* | 1762* | 1789 | 1792* | 1801* | 1821* | 1824 | 1831* | 1851* | |
| | | 1854 | 1860* | 1907 | 1912 | 1963 | 1990 | 2030* | 3325 | 3331 | 3335 | 3337 | 3339 | 3341 | |
| RCV | 011250 | 2018 | 2095* | | | | | | | | | | | | |
| RCVCNT | 011272 | 2032* | 2047 | 2096* | 2103* | 3339 | | | | | | | | | |
| RDCHR = | 104407 | 2704 | 2772* | | | | | | | | | | | | |
| RDLIN = | 104410 | 2773* | | | | | | | | | | | | | |
| RESVEC= | 000010 | 111* | | | | | | | | | | | | | |
| RPSW | 002320 | 683* | 1714* | 1750* | 1785* | 1820* | 1850* | 2019* | | | | | | | |

N07

| | | | | | | | | | | | | | | |
|--------|----------|---|---|---|--|---|---|--|---|---|---|--|--|--|
| RSTRT | 011560 | 2156 | 2160# | | | | | | | | | | | |
| RTCPSM | 002352 | 701# | 1338# | 1389# | 2026# | | | | | | | | | |
| RTCVT | 002350 | 700# | 1230 | 123!* 1441* | 1263# 1454 | 1336 1455* | 1337* 1471* | 1350* 2024 | 1361* 2025* | 1372* 1736* | 1387 1748 | 1388* 1749* | 1401* 1763* | 1412* 1774* |
| RVECT | 002316 | 1425 682# | 1426* 1183 | 1441* 1184* | 1454 1218* | 1455* 1712 | 1471* 1713* | 2024 1727* | 2025* 1736* | 1748 1749* | 1763* 1657* | 1774* 2015 | 1783 2018* | 1783 2082* |
| RO | =%000000 | 1784* 32# 815* 850* 1277 | 1799* 710* 816* 852 | 1802* 711 817 869* | 1808* 713 819 871 | 1818 714* 820* 872* | 1819* 715 821 873 | 1837* 784* 825* 876* | 1848 785* 828* 877 | 1849* 786 829* 878* | 1657* 791* 830* 879 | 2015 792 831* 950* | 2018* 794* 833* 953* | 2082* 796 835* 1275* |
| R1 | =%000001 | 1882* 2142 2259 2398 2747* 33# | 1911* 2170* 2264* 2420* 2788* | 1914* 2171* 2266* 2454 2791 | 1989* 2172 2270 2455* 2796 | 1992* 2240 2272 2460 2801 | 2036* 2241* 2286 2465 2805* | 2039* 2242* 2310* 2468* 2806 | 2068* 2249* 2381 2741 | 2070 2250* 2389* 2742* | 2077 2251* 2393 2743 | 2092* 2252* 2394 2744* | 2097* 2253* 2396* 2745* | 2139* 2254 2397* 2746* |
| R2 | =%000002 | 2795* 34# 1498 | 2796 709* 1501 | 2800* 713* 1507 | 2801 803* 1965* | 2845* 804 1966 | 2849 807* 1972 | 2850* 814* 1997* | 2858 819* 1998 | 2309* 867* 2004 | 2382 869 2037* | 2419* 876 2095* | 2790* 1485* 2288 | 2791 1492* 2308* |
| R3 | =%000003 | 35# 1141* 1441 1748* 2545 2706 | 782* 1175 1454* 1774 2554* 2710 | 799 1183* 1471 1783* 2560* 2712 | 890* 1218 1522* 1802 2561* 2714* | 904 1230* 1540 1808 2564* 2716* | 912* 1263 1550* 1818* 2569* 2716* | 926 1270* 1571 1837 2570* 2290 | 1000* 1294 1579* 1848* 2571 2306* | 1007 1336* 1599 1867 2580* 2546 | 1014* 1372 1609* 2014* 2700 2548* | 1021 1387* 1624 2081 2701* 2549* | 1033* 1412 1712* 2289 2702 2550* | 1041 1425* 1736 2307* 2705* 2551 |
| R4 | =%000004 | 36# 2566 | 1271* 2568* | 1295 2576* | 2015* 2579* | 2082 2547 | 2290 2553* | 2306* 2555* | 2546 2557* | 2548* 2558* | 2549* 2559* | 2550* 2560 | 2551 2578* | 2552* 2578* |
| R5 | =%000005 | 37# | 2024* | 2291 | 2305* | 2547 | 2553* | 2555* | 2557* | 2558* | 2559* | 2560 | 2578* | |
| R6 | =%000006 | 38# | 40 | 732* | 733* | 734 | | | | | | | | |
| R7 | =%000007 | 39# | 41 | | | | | | | | | | | |
| SECND | 006352 | 1507* | 1512# | 3333 | | | | | | | | | | |
| SEADR | 003434 | 859 | 865# | | | | | | | | | | | |
| SHIFT | 003274 | 831# | 840 | | | | | | | | | | | |
| SIZE | 003046 | 779# | | | | | | | | | | | | |
| SP | =%000006 | 40# 1240 1558 2157* 2286* 2308 2390* 2469* 2538 2606* 2646 2678 2741* | 736* 1283 1568 2163* 2287* 2309 2401 2471 2539 2607 2648 2682* 2742 | 753* 1286* 1590 2164* 2288* 2310 2402* 2473 2540* 2614* 2650* 2683* 2752* | 761* 1292* 1596 2165* 2289* 2345* 2403* 2475 2545* 2617* 2651 2684 2753* | 765 1346 1621 2170 2290* 2348 2413 2481 2546* 2618* 2653* 2687 2814 | 789* 1358 1723 2173 2291* 2350 2415* 2483* 2547* 2622* 2654* 2689 2815* | 895 1370 1731 2198 2292* 2351 2419 2485* 2553 2623* 2655* 2691* | 917 1400 1758 2219* 2293 2363 2420 2493* 2578 2627 2656* 2700* | 1005 1407 1771 2222* 2303* 2364 2454* 2579 2630* 2657* 2705 | 1019 1438 1793 2240* 2304 2368* 2455 2501 2580 2634 2672* 2716 | 1038 1468 1805 2245* 2305 2381* 2465* 2502 2581* 2636 2673* 2717* | 1151 1529 1834 2266 2306 2382* 2467 2506 2582* 2638 2676* 2718* | 1193 1539 1964 2270* 2307 2383 2468 2537* 2605* 2639* 2677* 2719* |
| STACK | = 001100 | 15# | | | | | | | | | | | | |
| START | 002506 | 151 | 721# | | | | | | | | | | | |
| STKLMT | = 177774 | 26# | | | | | | | | | | | | |
| SWR | 001040 | 216# 1421 2292 | 734 1450 2304* | 755* 1480 2340 | 757 1874 2356 | 763* 1902 2601 | 770* 1933 2638* | 776 1935 | 1031 1984 | 1049 2022 | 1227 2060 | 1304 2201 | 1332 2213 | 1384 2217 |

| | | | | | | | | | | | | | | | | | | |
|----------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|--|--|
| \$MMS1 | 001116 | 256# | | | | | | | | | | | | | | | | |
| \$MMS2 | 001122 | 264# | | | | | | | | | | | | | | | | |
| \$MMS3 | 001126 | 267# | | | | | | | | | | | | | | | | |
| \$MMS4 | 001132 | 270# | | | | | | | | | | | | | | | | |
| \$MFOR | 000502 | 183# | | | | | | | | | | | | | | | | |
| \$MFLG | 012742 | 2377# | 2383 | 2419# | 2422# | | | | | | | | | | | | | |
| \$MHEW | 014221 | 2616 | 2728# | | | | | | | | | | | | | | | |
| \$MSSAD | 001102 | 242# | 2393# | 2396 | | | | | | | | | | | | | | |
| \$MSGLG | 001104 | 243# | 2398# | | | | | | | | | | | | | | | |
| \$MSGTY | 001066 | 236# | 722# | 2391 | 2399# | 2411 | 2414# | | | | | | | | | | | |
| \$MSAR | 014210 | 2613 | 2726# | | | | | | | | | | | | | | | |
| \$MTYP1 | 001117 | 257# | | | | | | | | | | | | | | | | |
| \$MTYP2 | 001123 | 265# | | | | | | | | | | | | | | | | |
| \$MTYP3 | 001127 | 268# | | | | | | | | | | | | | | | | |
| \$MTYP4 | 001133 | 271# | | | | | | | | | | | | | | | | |
| \$MULL | 001054 | 222# | 2483 | 2512 | | | | | | | | | | | | | | |
| \$MWTST= | 000001 | 886# | 908# | 929# | 979# | 996# | 1010# | 1025# | 1045# | 1089# | 1136# | 1178# | 1221# | 1266# | | | | |
| | | 1298# | 1326# | 1378# | 1415# | 1444# | 1474# | 1515# | 1543# | 1574# | 1601# | 1627# | 1670# | 1688# | | | | |
| | | 1705# | 1740# | 1777# | 1811# | 1841# | 1870# | 1898# | 1929# | 1954# | 1980# | 2009# | | | | | | |
| \$OCNT | 013452 | 2544# | 2573# | 2586# | | | | | | | | | | | | | | |
| \$OMODE | 013454 | 2539# | 2543# | 2548 | 2551# | 2562# | 2588# | | | | | | | | | | | |
| \$OYER | 012464 | 2341 | 2359 | 2367# | | | | | | | | | | | | | | |
| \$PASS | 001074 | 239# | 767# | 969 | 2130# | 2131# | 2149 | | | | | | | | | | | |
| \$PRSTH | 000506 | 185# | | | | | | | | | | | | | | | | |
| \$POWER | 012316 | 2317 | 2322# | | | | | | | | | | | | | | | |
| \$PMRON | 012150 | 744 | 2284# | 2311 | | | | | | | | | | | | | | |
| \$PURMG | 012304 | 2317# | | | | | | | | | | | | | | | | |
| \$PURUP | 012222 | 2294 | 2302# | | | | | | | | | | | | | | | |
| \$QUES | 001062 | 227# | 2512 | 2659 | 2708 | 2724 | | | | | | | | | | | | |
| \$ROCHR | 013740 | 2672# | 2772 | | | | | | | | | | | | | | | |
| \$RODEC= | ***** | 2774 | | | | | | | | | | | | | | | | |
| \$ROLIN | 014060 | 2700# | 2773 | | | | | | | | | | | | | | | |
| \$ROO^T= | ***** | 2774 | | | | | | | | | | | | | | | | |
| \$ROSZ = | 000010 | 2693# | | | | | | | | | | | | | | | | |
| \$RTNAD | 011512 | 2148# | | | | | | | | | | | | | | | | |
| \$R2A = | ***** | 2774 | | | | | | | | | | | | | | | | |
| \$SAVRE= | ***** | 2774 | | | | | | | | | | | | | | | | |
| \$SAVR6 | 012314 | 2293# | 2303 | 2313# | 2314# | 2321# | | | | | | | | | | | | |
| \$SCOPE | 012326 | 738 | 2338# | | | | | | | | | | | | | | | |
| \$SETUP= | 010137 | 144# | 737 | 738 | 740 | 742 | 744 | 746 | 747 | 749 | 2129 | 2339 | 2596 | 2730 | | | | |
| \$STUP = | 177777 | 144# | | | | | | | | | | | | | | | | |
| \$SVLAD | 012430 | 2349 | 2355 | 2361# | | | | | | | | | | | | | | |
| \$SVPC = | 000500 | 160# | 165 | | | | | | | | | | | | | | | |
| \$SMR = | 161000 | 125# | 226 | 227 | 747 | 749 | 750 | 890 | 912 | 933 | 983 | 1000 | 1014 | 1029 | | | | |
| | | 1049 | 1093 | 1140 | 1182 | 1225 | 1270 | 1302 | 1330 | 1382 | 1419 | 1448 | 1478 | 1519 | | | | |
| | | 1547 | 1578 | 1605 | 1631 | 1674 | 1692 | 1709 | 1744 | 1781 | 1815 | 1845 | 1874 | 1902 | | | | |
| | | 1933 | 1958 | 1984 | 2013 | 2124 | 2130 | 2141 | 2147 | 2149 | 2332 | 2333 | 2334 | 2335 | | | | |
| | | 2340 | 2352 | 2354 | 2355 | 2356 | 2361 | 2364 | 2367 | 2370 | | | | | | | | |
| \$SWREG | 001110 | 247# | 770 | | | | | | | | | | | | | | | |
| \$SWPMK= | 000000 | 2335 | | | | | | | | | | | | | | | | |
| \$TESTN | 001072 | 238# | 723# | 2362# | 3321 | 3323 | 3325 | 3327 | 3329 | 3331 | 3333 | 3335 | 3337 | 3339 | | | | |
| | | 3341 | | | | | | | | | | | | | | | | |
| \$TKB | 001046 | 219# | 2594 | 2605 | 2622 | 2676 | 2682 | | | | | | | | | | | |
| \$TKS | 001044 | 218# | 2594 | 2603 | 2619 | 2643# | 2674 | 2680 | | | | | | | | | | |
| \$TN = | 000046 | 124# | 886 | 890# | 908 | 912# | 929 | 933# | 979 | 983# | 996 | 1000# | 1010 | 1014# | | | | |
| | | 1025 | 1029# | 1045 | 1049# | 1089 | 1093# | 1136 | 1140# | 1178 | 1182# | 1221 | 1225# | 1266 | | | | |

| | | | |
|--------|----|-----|------|
| .SQUAT | 10 | 90 | 12 |
| .HEADE | 10 | | |
| .KT11 | 10 | | |
| .SETUP | 10 | 90 | 144 |
| .SURI | 10 | | |
| .SACT1 | 10 | 100 | 156 |
| .SAPT8 | 10 | 100 | 2310 |
| .SAPTH | 10 | 100 | 166 |
| .SAPTY | 10 | | |
| .SASTA | 10 | | |
| .SCATC | 10 | | |
| .SCMTA | 10 | 110 | 189 |
| .S0820 | 10 | | |
| .S0820 | 10 | | |
| .SDIV | 10 | | |
| .SEOP | 10 | 110 | 2120 |
| .SERRO | 10 | | |
| .SERRT | 10 | 90 | 2231 |
| .SMULT | 10 | | |
| .SPOWE | 10 | | |
| .SRAND | 10 | | |
| .SRDOE | 10 | | |
| .SRDOC | 10 | | |
| .S-EAD | 10 | 110 | 2591 |
| .SR2AZ | 10 | | |
| .SSAVE | 10 | | |
| .SSB20 | 10 | | |
| .SSB20 | 10 | | |
| .SSCOP | 10 | 100 | 2326 |
| .SSIZE | 10 | | |
| .SSUPR | 10 | | |
| .STRAP | 10 | 80 | 2733 |
| .STYPB | 10 | | |
| .STYPO | 10 | | |
| .STYPE | 10 | 80 | 2433 |
| .STYPO | 10 | 80 | 2512 |
| .S40CA | 10 | | |
| .1170 | 10 | | |

MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 93
 DZOLDA.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

SEQ 0099

| | | | | | | | | | | | | | | | | |
|------|--|---|---|---|---|---|---|---|---|---|---|---|---|---|-------------------------------------|--|
| ADD | 7.2 2469 | 714 2540 | 785 2550 | 818 2630 | 820 2639 | 837 2815 | 861 835 | 868 860 | 872 866 | 878 1287 | 2165 2250 | 2253 2251 | 2390 2252 | 2402 2653 | 2415 2654 | |
| ASL | 790 2655 2397 | 807 2745 | 829 2795 | 830 2800 | 831 | 833 | | | | | | | | | | |
| ASR | 769 | 773 | 808 | 840 | 1030 | 1050 | 1053 | 1071 | 1084 | 1095 | 1115 | 1129 | 1146 | 1164 | 1171 | |
| BEQ | 1188 1653 2059 2410 | 1206 1660 2088 2459 | 1214 1681 2114 2472 | 1226 1700 2140 2507 | 1235 1875 2195 2567 | 1253 1903 2218 2610 | 1259 1921 2221 2637 | 1279 1934 2255 2652 | 1303 1936 2260 2792 | 1313 1969 2273 2797 | 1331 1985 2355 2802 | 1383 2001 2357 | 1420 2021 2384 | 1449 2042 2388 | 1479 2048 2408 | |
| BGE | 854 | 2574 | 2649 | 2690 | | | | | | | | | | | | |
| BGT | 2134 | 1069 | 1085 | 1113 | 1131 | 1162 | 1204 | 1251 | 1277 | 1285 | 1311 | 1340 | 1363 | 1371 | 1393 | |
| BIC | 816 1411 1648 1767 1976 | 1069 1428 1654 1770 2089 | 1085 1435 1662 1791 2131 | 1113 1457 1666 1801 2564 | 1131 1460 1682 1826 2606 | 1162 1464 1698 1831 2623 | 1204 1519 1709 1860 2650 | 1251 1538 1710 1886 2677 | 1277 1547 1720 1892 2683 | 1285 1561 1722 1895 2691 | 1311 1578 1730 1917 2805 | 1340 1593 1735 1922 2805 | 1363 1605 1737 1926 2805 | 1371 1618 1757 1946 2805 | 1393 1639 1762 1973 | |
| BIS | 844 1427 1792 2569 | 1063 1456 1821 2570 | 1081 1533 1822 2657 | 1107 1554 1851 2790 | 1126 1585 1852 | 1155 1608 1877 | 1168 1632 1905 | 1197 1675 1910 | 1211 1679 1938 | 1244 1693 1939 | 1256 1711 1961 | 1290 1728 2027 | 1339 1745 2028 | 1362 1754 2029 | 1392 1782 2030 | |
| BISB | 2242 | | | | | | | | | | | | | | | |
| BIT | 776 1128 1304 1947 | 839 1145 1312 1384 | 846 1156 1332 2022 | 858 1163 1384 2041 | 873 1170 1421 2060 | 879 1187 1450 2073 | 1031 1198 1480 2087 | 1049 1205 1635 2201 | 1052 1213 1652 2217 | 1064 1227 1874 2340 | 1070 1234 1884 2356 | 1083 1245 1890 2791 | 1094 1252 1902 2796 | 1108 1258 1933 2801 | 1114 1281 1935 2858 | |
| BITB | 768 | 772 | 774 | 2387 | 2458 | 2463 | 2495 | | | | | | | | | |
| BLE | 716 | 793 | 822 | 1505 | | | | | | | | | | | | |
| BLOS | 2703 | | | | | | | | | | | | | | | |
| BLT | 2406 | 2575 | 2647 | 2688 | | | | | | | | | | | | |
| BMI | 952 | 990 | 1309 | 1319 | 1645 | 1913 | 1991 | 2857 | | | | | | | | |
| BME | 735 972 1305 1915 2243 2565 | 758 1032 1321 1948 2265 2602 | 775 1055 1333 1967 2315 2608 | 777 1065 1385 1993 2341 2629 | 847 1073 1422 1999 2386 2635 | 859 1098 1451 2023 2392 2642 | 874 1109 1481 2040 2395 2679 | 880 1118 1495 2061 2412 2685 | 897 1157 1497 2063 2457 2707 | 919 1199 1636 2071 2464 2713 | 943 1228 1638 2074 2466 2807 | 954 1246 1647 2156 2474 2820 | 957 1282 1883 2202 2482 2852 | 968 1284 1885 2207 2496 2859 | 970 1289 1891 2225 2503 | |
| BPL | 805 1584 2451 | 935 1613 2500 | 940 1678 2563 | 955 1696 2604 | 1342 1719 2620 | 1354 1753 2675 | 1365 1790 2681 | 1395 1825 2786 | 1430 1855 2789 | 1459 1881 2817 | 1488 1908 2848 | 1491 1942 | 1502 1945 | 1521 1964 | 1553 2214 | |
| BPT | 135 | | | | | | | | | | | | | | | |
| BR | 760 1057 1527 2083 2489 | 800 1075 1556 2090 2498 | 809 1100 1566 2212 2505 | 848 1120 1594 2248 2541 | 863 1149 1619 2275 2556 | 893 1191 1667 2296 2577 | 899 1238 1721 2320 2631 | 915 1290 1756 2343 2658 | 921 1344 1768 2349 2660 | 945 1356 1803 2352 2686 | 959 1405 1832 2359 2709 | 964 1436 1861 2378 2811 | 1003 1465 1970 2400 2860 | 1017 1499 2002 2453 2864 | 1036 1510 2075 2479 | |
| CLR | 721 938 1634 1909 2069 | 722 950 1643 1911 2092 | 723 983 1676 1940 2097 | 724 986 1694 1943 2111 | 725 1317 1714 1960 2115 | 726 1349 1717 1986 2129 | 733 1483 1750 1989 2154 | 747 1485 1751 2017 2160 | 767 1486 1785 2019 2241 | 780 1489 1788 2026 2313 | 781 1493 1820 2031 2365 | 802 1524 1823 2032 2554 | 827 1611 1827 2035 2617 | 845 1614 1850 2036 2618 | 933 1633 1879 2038 2862 | |
| CLRB | 2360 | 2416 | 2417 | 2418 | 2478 | 2504 | 2714 | | | | | | | | | |
| CMP | 715 1283 1621 2224 | 734 1346 1723 2350 | 757 1358 1731 2601 | 792 1370 1758 2607 | 821 1430 1771 2627 | 853 1407 1798 2634 | 895 1438 1805 2646 | 917 1468 1834 2648 | 1005 1504 1864 2678 | 1019 1529 1966 2684 | 1038 1539 1998 2687 | 1151 1558 2047 2689 | 1193 1568 2070 2702 | 1240 1590 2113 2806 | 1278 1596 2155 | |

JOB

MAIN. MACY11 27(732) 02-NOV-76 16:15 PAGE 94
 DZDLDA.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

SEQ 0100

| | | | | | | | | | | | | | | | |
|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| CMPB | 2206 | 2385 | 2456 | 2471 | 2473 | 2481 | 2502 | 2506 | 2609 | 2641 | 2706 | 2712 | | | |
| DEC | 1882 | 2132 | 2249 | 2851 | | | | | | | | | | | |
| DECB | 2485 | 2488 | 2562 | 2573 | | | | | | | | | | | |
| EMT | 16 | | | | | | | | | | | | | | |
| HALT | 903 | 925 | 949 | 963 | 1061 | 1079 | 1105 | 1124 | 2176 | 2215 | 2226 | 2295 | 2319 | 2452 | 2810 |
| | 2863 | | | | | | | | | | | | | | |
| INC | 787 | 788 | 797 | 798 | 806 | 849 | 862 | 865 | 953 | 1320 | 1492 | 1494 | 1496 | 1637 | 1646 |
| | 1914 | 1992 | 2039 | 2085 | 2096 | 2100 | 2112 | 2130 | 2197 | 2314 | 2414 | 2568 | 2576 | 2656 | |
| INCB | 1968 | 2000 | 2072 | 2086 | 2194 | 2361 | 2508 | 2850 | | | | | | | |
| ICT | 17 | | | | | | | | | | | | | | |
| JMP | 151 | 152 | 153 | 855 | 881 | 2116 | 2147 | 2158 | 2161 | | | | | | |
| JCR | 779 | 910 | 901 | 923 | 947 | 961 | 1059 | 1077 | 1103 | 1122 | 1143 | 1185 | 1232 | 1334 | 1351 |
| | 1390 | 1402 | 1423 | 1432 | 1452 | 1461 | 1525 | 1548 | 1563 | 1581 | 1606 | 1615 | 1715 | 1746 | 1764 |
| | 1786 | 1816 | 1828 | 1846 | 1857 | 2033 | 2142 | 2203 | 2209 | 2404 | 2461 | 2480 | 2487 | 2494 | 2645 |
| | 2793 | 2798 | 2803 | 2808 | 2853 | | | | | | | | | | |
| MOV | 709 | 710 | 711 | 713 | 727 | 728 | 732 | 736 | 738 | 739 | 740 | 741 | 742 | 743 | 744 |
| | 745 | 746 | 749 | 750 | 753 | 754 | 755 | 756 | 761 | 763 | 764 | 765 | 770 | 782 | 783 |
| | 784 | 789 | 794 | 795 | 799 | 803 | 814 | 817 | 819 | 826 | 841 | 850 | 851 | 852 | 867 |
| | 869 | 870 | 871 | 876 | 877 | 890 | 891 | 904 | 912 | 913 | 926 | 1000 | 1001 | 1007 | 1014 |
| | 1015 | 1021 | 1033 | 1034 | 1041 | 1141 | 1142 | 1175 | 1183 | 1184 | 1218 | 1230 | 1231 | 1263 | 1270 |
| | 1271 | 1272 | 1273 | 1275 | 1276 | 1286 | 1292 | 1294 | 1295 | 1336 | 1337 | 1338 | 1350 | 1361 | 1372 |
| | 1387 | 1388 | 1389 | 1401 | 1412 | 1425 | 1426 | 1441 | 1454 | 1455 | 1471 | 1484 | 1498 | 1500 | 1507 |
| | 1522 | 1523 | 1532 | 1540 | 1550 | 1551 | 1562 | 1571 | 1579 | 1580 | 1591 | 1599 | 1609 | 1610 | 1624 |
| | 1697 | 1712 | 1713 | 1727 | 1736 | 1748 | 1749 | 1763 | 1774 | 1783 | 1784 | 1793 | 1802 | 1808 | 1818 |
| | 1819 | 1837 | 1848 | 1849 | 1853 | 1867 | 1878 | 1906 | 1962 | 1965 | 1971 | 1972 | 1988 | 1997 | 2003 |
| | 2004 | 2014 | 2015 | 2016 | 2018 | 2024 | 2025 | 2037 | 2068 | 2077 | 2078 | 2081 | 2082 | 2095 | 2135 |
| | 2139 | 2157 | 2163 | 2164 | 2170 | 2172 | 2173 | 2196 | 2198 | 2219 | 2222 | 2240 | 2245 | 2254 | 2259 |
| | 2264 | 2266 | 2270 | 2284 | 2285 | 2286 | 2287 | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2302 |
| | 2303 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2345 | 2346 | 2348 | 2351 | 2358 |
| | 2363 | 2364 | 2367 | 2368 | 2381 | 2382 | 2389 | 2393 | 2398 | 2399 | 2401 | 2403 | 2413 | 2419 | 2420 |
| | 2454 | 2455 | 2460 | 2468 | 2483 | 2537 | 2545 | 2546 | 2547 | 2553 | 2560 | 2578 | 2579 | 2580 | 2581 |
| | 2582 | 2614 | 2638 | 2643 | 2672 | 2673 | 2700 | 2701 | 2716 | 2717 | 2718 | 2719 | 2741 | 2742 | 2746 |
| | 2752 | 2753 | 2788 | 2814 | 2845 | 2846 | 2849 | | | | | | | | |
| MOV8 | 748 | 815 | 1912 | 2091 | 2200 | 2208 | 2362 | 2366 | 2376 | 2377 | 2379 | 2465 | 2493 | 2501 | 2538 |
| | 2539 | 2542 | 2543 | 2544 | 2548 | 2551 | 2552 | 2571 | 2605 | 2622 | 2676 | 2682 | 2705 | 2710 | 2744 |
| | 2784 | 2787 | 2818 | | | | | | | | | | | | |
| NEG | 1503 | 2549 | | | | | | | | | | | | | |
| NOP | 987 | 1307 | 1343 | 1355 | 1366 | 1396 | 1404 | 1434 | 1463 | 1534 | 1555 | 1565 | 1586 | 1592 | 1617 |
| | 1729 | 1755 | 1766 | 1793 | 1800 | 1830 | 1859 | 2143 | 2144 | 2145 | | | | | |
| RESET | 988 | 1051 | 1082 | 1093 | 1127 | 1140 | 1169 | 1182 | 1212 | 1229 | 1257 | 1274 | 1306 | 1386 | 1431 |
| | 1631 | 1658 | 1674 | 1692 | 1744 | 1781 | 1815 | 1845 | 1856 | 1876 | 1904 | 1937 | 1959 | 1987 | 2013 |
| | 2043 | 2049 | 2067 | 2141 | 2783 | | | | | | | | | | |
| | 2555 | 2557 | 2558 | 2559 | 2561 | | | | | | | | | | |
| ROL | | | | | | | | | | | | | | | |
| ROLB | 832 | 834 | 836 | | | | | | | | | | | | |
| RTI | 762 | 2093 | 2098 | 2101 | 2228 | 2318 | 2369 | 2470 | 2583 | 2644 | 2692 | 2720 | 2754 | | |
| RTS | 717 | 2268 | 2421 | 2510 | 2747 | 2821 | | | | | | | | | |
| RTT | 2166 | | | | | | | | | | | | | | |
| SUB | 791 | 1501 | 2171 | 2199 | 2396 | | | | | | | | | | |
| SWAB | 828 | 838 | | | | | | | | | | | | | |
| TRAP | 2756 | 2765 | 2766 | 2767 | 2769 | 2771 | 2772 | 2773 | | | | | | | |
| TST | 786 | 796 | 804 | 892 | 896 | 914 | 918 | 942 | 956 | 967 | 969 | 971 | 1002 | 1016 | 1029 |
| | 1035 | 1054 | 1072 | 1097 | 1117 | 1225 | 1288 | 1302 | 1330 | 1362 | 1419 | 1448 | 1478 | 2030 | 2058 |
| | 2062 | 2213 | 2220 | 2272 | 2347 | 2391 | 2409 | 2411 | 2467 | 2475 | 2497 | 2566 | 2636 | 2651 | 2743 |
| TST8 | 934 | 939 | 951 | 984 | 989 | 1308 | 1318 | 1341 | 1353 | 1364 | 1394 | 1429 | 1458 | 1487 | 1490 |
| | 1520 | 1552 | 1583 | 1612 | 1644 | 1659 | 1677 | 1680 | 1695 | 1699 | 1718 | 1752 | 1789 | 1824 | 1854 |
| | 1880 | 1907 | 1920 | 1941 | 1944 | 1963 | 1990 | 2354 | 2383 | 2394 | 2407 | 2450 | 2499 | 2603 | 2619 |

| | | | | | | | | | | | | | | | |
|---------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| | 2674 | 2680 | 2785 | 2816 | 2819 | 2847 | 2856 | | | | | | | | |
| .ASCII | 227 | 228 | 3314 | | | | | | | | | | | | |
| .ASCIIZ | 229 | 2151 | 2276 | 2322 | 2724 | 2725 | 2726 | 2728 | 2823 | 2825 | 2827 | 2829 | 2867 | 2871 | 2875 |
| | 2882 | 2696 | 2891 | 2895 | 2899 | 2903 | 2909 | 2914 | 2919 | 2925 | 2931 | 2936 | 2941 | 2947 | 2954 |
| | 2959 | 2964 | 2969 | 2975 | 2981 | 2987 | 2992 | 2997 | 3004 | 3010 | 3016 | 3021 | 3026 | 3032 | 3036 |
| | 3042 | 3047 | 3052 | 3057 | 3063 | 3068 | 3072 | 3076 | 3084 | 3088 | 3094 | 3100 | 3107 | 3111 | 3115 |
| | 3122 | 3126 | 3130 | 3137 | 3143 | 3149 | 3156 | 3162 | 3168 | 3176 | 3180 | 3184 | 3191 | 3197 | 3201 |
| | 3207 | 3212 | 3217 | 3221 | 3226 | 3231 | 3235 | 3241 | 3244 | 3251 | 3255 | 3259 | 3263 | 3267 | 3271 |
| | 3276 | 3283 | 3288 | 3295 | 3302 | 3310 | 3315 | | | | | | | | |
| .BLKB | 2723 | | | | | | | | | | | | | | |
| .BLKW | 703 | 704 | 2106 | | | | | | | | | | | | |
| .B'ITE | 198 | 199 | 204 | 205 | 213 | 214 | 222 | 223 | 224 | 225 | 245 | 246 | 256 | 257 | 264 |
| | 265 | 267 | 268 | 270 | 271 | 2149 | 2210 | 2211 | 2422 | 2423 | 2424 | 2584 | 2585 | 2586 | 2587 |
| | 2721 | 2722 | | | | | | | | | | | | | |
| .DSABL | 2661 | | | | | | | | | | | | | | |
| .ENABL | 1 | 2594 | | | | | | | | | | | | | |
| .END | 3343 | | | | | | | | | | | | | | |
| .ENDC | 16 | 108 | 122 | 131 | 144 | 159 | 163 | 165 | 169 | 171 | 178 | 192 | 196 | 198 | 226 |
| | 227 | 231 | 234 | 256 | 264 | 267 | 270 | 273 | 274 | 275 | 276 | 279 | 736 | 737 | 740 |
| | 742 | 744 | 746 | 747 | 749 | 751 | 772 | 887 | 888 | 889 | 890 | 901 | 902 | 909 | 910 |
| | 911 | 912 | 923 | 924 | 930 | 931 | 932 | 933 | 947 | 948 | 961 | 962 | 980 | 981 | 982 |
| | 983 | 997 | 998 | 999 | 1000 | 1011 | 1012 | 1013 | 1014 | 1026 | 1027 | 1028 | 1029 | 1046 | 1047 |
| | 1048 | 1049 | 1059 | 1060 | 1077 | 1078 | 1090 | 1091 | 1092 | 1093 | 1103 | 1104 | 1122 | 1123 | 1137 |
| | 1138 | 1139 | 1140 | 1179 | 1180 | 1181 | 1182 | 1222 | 1223 | 1224 | 1225 | 1267 | 1268 | 1269 | 1270 |
| | 1299 | 1300 | 1301 | 1302 | 1327 | 1328 | 1329 | 1330 | 1379 | 1380 | 1381 | 1382 | 1416 | 1417 | 1418 |
| | 1419 | 1445 | 1446 | 1447 | 1448 | 1475 | 1476 | 1477 | 1478 | 1516 | 1517 | 1518 | 1519 | 1544 | 1545 |
| | 1546 | 1547 | 1575 | 1576 | 1577 | 1578 | 1602 | 1603 | 1604 | 1605 | 1628 | 1629 | 1630 | 1631 | 1671 |
| | 1672 | 1673 | 1674 | 1689 | 1690 | 1691 | 1692 | 1706 | 1707 | 1708 | 1709 | 1741 | 1742 | 1743 | 1744 |
| | 1778 | 1779 | 1780 | 1781 | 1812 | 1813 | 1814 | 1815 | 1842 | 1843 | 1844 | 1845 | 1871 | 1872 | 1873 |
| | 1874 | 1899 | 1900 | 1901 | 1902 | 1930 | 1931 | 1932 | 1933 | 1955 | 1956 | 1957 | 1958 | 1981 | 1982 |
| | 1983 | 1984 | 2010 | 2011 | 2012 | 2013 | 2123 | 2124 | 2126 | 2129 | 2134 | 2137 | 2138 | 2139 | 2141 |
| | 2147 | 2149 | 2150 | 2182 | 2192 | 2234 | 2249 | 2278 | 2282 | 2284 | 2300 | 2302 | 2329 | 2332 | 2335 |
| | 2340 | 2342 | 2353 | 2354 | 2356 | 2361 | 2363 | 2367 | 2370 | 2373 | 2375 | 2436 | 2465 | 2515 | 2594 |
| | 2595 | 2597 | 2625 | 2661 | 2665 | 2693 | 2694 | 2701 | 2703 | 2706 | 2708 | 2724 | 2730 | 2736 | 2742 |
| | 2745 | 2764 | 2765 | 2766 | 2767 | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2777 | 2782 | 2838 |
| | 2844 | | | | | | | | | | | | | | |
| .EQUIV | 16 | 17 | 25 | 40 | 41 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 |
| | 98 | 99 | 100 | 101 | 102 | 103 | 104 | 105 | 106 | 107 | | | | | |
| .EVEN | 234 | 2150 | 2277 | 2426 | 2833 | 3309 | 3313 | 3320 | | | | | | | |
| .IF | 14 | 80 | 108 | 130 | 144 | 158 | 161 | 163 | 169 | 170 | 177 | 191 | 195 | 197 | 226 |
| | 227 | 230 | 231 | 233 | 256 | 264 | 267 | 270 | 273 | 274 | 275 | 276 | 277 | 279 | 731 |
| | 736 | 738 | 740 | 742 | 744 | 746 | 747 | 749 | 767 | 886 | 888 | 890 | 901 | 908 | 910 |
| | 912 | 923 | 929 | 931 | 933 | 947 | 961 | 979 | 981 | 983 | 996 | 998 | 1000 | 1010 | 1012 |
| | 1014 | 1025 | 1027 | 1029 | 1045 | 1047 | 1049 | 1059 | 1077 | 1089 | 1091 | 1093 | 1103 | 1122 | 1136 |
| | 1138 | 1140 | 1178 | 1180 | 1182 | 1221 | 1223 | 1225 | 1266 | 1268 | 1270 | 1298 | 1300 | 1302 | 1326 |
| | 1328 | 1330 | 1378 | 1380 | 1382 | 1415 | 1417 | 1419 | 1444 | 1446 | 1448 | 1474 | 1476 | 1478 | 1515 |
| | 1517 | 1519 | 1543 | 1545 | 1547 | 1574 | 1576 | 1578 | 1601 | 1603 | 1605 | 1627 | 1629 | 1631 | 1670 |
| | 1672 | 1674 | 1688 | 1690 | 1692 | 1705 | 1707 | 1709 | 1740 | 1742 | 1744 | 1777 | 1779 | 1781 | 1811 |
| | 1813 | 1815 | 1841 | 1843 | 1845 | 1870 | 1872 | 1874 | 1898 | 1900 | 1902 | 1929 | 1931 | 1933 | 1954 |
| | 1956 | 1958 | 1980 | 1982 | 1984 | 2009 | 2011 | 2013 | 2122 | 2123 | 2124 | 2125 | 2127 | 2128 | 2133 |
| | 2136 | 2138 | 2139 | 2141 | 2147 | 2149 | 2150 | 2181 | 2191 | 2233 | 2248 | 2264 | 2281 | 2283 | 2299 |
| | 2301 | 2328 | 2331 | 2335 | 2340 | 2352 | 2354 | 2355 | 2356 | 2361 | 2362 | 2364 | 2369 | 2370 | 2372 |
| | 2374 | 2435 | 2456 | 2514 | 2593 | 2595 | 2596 | 2597 | 2625 | 2664 | 2665 | 2693 | 2701 | 2702 | 2706 |
| | 2707 | 2723 | 2724 | 2730 | 2735 | 2741 | 2745 | 2756 | 2765 | 2766 | 2767 | 2768 | 2769 | 2771 | 2772 |
| | 2773 | 2774 | 2776 | 2781 | 2837 | 2843 | | | | | | | | | |
| .IFF | 14 | 131 | 159 | 163 | 165 | 169 | 171 | 178 | 192 | 196 | 198 | 226 | 231 | 234 | 737 |

| | | | | | | | | | | | | | | | |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| | 887 | 888 | 889 | 890 | 901 | 909 | 910 | 911 | 912 | 923 | 930 | 931 | 932 | 933 | 947 |
| | 961 | 980 | 931 | 982 | 983 | 997 | 998 | 999 | 1000 | 1011 | 1012 | 1013 | 1014 | 1026 | 1027 |
| | 1028 | 1029 | 1046 | 1047 | 1048 | 1049 | 1059 | 1077 | 1090 | 1091 | 1092 | 1093 | 1103 | 1122 | 1137 |
| | 1138 | 1139 | 1140 | 1175 | 1180 | 1181 | 1182 | 1222 | 1223 | 1224 | 1225 | 1267 | 1268 | 1269 | 1270 |
| | 1299 | 1300 | 1301 | 1302 | 1327 | 1328 | 1329 | 1330 | 1379 | 1380 | 1381 | 1382 | 1416 | 1417 | 1418 |
| | 1419 | 1445 | 1446 | 1447 | 1448 | 1475 | 1476 | 1477 | 1478 | 1516 | 1517 | 1518 | 1519 | 1544 | 1545 |
| | 1546 | 1547 | 1575 | 1576 | 1577 | 1578 | 1602 | 1603 | 1604 | 1605 | 1628 | 1629 | 1630 | 1631 | 1671 |
| | 1672 | 1673 | 1674 | 1689 | 1690 | 1691 | 1692 | 1706 | 1707 | 1708 | 1709 | 1741 | 1742 | 1743 | 1744 |
| | 1778 | 1779 | 1780 | 1781 | 1812 | 1813 | 1814 | 1815 | 1842 | 1843 | 1844 | 1845 | 1871 | 1872 | 1873 |
| | 1874 | 1899 | 1900 | 1901 | 1902 | 1930 | 1931 | 1932 | 1933 | 1955 | 1956 | 1957 | 1958 | 1981 | 1982 |
| | 1983 | 1984 | 2010 | 2011 | 2012 | 2013 | 2123 | 2125 | 2129 | 2134 | 2137 | 2149 | 2182 | 2192 | 2234 |
| | 2249 | 2278 | 2282 | 2284 | 2300 | 2302 | 2329 | 2353 | 2354 | 2355 | 2370 | 2373 | 2375 | 2436 | 2515 |
| | 2594 | 2597 | 2665 | 2667 | 2672 | 2693 | 2694 | 2703 | 2707 | 2724 | 2736 | 2742 | 2777 | 2782 | 2838 |
| | 2844 | | | | | | | | | | | | | | |
| .IFT | 901 | 923 | 947 | 961 | 1059 | 1077 | 1103 | 1122 | 2361 | 2667 | 2672 | | | | |
| .IFTF | 2360 | 2612 | 2665 | 2668 | | | | | | | | | | | |
| .IIF | 230 | 234 | 737 | 740 | 746 | 747 | 749 | 750 | 901 | 902 | 923 | 924 | 947 | 948 | 961 |
| | 962 | 1059 | 1060 | 1077 | 1078 | 1103 | 1104 | 1122 | 1123 | 2124 | 2129 | 2130 | 2149 | 2150 | 2246 |
| | 2271 | 2332 | 2333 | 2334 | 2335 | 2339 | 2361 | 2367 | 2370 | 2512 | 2594 | 2615 | 2716 | 2724 | 2730 |
| | 2764 | 2765 | 2766 | 2767 | 2769 | 2771 | 2772 | 2773 | | | | | | | |
| .IRP | 144 | 886 | 908 | 929 | 979 | 996 | 1010 | 1025 | 1045 | 1089 | 1136 | 1178 | 1221 | 1266 | 1298 |
| | 1326 | 1378 | 1415 | 1444 | 1474 | 1515 | 1543 | 1574 | 1601 | 1627 | 1670 | 1688 | 1705 | 1740 | 1777 |
| | 1811 | 1841 | 1870 | 1898 | 1929 | 1954 | 1980 | 2009 | | | | | | | |
| .LIST | 1 | 2 | 122 | 135 | 144 | 226 | 231 | 234 | 751 | 886 | 890 | 908 | 912 | 929 | 933 |
| | 979 | 983 | 996 | 1000 | 1010 | 1014 | 1025 | 1029 | 1045 | 1049 | 1089 | 1093 | 1136 | 1140 | 1178 |
| | 1182 | 1221 | 1225 | 1266 | 1270 | 1298 | 1302 | 1326 | 1330 | 1378 | 1382 | 1415 | 1419 | 1444 | 1448 |
| | 1474 | 1478 | 1515 | 1519 | 1543 | 1547 | 1574 | 1578 | 1601 | 1605 | 1627 | 1631 | 1670 | 1674 | 1688 |
| | 1692 | 1705 | 1709 | 1740 | 1744 | 1777 | 1781 | 1811 | 1815 | 1841 | 1845 | 1870 | 1874 | 1898 | 1902 |
| | 1929 | 1933 | 1954 | 1958 | 1980 | 1984 | 2009 | 2013 | 2129 | 2141 | 2335 | 2693 | 2756 | 2764 | 2765 |
| | 2766 | 2767 | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | | | | | | | |
| .MACRO | 1 | 5 | 6 | 7 | 189 | 767 | 2756 | | | | | | | | |
| .MCALL | 8 | 9 | 10 | 11 | 122 | 231 | 751 | | | | | | | | |
| .MEXIT | 278 | | | | | | | | | | | | | | |
| .MLIST | 1 | 3 | 122 | 135 | 144 | 226 | 231 | 234 | 51 | 886 | 890 | 908 | 912 | 929 | 933 |
| | 979 | 983 | 996 | 1000 | 1010 | 1014 | 1025 | 1029 | 145 | 1049 | 1089 | 1093 | 1136 | 1140 | 1178 |
| | 1182 | 1221 | 1225 | 1266 | 1270 | 1298 | 1302 | 1326 | 30 | 1378 | 1382 | 1415 | 1419 | 1444 | 1448 |
| | 1474 | 1478 | 1515 | 1519 | 1543 | 1547 | 1574 | 1578 | 31 | 1605 | 1627 | 1631 | 1670 | 1674 | 1688 |
| | 1692 | 1705 | 1709 | 1740 | 1744 | 1777 | 1781 | 1811 | 15 | 1841 | 1845 | 1870 | 1874 | 1898 | 1902 |
| | 1929 | 1933 | 1954 | 1958 | 1980 | 1984 | 2009 | 2013 | 129 | 2141 | 2335 | 2693 | 2756 | 2764 | 2765 |
| | 2766 | 2767 | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | | | | | | | |
| .PAGE | 189 | 279 | | | | | | | | | | | | | |
| .REPT | 135 | | | | | | | | | | | | | | |
| .SBTTL | 12 | 156 | 166 | 189 | 231 | 279 | 730 | 886 | 908 | 929 | 979 | 996 | 1010 | 1025 | 1045 |
| | 1089 | 1136 | 1178 | 1221 | 1266 | 1298 | 1326 | 1378 | 1415 | 1444 | 1474 | 1515 | 1543 | 1574 | 1601 |
| | 1627 | 1670 | 1688 | 1705 | 1740 | 1777 | 1811 | 1841 | 1870 | 1898 | 1929 | 1954 | 1980 | 2009 | 2120 |
| | 2231 | 2280 | 2326 | 2373 | 2433 | 2512 | 2591 | 2733 | 2756 | 2775 | 2835 | | | | |
| .WORD | 135 | 137 | 138 | 141 | 147 | 148 | 164 | 182 | 183 | 184 | 185 | 186 | 187 | 197 | 200 |
| | 201 | 202 | 203 | 206 | 207 | 208 | 209 | 210 | 211 | 212 | 215 | 216 | 217 | 236 | 237 |
| | 238 | 239 | 240 | 241 | 242 | 243 | 247 | 248 | 249 | 262 | 266 | 269 | 272 | 273 | 274 |
| | 275 | 276 | 672 | 673 | 674 | 675 | 678 | 679 | 680 | 681 | 682 | 683 | 684 | 685 | 699 |
| | 700 | 701 | 1144 | 1186 | 1233 | 1335 | 1352 | 1391 | 1403 | 1424 | 1433 | 1453 | 1462 | 1511 | 1512 |
| | 1526 | 1549 | 1564 | 1582 | 1607 | 1616 | 1716 | 1747 | 1765 | 1787 | 1817 | 1829 | 1847 | 1858 | 2034 |
| | 2103 | 2104 | 2105 | 2133 | 2136 | 2148 | 2177 | 2178 | 2257 | 2262 | 2317 | 2405 | 2462 | 2509 | 2588 |
| | 2763 | 3321 | 3323 | 3325 | 3327 | 3329 | 3331 | 3333 | 3335 | 3337 | 3339 | 3341 | | | |

M08

.Y3IN. MACY11 27(732) 02-NOV-76 16:15 PAGE 97
DZDLDA.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

SEQ 0103

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

*,DZDLDA/SOL/CRF/NL:TOC/PAGNUM=DZDLDA.SML,DZDLDA.P11
RUN-TIME: 49 51 6 SECONDS
RUN-TIME RATIO: 598/107=5.5
CORE USED: 34K (67 PAGES)

