

DJ11

DJ11 LOGIC TEST
MD-11-DZDJA-E

EP-DZDJA-E-DL-B
COPYRIGHT © 72-77
FICHE 1 OF 1

OCT 1977
digital
MADE IN USA

The image displays a grid of 48 small logic test diagrams, arranged in 8 rows and 6 columns. Each diagram is a detailed circuit schematic, likely representing a specific test point or component within a larger system. The diagrams are densely packed with lines, rectangles, and other symbols representing electronic components and their interconnections. The overall layout is organized and systematic, typical of a technical manual or test bench documentation.

B01

EOFIDFKADRSB0411

00010000 771026

IDENTIFICATION

HDRIDZDJAESG

00010000

771026
SEG 0001

PRODUCT CODE: MAINDEC-11-DZDJA-E-D
PRODUCT NAME: DJ11 LOGIC TESTS
PROGRAM DATE: MAY 1977
MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED UNDER A LICENSE AND MAY ONLY BE USED OR COPIED IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1972, 1977 BY DIGITAL EQUIPMENT CORPORATION

CONTENTS

3	ABSTRACT
1	REQUIREMENTS
1	Equipment
1	Storage
1	Preliminary Programs
1	LOADING PROCEDURE
1	STARTING PROCEDURE
1	Control Switch Settings
1	Starting Address
1	Program and Operator Action
1	OPERATING PROCEDURE
1	Operational Switch Settings
1	Subroutine Abstracts
1	Program and Operator Action
1	ERRORS
1	Error Printout
1	Error Recovery
1	Error Counter
1	RESTRICTIONS
1	MISCELLANEOUS
1	Execution Time
1	Stack Pointer
1	Pass Counter
1	Power Fail
1	PROGRAM DESCRIPTION

1. ABSTRACT

This program tests the logic of the DJ11 Asynchronous Multiplexer in maintenance mode. It checks that all the control registers function properly, that interrupts occur at the right level, and that data can be transmitted and received correctly. This program does not test that the input and output lead connections are functional. (See MAINDEC-11-DZDJB, PROGRAMS 2 and 3 for on-line testing). The program should be run for at least 2 passes with all switches down.

NOTE: The program will autosize the sio alarm level of the DJ11 and will run at any alarm level set. and will run at any alarm level set.

2. REQUIREMENTS

2.1 Equipment

PDP-11 standard computer with console teletype
Up to 16 DJ11 asynchronous multiplexers.

2.2 Storage

This program uses all of BK, except ABS LOADER.

2.3 Preliminary Programs

None

3. LOADING PROCEDURE

Use standard procedure for ABS tapes.

4. STARTING PROCEDURE

4.1 Control Switch Settings

See 5.1 (all down for worst case testing)

4.2 Starting Address

The program should always be started at 200. It may be restarted at 1000 after all parameters have been selected.

4.3 Program and Operator Action

- 1) Load program into memory using ABS loader.
- 2) Load address 200.
- 3) If hardware switch register is available, set switches (see sec. 5.1), all down for worst case, press start.
- 4) If switch-less processor simply press start.
- 5) Enter parameters (see sec. 5.3) as they are requested.
- 6) The program will loop and bell will ring once every pass. EOP is also printed on each pass.
- 7) A minimum of two passes should always be run.

5. OPERATING PROCEDURE

5.1 Operational Switch Settings

At SA 200, all switches down is worst case testing. Each subtest will be looped upon until completion of 16 passes of that subtest. The bell will ring upon completion of a pass of the entire program.

The switch settings are:

```

SW<15> = 1 ..... HALT ON ERROR
SW<14> = 1 ..... SCOPE LOOP
SW<13> = 1 ..... INHIBIT PRINTOUT
SW<12> = 1 ..... PRINT SILO ALARM LEVEL (IN OCTAL)
SW<11> = 1 ..... INHIBIT ITERATIONS OF SUBTEST
SW<10> = 1 ..... BELL ON ERROR
          0 ..... BELL ON PASS COMPLETE
SW<09> = 1 ..... LOOP ON ERROR
SW<08> = 1 ..... LOOP ON TEST IN SW<7:0>
    
```

This program has been modified to run on a processor with or without a hardware switch register. When first executed the program tests the existence of a hardware switch register. If not found a software switch register location (swreg=loc. 176) is defaulted to. If this is the case, upon execution the contents of the swreg are dumped in octal on the console tty and any changes are requested

(i.e.) SWR=XXXXXX NEW=

Possible responses are:

1. <CR> If no changes are to be made.
2. 6 DIGITS 0-7 To represent in octal the new switch register value; last digit followed by <CR>.
3. ?U To allow reentering value if error is committed keying in swreg value.

Built into the program is the ability to dynamically change the contents of swreg during program execution. By striking tG (CNTL G) on console tty the operator sets a request flag to change the contents of swreg, which is processed in key areas of the program code (ie) error routines, after halts end of pass, and other applicable areas.

5.2 Subroutine Abstracts

5.2.1 SCOPE

This subroutine call (via a TRAP instruction) is placed between each subtest in the instruction section. It records the starting address of each subtest as it is being entered in location "LAD". If a scope loop is requested, the current subtest will be looped upon. SW<11> on a 1 inhibits iteration of subtests. The contents of "LAD" may be used to determine the last subtest successfully completed.

5.2.2 HLT

This routine (called by an EMT instruction) prints out an error message (see 6.1). If SW<9> is on a 1 and a HLT is executed, the subtest will be looped upon until 16 consecutive good passes are completed. To inhibit typeouts, put SW<13> on a 1. To ring the bell on an error, put SW<10> on a 1.

5.2.4 ALMCK

in the normal operation the "done" bit is set as each character is read into the fi/fo buffer (silo). but this "done" condition can be delayed to cause done on the 5, 9, or 17 character. this is done by cutting one of the jumpers (w1,w2,w3) on the m7285 control board. the program tests for this "silo alarm level" and if sw12 is set (1) it will print out the level at which each dj11 will set "done." the subroutine also adjusts the character counters to ensure that the maximum number of characters to be transferred is a multiple of the silo alarm level. this ensures that all data will be read out of the silo. done will not set if the number of characters in the fi/fo buffer is less than the silo alarm level. (note character present is set on each character in the buffer, regardless of the silo alarm level.)

5.2.5 TRAPCATCHER

A ".+2" - "HALT" sequence is repeated from 0 - 56 to detect

any unexpected traps and a ".+2" - "IOT" sequence is repeated from 60 - 776 to detect any unexpected interrupts. Thus any unexpected traps will HALT at the vector + 2. Any unexpected interrupts will result in an error "HLT" in "IOTRAP".

5.3 Program and Operator Action

The following requests are made to the operator at the beginning of the program. A detailed description of what is required for each parameter is given bellow.

- 1) "FIRST DJ11 ADDRESS: "
The CSR address of the first DJ11 you wish to test. Must be between 160000(8) and 177777(8). The default (carriage return) is to 160010(8). "P(REVIOUS)" selects the address previously selected.
- 2) "VECTOR ADDRESS: "
The receiver interrupt vector address of the first DJ11 you wish to test. Must be between 300(8) and 1000(8). The default (carriage return) is to 300(8). "P(REVIOUS)" selects the address previously selected.
- 3) "NO. OF DJ11'S:
The number of DJ11 units you wish to test at one time. Must be between 1 and 16. The default (carriage return) is to 1. "P(REVIOUS)" selects the number of units previously selected.
- 4) "STANDARD CONFIGURATION?
"Y(ES)" or default (carriage return) selects 8 level code, no parity. "N(O)" causes requests for code level and parity on all requested lines in groups of four. "P(REVIOUS)" selects the code levels and parities previously selected.
- 5) "CHAR LENGTH:
The code level for the line group specified. Must be 5, 6, 7, or 8. The default (carriage return) is to 8 level code.
- 6) "PARITY (NO, ODD, EVEN): "
The type of parity selected for the line group specified. The default (carriage return) is to no parity.

E. ERRORS

E.1 Error Printout

The format is as follows:

ADR DJADR (R1) (R2) (R3) (R4)

Where:

ADR = Address of error HLT
 DJADR = CSR address of DJ11 under test
 (Rn) = Contents of general register "n". From none to four of these may be typed depending on the number following the HLT; e.g., HLT+3 would type (R1) thru (R3); HLT (by itself) would stop after typing ADR and DJADR.

To find the failing test, look at the listing above the address typed. In most cases the comment beside the HLT tells what was being checked and what was expected. Also, a list of the probable failing logic is given in the comments at the beginning of the test.

6.2 Error Recovery

Restart at 200 or 1000.

6.3 Error Counter

An error count is kept in "ERRORS". It can be cleared from the console, by restarting at 200, or by reloading the program.

7. RESTRICTIONS

If more than one DJ11 is tested at a time, the device addresses and the vector addresses must all be contiguous.

If this program is run with a monitor, i.e. ACT11 or DDP, the device addresses must follow the floating address convention. DJ11's will be first, starting at 160010,.

8. MISCELLANEOUS

8.1 Execution Time

Due to the verious baud rates available and the ability to check up to 16 DJ11's at once, the execution time can be anywhere from 15 seconds to three and a half hours. The following typical times are for one DJ11 with all lines at the same speed, 8 level code, 2 stop bits, and no parity, on a PDP-11/20 without trace trapping. For multiple DJ11's, multiply these times by the number of units selected for test.

BAUD RUN TIME

75 00:26:00
110 00:18:00
134.5 00:15:00
150 00:13:00
300 00:06:30
600 00:03:15
1200 00:01:45
1800 00:01:20
2400 00:00:55
4800 00:00:30
9600 00:00:15

8.2 Stack Pointer

Stack is initially set to 1200

8.3 Pass Count

A 32 bit (2 words) pass count is kept in pcnt. It can be cleared from the console, by restarting at 200, or by reloading the program.

8.4 Power Fail

Each test can be power failed with no errors. To use, start the test as usual and power down then up at any time. The routine should type "POWER" and restart the program with no other error typeouts.

9. PROGRAM DESCRIPTION

This program tests the logic of up to 16 DJ11 asynchronous data multiplexers in maintenance mode. It checks that all the control registers function properly, that interrupts occur at the right priority level, and that data can be transmitted and received correctly. The program has many subtests (the code between 2 SCOPE statements) which are run 16 times before continuing to the next. SW<11> on a 1 causes each subtest to be run only once. SW<9> on a 1 enables loop on error. The address "ICNT" contains the iteration count in the left byte and the test number in the right byte. All the subtests should be run sequentially by starting at 200 not by starting at the beginning of the subtest. To loop on a particular subtest, put the test number (see listing) in the right byte of the switch register and SW<8> on a 1. This test will be looped upon until SW<8> is put on a 0 or the right byte is changed. If the test is non-existent, the program will be run as usual. If more than one DJ11 is selected, all the subtests are

performed on one unit at a time. The bell will not ring and EOP print, until a pass has been made on each of the DJ11's selected for test.

2506	SWITCH SETTINGS
2573	DJ11 SPECIFICATIONS
2630	TABLES AND "SCRATCH PAD"
2686	SETUP AREA
4560	TST1: TEST IF CSR EXISTS
4561	TST2: TEST BIT1 OF CSR
4562	TST3: TEST BIT2 OF CSR
4563	TST4: TEST BIT6 OF CSR
4564	TST5: TEST BIT8 OF CSR
4565	TST6: TEST BIT10 OF CSR
4566	TST7: TEST BIT12 OF CSR
4567	TST10: TEST BIT14 OF CSR
4568	TST11: TEST RECEIVER ENABLE AND CMOS BITS OF CSR
4569	TST12: TEST BYTE ADDRESSING OF CSR
4570	TST13: TEST BIS AND BIC ON CSR
4571	TST14: TEST READ/WRITE BITS OF TCR
4572	TST15: TEST BYTE ADDRESSING OF TCR
4573	TST16: TEST BIS AND BIC ON TCR
4576	TST17: TEST TRANSMIT READY
4577	TST20: TEST TRANSMIT READY
4578	TST21: TEST MASTER TRANSMIT SCAN ENABLE
4579	TST22: TEST TRANSMIT INTERRUPT LEVEL
4580	TST23: TEST TRANSMIT INTERRUPT LEVEL
4581	TST24: TEST TRANSMIT INTERRUPT LEVEL
4582	TST25: TEST TRANSMIT INTERRUPT LEVEL
4583	TST26: TEST TRANSMIT INTERRUPT LEVEL
4584	TST27: TEST TRANSMIT INTERRUPT LEVEL
4585	TST30: TEST TRANSMIT INTERRUPT LEVEL
4586	TST31: TEST TRANSMIT INTERRUPT LEVEL
4589	TST32: TEST ALL OF LINE 0 TRANSMIT AND RECEIVE LOGIC
4590	TST33: TEST ALL OF LINE 1 TRANSMIT AND RECEIVE LOGIC
4591	TST34: TEST ALL OF LINE 2 TRANSMIT AND RECEIVE LOGIC
4592	TST35: TEST ALL OF LINE 3 TRANSMIT AND RECEIVE LOGIC
4595	TST36: TEST ALL OF LINE 4 TRANSMIT AND RECEIVE LOGIC
4596	TST37: TEST ALL OF LINE 5 TRANSMIT AND RECEIVE LOGIC
4597	TST40: TEST ALL OF LINE 6 TRANSMIT AND RECEIVE LOGIC
4598	TST41: TEST ALL OF LINE 7 TRANSMIT AND RECEIVE LOGIC
4601	TST42: TEST ALL OF LINE 8 TRANSMIT AND RECEIVE LOGIC
4602	TST43: TEST ALL OF LINE 9 TRANSMIT AND RECEIVE LOGIC
4603	TST44: TEST ALL OF LINE 10 TRANSMIT AND RECEIVE LOGIC
4604	TST45: TEST ALL OF LINE 11 TRANSMIT AND RECEIVE LOGIC
4607	TST46: TEST ALL OF LINE 12 TRANSMIT AND RECEIVE LOGIC
4608	TST47: TEST ALL OF LINE 13 TRANSMIT AND RECEIVE LOGIC
4609	TST50: TEST ALL OF LINE 14 TRANSMIT AND RECEIVE LOGIC
4610	TST51: TEST ALL OF LINE 15 TRANSMIT AND RECEIVE LOGIC
4620	TST52: TEST CLEAR MOS
4621	TST53: TEST TRANSMIT READY
4622	TST54: TEST SILO ALARM LEVEL / RECEIVER ENABLE
4623	TST55: TEST HALF DUPLEX
4624	TST56: TEST RECEIVER INTERRUPT LEVEL
4625	TST57: TEST RECEIVER INTERRUPT LEVEL
4626	TST60: TEST FI/FO OVERRUN
4627	TST61: TEST RECEIVER UART OVERRUN ON ALL LINES
4628	TST62: TEST READ/WRITE BITS OF BCSR
4629	TST63: TEST BREAKS ON LINE 0
4630	TST64: TEST BREAKS ON ALL LINES

4632	TST65: TEST RESET
4633	TST66: TEST ALL DATA ON EACH LINE
4640	BELL AND SCOPE ROUTINE
4692	SILO ALARM LEVEL ROUTEEN
4747	SCOPE LOOP HANDLER
4750	HLT ROUTINE (ERROR TYPEOUT)
4765	TELETYPE INPUT ROUTINES
4803	TTY INPUT ROUTINE
4805	OCTAL DUMP OF A WORD
4807	POWER DOWN AND UP ROUTINES
4809	TYPE ROUTINE
4826	AUTOMATIC SYSTEM SIZER

2563
2564
2565
2566
2567
2568
2569
2570
2571
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1)
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610

100000
040000
020000
010000
004000
002000

001000
000400

.TITLE MAINDEC-11-DZDJA-E DJ11 LOGIC TESTS
.ENABLE ABS
.ENABLE AMA
:COPYRIGHT 1972, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
:PROGRAM BY KEN CHAPMAN
:MODIFIED BY DAVID L. ADAMS MAY 1977

SWITCH	USE
SW15= 100000	:HALT ON ERROR
SW14= 40000	:LOOP ON TEST
SW13= 20000	:INHIBIT ERROR TYPEOUTS
SW12= 10000	:PRINT SILO ALARM LEVEL
SW11= 4000	:INHIBIT ITERATIONS
SW10= 2000	:0 - BELL ON PASS COMPLETE
	:1 - BELL ON ERROR
SW9= 1000	:LOOP ON ERROR
SW8= 400	:LOOP ON TEST IN SW<7:0>
.REM!	

DJ11 REGISTER BIT ASSIGNMENTS:

CONTROL STATUS REGISTER (CSR) XXXXX0
BIT0 RECEIVER ENABLE (READ/WRITE)
BIT1 HALF DUPLEX SELECT (READ/WRITE)
BIT2 MAINTENANCE (READ/WRITE)
BIT3 CLEAR MOS (WRITE ONLY)
BIT4 CLEAR MOS FLAG (READ ONLY)
BIT5 NOT USED
BIT6 RECEIVER INTERRUPT ENABLE (READ/WRITE)
BIT7 DONE (READ ONLY)
BIT8 MASTER TRANSMITTER SCAN ENABLE (READ/WRITE)
BIT9 NOT USED
BIT10 READ/WRITE BREAK REGISTER (READ/WRITE)
BIT11 NOT USED
BIT12 STATUS ENABLE (READ/WRITE)
BIT13 FI/FO OVERRUN (READ ONLY)
BIT14 MASTER TRANSMITTER INTERRUPT ENABLE (READ/WRITE)
BIT15 TRANSMITTER READY (READ ONLY)

RECEIVER BUFFER REGISTER (RBUF) XXXXX2 (READ ONLY)

BIT0-7 RECEIVED CHARACTER
BIT8-11 LINE NUMBER
BIT12 PARITY ERROR
BIT13 FRAMING ERROR
BIT14 UART OVERRUN ERROR
BIT15 CHARACTER PRESENT

TRANSMITTER CONTROL REGISTER (TCR) XXXXX4 (READ/WRITE)

BIT0-15 STOP THE SCANNER ON CORRESPONDING LINE

TRANSMITTER BUFFER (TBUF) XXXXX6

2611
2612
2613
2614
2615
2616
2617
2618
2619

BIT0-7 TRANSMITTED CHARACTER (WRITE ONLY)
BIT8-11 LINE NUMBER (READ ONLY)

BREAK CONTROL STATUS REGISTER (BCSR) XXXXX4 (BIT10 OF CSR SET) (READ/WRITE)

BIT0-15 TRNSMIT A BREAK ON CORRESPONDING LINE!

(1) 104400
(1) 104000
(1) 000004
(1) 177776
(1) 000000
(1) 000001
(1) 000002
(1) 000003
(1) 000004
(1) 000005
(1) 000005
(1) 000006
(1) 000007
(1) 000007
(1) 000001
(1) 000002
(1) 000004
(1) 000010
(1) 000020
(1) 000040
(1) 000100
(1) 000200
(1) 000400
(1) 001000
(1) 002000
(1) 004000
(1) 010000
(1) 020000
(1) 040000
(1) 100000
2620 000340
2621 000000
2622 000020
2623 001200

SCOPE= TRAP
HLT= EMT
TYPE= IOT
PS= 177776
R0= %0
R1= %1
R2= %2
R3= %3
R4= %4
R5= %5
TTY= %5
SP= %6
PC= %7
BELL= 7
BIT0= 1
BIT1= 2
BIT2= 4
BIT3= 10
BIT4= 20
BIT5= 40
BIT6= 100
BIT7= 200
BIT8= 400
BIT9= 1000
BIT10= 2000
BIT11= 4000
BIT12= 10000
BIT13= 20000
BIT14= 40000
BIT15= 100000
LEVEL7 = 340
OPEN = 0
DJMXNO=16.
STACK =1200

;MAX ALLOWED NUMBER OF DJ11'S

C02

MAINDEC-11-DZDJA-E DJ11 LOGIC TESTS
DZDJA.E.P11 08-SEP-77 15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 44-3
TABLES AND "SCRATCH PAD"

SEQ 0015

2670 001354 000000
2671 001356 000000
2672 001360 000000
2673
2674 001362 000000
2675 001364 000000
2676 001366 000000
2677 001370 160010
2678 001372 000300
2679
(1) 001374 177570
(1) 001376 177570
(1)
2680
2681 001400 177777
2682
2683

TIMERB: 0
COUNT: 0
SUM: 0

DJUUT: 0
DJLEN: 0
DJPAR: 0
DEFADR: 160010
DEFVEC: 300

SWR: 177570
DISPLAY: 177570

; CHAR COUNTER
; SUMATION OF ALARM LEVEL CHAR'S

; UNIT NUMBER OF DJ11 UNDER TEST
; CHAR MASK TABLE POINTER
; UNIT FLAG (FOR ODD PARITY FLAG)
; DEFAULT FIRST DEVICE ADDRESS
; DEFAULT FIRST VECTOR ADDRESS

FTIME: -1


```

2688
2689 001402 012706 001200      BEGIN:  MOV    #STACK, SP      ;SET UP STACK POINTER
2690 001406 004737 020124      JSR    PC              ;CHECK FOR SWITCH REGISTER
2691 001412 012700 000020      MOV    #20, R0
2692 001416 012720 017204      MOV    #IOTRAP, (R0)+  ;IOT VECTOR (20)
2693 001422 012720 000340      MOV    #340, (R0)+
2694 001426 012720 017044      MOV    #PDOWNS, (R0)+ ;POWER FAIL VECTOR (24)
2695 001432 012720 000340      MOV    #340, (R0)+
2696 001436 012720 016074      MOV    #EMTS, (R0)+   ;EMT VECTOR (30)
2697 001442 012720 000340      MOV    #340, (R0)+
2698 001446 012720 015732      MOV    #TRAPS, (R0)+  ;TRAP VECTOR (34)
2699 001452 012720 000340      MOV    #340, (R0)+
2700 001456 005037 001312      CLR    ERRORS         ;CLEAR ERROR COUNTER
2701 001462 005037 001314      CLR    PCNT          ;CLEAR PASS COUNTER
2702 001466 005037 001316      CLR    PCNT+2
2703 001472 005037 001350      CLR    ALMFLG
2704 001476 005737 000042      TST    #42           ;CHECK FOR ACT11 OR DDP PRESENT
2705 001502 001404          BEQ    GETADR         ;BRANCH IF NONE
2706 001504 004737 017704      JSR    PC              ;GO TO SUBROUTINE TO "MAP" DJ11 ON THE SYS
2707 001510 000137 002330      JMP    RESTAR        ;SKIP OPERATOR ACTION
2708
2709 001514 000004 017633      GETADR: TYPE,        MTITLE
2710 001520 000004 017344      TYPE,        RETURN
2711 001524 000004 017352      TYPE,        MSGADR
2712 001530 004537 016316      JSR    RS,         READIN ;TYPE "FIRST DJ11 ADDRESS"
2713 001534 001340          .WORD        DEVADR     ;READ INPUT FROM TTY AND SAVE
2714 001536 001366          BNE    GETADR      ;IN DEVADR
2715 001540 005737 001340          TST    DEVADR        ;BRANCH IF BAD INPUT
2716 001544 001003          BNE    1$
2717 001546 013737 001370 001340      MOV    DEFADR, DEVADR
2718 001554 042737 000007 001340      1$:   BIC    #7, DEVADR
2719 001562 022737 160000 001340      CMP    #160000, DEVADR
2720 001570 101351          BHI    GETADR
2721
2722 001572 000004 017402      GETVEC: TYPE,        MSGVEC
2723 001576 004537 016316      JSR    RS,         READIN ;TYPE "VECTOR ADDRESS:"
2724 001602 001342          .WORD        VECADR     ;READ INPUT FROM TTY AND SAVE
2725 001604 001372          BNE    GETVEC      ;IN VECADR
2726 001606 005737 001342          TST    VECADR        ;BRANCH IF BAD INPUT
2727 001612 001003          BNE    1$           ;CHECK FOR CR
2728 001614 012737 000300 001342      MOV    #300, VECADR  ;SET TO FIRST FLOATING VECTOR
2729 001622 042737 000007 001342      1$:   BIC    #7, VECADR ;CLEAR TO MODULO 10
2730 001630 022737 000300 001342      CMP    #300, VECADR ;CHECK FOR LOW LIMIT
2731 001636 003355          BGT    GETVEC
2732 001640 022737 001000 001342      CMP    #1000, VECADR ;CHECK FOR UPPER LIMIT
2733 001646 003751          BLE    GETVEC
2734 001650 000004 017426      GETNUM: TYPE,        MSGNUM
2735 001654 004737 016464      JSR    PC, READS    ;TYPE "NUMBER OR UNITS:"
2736          ; CHECK STRING FOR VALID DIGITS, ;READ INPUT FROM THE TTY
2737 001660 012702 016612      MOV    #INPUT, R2    ;TERMINATOR, AND 'P'
2738 001664 112201          MOV    (R2)+, R1    ;POINTS TO INPUT STRING
2739 001666 001434          BEQ    1$           ;LOAD 1ST CHAR
2740 001670 122701 000120      CMP    #'P', R1     ;BRANCH IF IMMEDIATE TERMINATOR
2741 001674 001443          BEQ    CONFIG      ;CHECK FOR A P
2742 001676 120127 000071      CMP    R1, #71      ;CONFIGURE MODE IF SO
2743 001702 101362          BHI    GETNUM      ;MUST BE A VALID ASCII NUMBER
                       ;ELSE RETRY

```

2744	001704	162701	000060		SUB	#60,R1		;STRIP ASCII CODE
2745	001710	003757			BLE	GETNUM		;SHOULDN'T BE ZERO OR NEG
2746					;1ST CHAR IS A VALID DIGIT, 1 THRU 9 - CHECK REST OF STRING			
2747	001712	105722			TSTB	(R2)+		;2ND CHAR A TERMINATOR?
2748	001714	001423			BEQ	3\$;YES - R1 HAS THE FINAL # OF UNITS
2749	001716	105712			TSTB	(R2)		;NO - NXT CHAR MUST BE THE TERMINATOR
2750	001720	001353			BNE	GETNUM		;ELSE RETRY.
2751	001722	124227	000071		CMPB	-(R2),#71		;CHECK 2ND CHAR FOR A VALID NUMBER
2752	001726	101350			BHI	GETNUM		
2753	001730	111203			MOVB	(R2),R3		;MAKE IT MORE ACCESSIBLE
2754	001732	162703	000060		SUB	#60,R3		;STRIP ASCII CODE
2755	001736	100744			BMI	GETNUM		;SHOULDN'T BE NEGATIVE
2756					;BOTH LOW AND HIGH ORDER DIGITS ARE OK - CONVERT DECIMAL VALUE.			
2757	001740	010146			MOV	R1,-(SP)		;SAVE IT FOR LATER
2758	001742	006301			ASL	R1		;MULT HI ORDER BY 8
2759	001744	006301			ASL	R1		
2760	001746	006301			ASL	R1		
2761	001750	006316			ASL	(SP)		;MULTIPLY IT BY 2
2762	001752	062601			ADD	(SP)+,R1		;RESULT IS (HI ORD)*10.
2763	001754	060301			ADD	R3,R1		;NOW ADD IN THE LOW ORDER
2764	001756	000402			BR	3\$		
2765	001760	012701	000001		MOV	#1,R1		;LOAD DEFAULT VALUE HERE
2766					;R1 HAS THE CONVERTED VALUE - COMPARE AGAINST MAX ALLOWED.			
2767	001764	020127	000020		CMP	R1,#DJMXNO		;TOO BIG?
2768	001770	101327			BHI	GETNUM		;YES - RETRY.
2769	001772	010137	001344		MOV	R1,UNITS		;VALUE OK - STORE RESULT
2770	001776	012737	000100	001362	MOV	#100,DJUUT		; "PRIME" UNIT UNDER TEST NUMBER
2771					;CONFIG: TYPE, MSGCON			
2772	002004	000004	017451		JSR	PC	READS	;TYPE "STANDARD CONFIG?"
2773	002010	004737	016464		CMPB	#'P	INPUT	;READ INPUT FROM TTY
2774	002014	122737	000120	016612	BEQ	RESTAR		;CHECK FOR "P"
2775	002022	001542			MOV	#44,R0		;BRANCH IF PREVIOUS
2776	002024	012700	000044		MOV	#LENGTH,R1		;SET UP COUNTER
2777	002030	012701	001200		CLR	(R1)+		;POINT TO CHAR LEN TABLE
2778	002034	005021			;1\$: CLR (R1)+			;PUT CHAR MASK FOR 8 IN CHAR TABLE
2779								;AND CLR PARITY TABLE
2780	002036	005300			DEC	R0		;COUNT DOWN
2781	002040	001375			BNE	1\$;BRANCH IF NOT DONE
2782	002042	105737	016612		TSTB	INPUT		;CHECK FOR CR
2783	002046	001530			BEQ	RESTAR		;BRANCH IF DEFAULT
2784	002050	122737	000131	016612	CMPB	#131	INPUT	;CHECK FOR "Y"
2785	002056	001524			BEQ	RESTAR		;BRANCH IF DEFAULT
2786	002060	122737	000116	016612	CMPB	#116	INPUT	;CHECK FOR "N"
2787	002066	001346			BNE	CONFIG		;BRANCH IF ILLEGAL ENTRY
2788	002070	005000			CLR	R0		;CLR UNIT COUNTER
2789	002072	005001			CLR	R1		;CLR LINE COUNTER
2790	002074	012702	001200		MOV	#LENGTH,R2		;SET UP POINTER TO CHAR MASK TABLE
2791	002100	012703	001300		MOV	#PARITY,R3		;SET UP POINTER TO PARITY TABLE
2792	002104	012704	000001		MOV	#1,R4		;SET UP MARKER
2793	002110	000004	017505		;TYPLIN: TYPE, MSGLIN			;TYPE "LINES"
2794	002114	010105			MOV	R1,TTY		;TYPE R1 IN OCTAL
(1)	002116	004737	016672		JSR	PC,PRINTS		;AND SUPPRESS LEADING ZERO'S
2795	002122	000004	017516		TYPE,	MSGDAS		;TYPE A DASH (-)
2796	002126	062701	000003		ADD	#3,R1		;LAST LINE IN GROUP OF 4
2797	002132	010105			MOV	R1,TTY		;TYPE R1 IN OCTAL
(1)	002134	004737	016672		JSR	PC,PRINTS		;AND SUPPRESS LEADING ZERO'S


```

2836
2837 002330 000005          RESTAR: RESET          ;ISSUE RESET
2838 002332 012706 001200  MOV      #STACK, SP      ;SET UP STACK POINTER
2839 002336 005737 001400  TST      FTIME
2840 002342 001410          BEQ      CLRVEC
2841 002344 022737 000176 001374  CMP      #SWREG, SWR
2842 002352 001004          BNE      CLRVEC
2843 002354 004737 020204  JSR      PC, CNTLU
2844 002360 005037 001400  CLR      FTIME
2845 002364 012700 000300  CLRVEC: MOV      #300,RO      ;BEGINNING OF FLOATING VECTORS
2846 002370 005720          IS:  TST      (RO)+
2847 002372 010060 177776  MOV      RO,-2(RO)      ;"-+2"
2848 002376 012720 000004  MOV      #IOT, (RO)+    ;"-IOT"
2849 002402 022700 001000  CMP      #1000,RO
2850 002406 001370          BNE      IS
2851 002410 062737 000010 001320  ADD      #10, CSR      ;UPDATE DEVICE ADDRESS TO NEXT UNIT
2852 002416 062737 000010 001330  ADD      #10, RCVVEC    ;UPDATE DEVICE VECTOR ADDRESS
2853 002424 062737 000004 001364  ADD      #4, DJLEN      ;MOVE CHAR TABLE POINTER
2854 002432 006337 001366          ASL      DJPAR          ;UPDATE PARITY FLAG MARKER
2855 002436 023737 001362 001344  CMP      DJUUT,UNITS
2856 002444 002416          BLT      2$
2857 002446 005037 001362          CLR      DJUUT
2858 002452 013737 001340 001320  MOV      DEVADR,CSR
2859 002460 013737 001342 001330  MOV      VECADR,RCVVEC
2860 002466 012737 001200 001364  MOV      #LENGTH,DJLEN ;INIT CHAR TABLE POINTER
2861 002474 012737 000001 001366  MOV      #1,DJPAR      ;INIT PARITY FLAG MARKER
2862 002502 005237 001362          2$: INC      DJUUT
2863 002506 013701 001320          MOV      CSR, R1      ;SET UP ALL THE REGISTER ADDRESSES
2864 002512 062701 000002          ADD      #2, R1      ;ADD 2
2865 002516 010137 001322          MOV      R1, RBUF    ;SET UP RECEIVER BUFFER
2866 002522 062701 000002          ADD      #2, R1      ;ADD 2
2867 002526 010137 001324          MOV      R1, TCR     ;SET UP TRANSMITTER CONTROL REG
2868          ; AND BREAK STATUS REG
2869 002532 062701 000002          ADD      #2, R1      ;ADD 2
2870 002536 010137 001326          MOV      R1, TBUF    ;SET UP TRANSMITTER BUFFER
2871 002542 013701 001330          MOV      RCVVEC, R1  ;POINTER FOR VECTOR SETUP
2872 002546 005721          TST      (R1)+      ;INC R1
2873 002550 010137 001332          MOV      R1, RCVLVL  ;SET INT LVL
2874 002554 005721          TST      (R1)+      ;INC R1
2875 002556 010137 001334          MOV      R1, XMTVEC  ;TRANSMITTER VECTOR
2876 002562 005721          TST      (R1)+      ;INC R1
2877 002564 010137 001336          MOV      R1, XMTLVL  ;XMT INT LVL ADR
2878 002570 005037 001310          CLR      ICNT
2879 002574 005037 016070          CLR      LAD
2880 002600 104400          SCOPE
2881
2882

```



```

(1) 002754 032777 177773 176336 BIT #177773, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 002762 001401 BEQ .+4 ;BRANCH IF OK
(1) 002764 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 002766 005077 176326 CLR @CSR ;CLEAR BIT2
(1) 002772 032777 000004 176320 BIT #BIT2, @CSR ;CHECK THAT BIT2 IS CLEARED
(1) 003000 001401 BEQ .+4 ;BRANCH IF OK
(1) 003002 104000 HLT ;CSR BIT2 FAILED TO CLEAR
(1)
(1) 003004 104400 SCOPE

```

4563

```

(1) ;*****
(1) ;TEST 4: TEST THAT CSR BIT6 CAN BE SET AND CLEARED
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E4, E18, (D2-4) E47, E64
(1) ;*****
(1)

```

```

(1) 003006 012777 000100 176304 TST4: MOV #BIT6, @CSR ;SET BIT6
(1) 003014 032777 000100 176276 BIT #BIT6, @CSR ;CHECK THAT BIT6 IS SET
(1) 003022 001001 BNE .+4 ;BRANCH IF OK
(1) 003024 104000 HLT ;CSR BIT6 FAILED TO SET
(1)
(1) 003026 032777 177677 176264 BIT #177677, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 003034 001401 BEQ .+4 ;BRANCH IF OK
(1) 003036 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 003040 005077 176254 CLR @CSR ;CLEAR BIT6
(1) 003044 032777 000100 176246 BIT #BIT6, @CSR ;CHECK THAT BIT6 IS CLEARED
(1) 003052 001401 BEQ .+4 ;BRANCH IF OK
(1) 003054 104000 HLT ;CSR BIT6 FAILED TO CLEAR
(1)
(1) 003056 104400 SCOPE

```

4564

```

(1) ;*****
(1) ;TEST 5: TEST THAT CSR BIT8 CAN BE SET AND CLEARED
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E6, E18, (D2-4) E47, E31
(1) ;*****
(1)

```

```

(1) 003060 012777 000400 176232 TST5: MOV #BIT8, @CSR ;SET BIT8
(1) 003066 032777 000400 176224 BIT #BIT8, @CSR ;CHECK THAT BIT8 IS SET
(1) 003074 001001 BNE .+4 ;BRANCH IF OK
(1) 003076 104000 HLT ;CSR BIT8 FAILED TO SET
(1)
(1) 003100 032777 177377 176212 BIT #177377, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 003106 001401 BEQ .+4 ;BRANCH IF OK
(1) 003110 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 003112 005077 176202 CLR @CSR ;CLEAR BIT8
(1) 003116 032777 000400 176174 BIT #BIT8, @CSR ;CHECK THAT BIT8 IS CLEARED
(1) 003124 001401 BEQ .+4 ;BRANCH IF OK
(1) 003126 104000 HLT ;CSR BIT8 FAILED TO CLEAR
(1)
(1) 003130 104400 SCOPE

```

4565

```

(1) ;*****
(1) ;TEST 6: TEST THAT CSR BIT10 CAN BE SET AND CLEARED
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E30, E24, (D2-4) E47, E31

```

```

(1) ;*****
(1)
(1) 003132 012777 002000 176160 TST6: MOV #BIT10, @CSR ;SET BIT10
(1) 003140 032777 002000 176152 BIT #BIT10, @CSR ;CHECK THAT BIT10 IS SET
(1) 003146 001001 BNE .+4 ;BRANCH IF OK
(1) 003150 104000 HLT ;CSR BIT10 FAILED TO SET
(1)
(1) 003152 032777 175777 176140 BIT #175777, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 003160 001401 BEQ .+4 ;BRANCH IF OK
(1) 003162 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 003164 005077 176130 CLR @CSR ;CLEAR BIT10
(1) 003170 032777 002000 176122 BIT #BIT10, @CSR ;CHECK THAT BIT10 IS CLEARED
(1) 003176 001401 BEQ .+4 ;BRANCH IF OK
(1) 003200 104000 HLT ;CSR BIT10 FAILED TO CLEAR
(1)
(1) 003202 104400 SCOPE
4566

```

```

(1) ;*****
(1) ;TEST 7: TEST THAT CSR BIT12 CAN BE SET AND CLEARED
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E5, E1, (D2-4) E47, E31
(1) ;*****
(1)
(1) 003204 012777 010000 176106 TST7: MOV #BIT12, @CSR ;SET BIT12
(1) 003212 032777 010000 176100 BIT #BIT12, @CSR ;CHECK THAT BIT12 IS SET
(1) 003220 001001 BNE .+4 ;BRANCH IF OK
(1) 003222 104000 HLT ;CSR BIT12 FAILED TO SET
(1)
(1) 003224 032777 167777 176066 BIT #167777, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 003232 001401 BEQ .+4 ;BRANCH IF OK
(1) 003234 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 003236 005077 176056 CLR @CSR ;CLEAR BIT12
(1) 003242 032777 010000 176050 BIT #BIT12, @CSR ;CHECK THAT BIT12 IS CLEARED
(1) 003250 001401 BEQ .+4 ;BRANCH IF OK
(1) 003252 104000 HLT ;CSR BIT12 FAILED TO CLEAR
(1)
(1) 003254 104400 SCOPE
4567

```

```

(1) ;*****
(1) ;TEST 10: TEST THAT CSR BIT14 CAN BE SET AND CLEARED
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E3, E1, (D2-4) E47, E31
(1) ;*****
(1)
(1) 003256 012777 040000 176034 TST10: MOV #BIT14, @CSR ;SET BIT14
(1) 003264 032777 040000 176026 BIT #BIT14, @CSR ;CHECK THAT BIT14 IS SET
(1) 003272 001001 BNE .+4 ;BRANCH IF OK
(1) 003274 104000 HLT ;CSR BIT14 FAILED TO SET
(1)
(1) 003276 032777 137777 176014 BIT #137777, @CSR ;CHECK THAT NO OTHER BIT SET
(1) 003304 001401 BEQ .+4 ;BRANCH IF OK
(1) 003306 104000 HLT ;EXTRA BIT SET IN CSR
(1)
(1) 003310 005077 176004 CLR @CSR ;CLEAR BIT14
(1) 003314 032777 040000 175776 BIT #BIT14, @CSR ;CHECK THAT BIT14 IS CLEARED
(1) 003322 001401 BEQ .+4 ;BRANCH IF OK

```

(1) 003324 104000
(1)
(1) 003326 104400
4568

HLT ;CSR BIT14 FAILED TO CLEAR
SCOPE

;TEST 11: TEST THAT RECEIVER ENABLE (BIT0 OF THE CSR) CAN BE SET
AND CLEARED, AND THAT CLEAR MOS (BIT3) IS WRITE ONLY.
;PROBABLE FAULTY LOGIC: M7285 (D2-2) E26,E36,E7,E24, (D2-8) E17,E14,E15

(1) 003330 012777 000004 175762
(1) 003336 005005
(1) 003340 052777 000010 175752
(1) 003346 017701 175746
(1) 003352 032701 000010
(1) 003356 001401
(1) 003360 104001
(1)
(1) 003362 032701 000020
(1) 003366 001403
(1) 003370 105305
(1) 003372 001365
(1) 003374 104001
(1)
(1) 003376 022701 000004
(1) 003402 001401
(1) 003404 104001
(1)
(1) 003406 052777 000001 175704
(1) 003414 017701 175700
(1) 003420 032777 000001 175672
(1) 003426 001001
(1) 003430 104001
(1)
(1) 003432 022777 000005 175660
(1) 003440 001401
(1) 003442 104001
(1)
(1)
(1)
(1) 003444 042777 000001 175646
(1) 003452 017701 175642
(1) 003456 022777 000004 175634
(1) 003464 001401
(1) 003466 104001
(1)
(1)
(1) 003470 104400
4569

TST11: MOV #BIT2, @CSR ;SET MAINTENANCE MODE (BIT2)
CLR R5 ;SET UP COUNTER
BIS #BIT3, @CSR ;SET CLEAR MOS (BIT3)
1\$: MOV @CSR, R1 ;SAVE CSR
BIT #BIT3, R1 ;CHECK CLEAR MOS (BIT3)
BEQ .+4 ;BRANCH IF OK
HLT+1 ;CLEAR MOS (BIT3) SET (WRITE-ONLY)
;R1 = CONTENTS OF CSR
BIT #BIT4, R1 ;CHECK CLEAR MOS FLAG
BEQ 2\$;BRANCH IF CLEARED
DECB R5 ;WAIT FOR MOS TO CLEAR
BNE 1\$;BRANCH IF MORE TIME
HLT+1 ;CLEAR MOS FLAG (BIT4) FAILED TO CLEAR
;R1 = CONTENTS OF CSR
2\$: CMP #BIT2, R1 ;CHECK THAT ONLY MAINTENANCE BIT SET
BEQ .+4 ;BRANCH IF OK
HLT+1 ;CLEAR MOS CLEARED MAINTENANCE
;OR SET OTHER CSR BITS
;R1 = CONTENTS OF CSR
BIS #BIT0, @CSR ;SET RECEIVER ENABLE
MOV @CSR, R1 ;SAVE CSR
BIT #BIT0, @CSR ;CHECK THAT RECEIVER ENABLE SET
BNE .+4 ;BRANCH IF OK
HLT+1 ;RECEIVER ENABLE FAILED TO SET
;R1 = CONTENTS OF CSR
CMP #5, @CSR ;CHECK REST OF CSR
BEQ .+4 ;BRANCH IF OK
HLT+1 ;CSR ERROR
;R1 = CONTENTS OF CSR
;NOTE: IF THE TTY MODULE IS BEING USED AND DONE (BIT7) IS SET,
; THE ERROR COULD BE DUE TO MAINTENANCE OR CLEAR MOS NOT WORKING.
BIC #BIT0, @CSR ;CLEAR RECEIVER ENABLE
MOV @CSR, R1 ;SAVE CSR
CMP #BIT2, @CSR ;CHECK CSR
BEQ .+4 ;BRANCH IF OK
HLT+1 ;RECEIVER ENABLE DIDN'T CLEAR
;OR OTHER CSR BIT SET
;R1 = CONTENTS OF CSR

SCOPE

;TEST 12: TEST THAT CSR RESPONDS PROPERLY TO BYTE COMMANDS
;PROBABLE FAULTY LOGIC: M7285 (D2-4) E47

```

(1) 003472 012777 052506 175620 TST12: MOV #052506,@CSR ;SET TEST NUMBER IN CSR
(1) 003500 105077 175614 CLR @CSR ;CLR EVEN BYTE
(1) 003504 017701 175610 MOV @CSR,R1 ;SAVE CSR
(1) 003510 022701 052400 CMP #052400,R1 ;CHECK CSR
(1) 003514 001401 BEQ .+4 ;BRANCH IF OK
(1) 003516 104001 HLT+1 ;EVEN BYTE CLR FAILED ON CSR
(1) ;R1 = CONTENTS OF CSR
(1) 003520 012777 052506 175572 MOV #052506,@CSR ;SET TEST NUMBER IN CSR
(1) 003526 005237 001320 INC CSR ;INC TO ODD BYTE
(1) 003532 105077 175562 CLR @CSR ;CLR ODD BYTE
(1) 003536 005337 001320 DEC CSR ;RESTORE TO EVEN
(1) 003542 017701 175552 MOV @CSR,R1 ;SAVE CSR
(1) 003546 022701 000106 CMP #000106,R1 ;CHECK CSR
(1) 003552 001401 BEQ .+4 ;BRANCH IF OK
(1) 003554 104001 HLT+1 ;ODD BYTE CLR FAILED ON CSR
(1) ;R1 = CONTENTS OF CSR

```

(1) 003556 104400 SCOPE

4570

```

(1) ;*****
(1) ;TEST 13: TEST THAT THE BIS AND BIC INSTRUCTIONS SET AND CLEAR R/W
(1) ;BITS OF CSR
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-4) E47
(1) ;*****

```

```

(1) 003560 005077 175534 TST13: CLR @CSR ;CLEAR THE CSR
(1) 003564 017701 175530 MOV @CSR,R1 ;CHECK AND SAVE CSR
(1) 003570 001401 BEQ .+4 ;BRANCH IF CLEARED OK
(1) 003572 104001 HLT+1 ;RESET FAILED TO CLR CSR
(1) 003574 052777 052506 175516 BIS #052506,@CSR ;SET ALL R/W BITS OF CSR
(1) 003602 022777 052506 175510 CMP #052506,@CSR ;CHECK THAT THEY GOT SET
(1) 003610 001401 BEQ .+4 ;BRANCH IF OK
(1) 003612 104000 HLT ;REG FAILED CMP

```

```

(1) 003614 042777 052506 175476 BIC #052506,@CSR ;CLEAR CSR
(1) 003622 017701 175472 MOV @CSR,R1 ;CHECK AND SAVE CSR
(1) 003626 001401 BEQ .+4 ;BRANCH IF CLEARED OK
(1) 003630 104001 HLT+1 ;CLR FAILED TO CLR CSR

```

(1) 003632 104400 SCOPE

4571

```

(1) ;*****
(1) ;TEST 14: TEST BITS OF TCR FOR READ/WRITE CAPABILITY
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) ALL, (D2-3) E8,E20,E21,E43,E41
(1) ;*****

```

```

(1) 003634 012777 177777 175462 TST14: MOV #177777,@TCR ;SET ALL BITS OF TCR
(1) 003642 017701 175456 MOV @TCR,R1 ;CHECK AND SAVE TCR
(1) 003646 022701 177777 CMP #177777,R1 ;CHECK THAT ALL THE BITS ARE SET
(1) 003652 001401 BEQ .+4 ;BRANCH IF OK
(1) 003654 104001 HLT+1 ;BIT(S) OF TCR FAILED TO SET

```

```

(1) 003656 005077 175442 CLR @TCR ;CLEAR TCR
(1) 003662 017701 175436 MOV @TCR,R1 ;CHECK THAT IT CLEARED AND SAVE
(1) 003666 001401 BEQ .+4 ;BRANCH IF CLR

```

(1) 003670 104001 HLT+1 ;BIT(S) OF TCR FAILED TO CLEAR
(1)
(1) 003672 104400 SCOPE

4572
(1) ;*****
(1) ; TEST 15: TEST THAT TCR RESPONDS PROPERLY TO BYTE COMMANDS
(1) ; PROBABLE FAULTY LOGIC: M7285 (D2-3) E41
(1) ;*****

(1) 003674 012777 177777 175422 TST15: MOV #177777,@TCR ;SET TEST NUMBER IN TCR
(1) 003702 105077 175416 CLR @TCR ;CLR EVEN BYTE
(1) 003706 017701 175412 MOV @TCR,R1 ;SAVE TCR
(1) 003712 022701 177400 CMP #177400,R1 ;CHECK TCR
(1) 003716 001401 BEQ .+4 ;BRANCH IF OK
(1) 003720 104001 HLT+1 ;EVEN BYTE CLR FAILED ON TCR

(1) 003722 012777 177777 175374 MOV #177777,@TCR ;SET TEST NUMBER IN TCR
(1) 003730 005237 001324 INC TCR ;INC TO ODD BYTE
(1) 003734 105077 175364 CLR @TCR ;CLR ODD BYTE
(1) 003740 005337 001324 DEC TCR ;RESTORE TO EVEN
(1) 003744 017701 175354 MOV @TCR,R1 ;SAVE TCR
(1) 003750 022701 000377 CMP #000377,R1 ;CHECK TCR
(1) 003754 001401 BEQ .+4 ;BRANCH IF OK
(1) 003756 104001 HLT+1 ;ODD BYTE CLR FAILED ON TCR

(1) SCOPE
(1) 003760 104400 SCOPE

4573
(1) ;*****
(1) ; TEST 16: TEST THAT THE BIS AND BIC INSTRUCTIONS SET AND CLEAR R/W
(1) ; BITS OF TCR
(1) ; PROBABLE FAULTY LOGIC: M7285 (D2-3) E41
(1) ;*****

(1) 003762 005077 175336 TST16: CLR @TCR ;CLEAR THE TCR
(1) 003766 017701 175332 MOV @TCR,R1 ;CHECK AND SAVE TCR
(1) 003772 001401 BEQ .+4 ;BRANCH IF CLEARED OK
(1) 003774 104001 HLT+1 ;RESET FAILED TO CLR TCR

(1) 003776 052777 177777 175320 BIS #177777,@TCR ;SET ALL R/W BITS OF TCR
(1) 004004 022777 177777 175312 CMP #177777,@TCR ;CHECK THAT THEY GOT SET
(1) 004012 001401 BEQ .+4 ;BRANCH IF OK
(1) 004014 104000 HLT ;REG FAILED CMP

(1) 004016 042777 177777 175300 BIC #177777,@TCR ;CLEAR TCR
(1) 004024 017701 175274 MOV @TCR,R1 ;CHECK AND SAVE TCR
(1) 004030 001401 BEQ .+4 ;BRANCH IF CLEARED OK
(1) 004032 104001 HLT+1 ;CLR FAILED TO CLR TCR

(1) 004034 104400 SCOPE
4574 004036 012737 000001 001346 MOV #1,TIMER ;INITIALIZE TIMER
4575 004044 012737 004052 016070 MOV #.+6,LAD ;RESET LOOP ADDRESS

4576
(1) ;*****
(1) ; TEST 17: TEST THAT TRANSMIT READY (BIT15 OF CSR) SETS AND CLEARS
(1) ; WHEN TCR0 IS SET AND CLEARED.

```

(1) ;
(1) ;ALSO CHECK THAT THE RIGHT LINE NO. (0) APPEARS IN TBUF.
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-5) ALL, (D2-6) E23, E32, E33, E49, (D2-2) E3, E1
(1) ;*****

```

```

(1) 004052 012777 000400 175240 TST17: MOV #400, @CSR ;SET XMTR SCAN ENABLE
(1) 004060 052777 000001 175236 BIS #BIT0, @TCR ;SET XMTR CONTROL BIT, LINE 0
(1) 004066 005000 CLR RO ;SET UP WAIT COUNTER
(1) 004070 017701 175224 1S: MOV @CSR, R1 ;CHECK AND SAVE XMTR READY
(1) 004074 100404 BMI 2S ;BRANCH IF SET OK
(1) 004076 005200 INC RO ;WAIT A WHILE
(1) 004100 001373 BNE 1S
(1) 004102 104001 HLT+1 ;XMTR READY FAILED TO SET
(1) 004104 000416 BR 3S ;SKIP LINE # CHECK ON ERROR
(1) 004106 050037 001346 2S: BIS RO, TIMER ;SET UP TIMER
(1) 004112 017701 175210 MOV @TBUF, R1 ;SAVE LINE NUMBER
(1) 004116 105001 CLRB R1
(1) 004120 000301 SWAB R1
(1) 004122 022701 000000 CMP #0, R1 ;CHECK THAT THE XMTR STOPPED ON LINE 0
(1) 004126 001401 BEQ .+4 ;BRANCH IF OK
(1) 004130 104001 HLT+1 ;WRONG LINE NUMBER APPEARED IN TBUF
(1) 004132 017702 175162 MOV @CSR, R2 ;CHECK AND SAVE XMTR READY
(1) 004136 100401 BMI .+4 ;BRANCH IF OK
(1) 004140 104002 HLT+2 ;READING THE TBUF CLEARED XMTR READY
(1) 004142 042777 000001 175154 3S: BIC #BIT0, @TCR ;CLR XMTR CONTROL BIT, LINE 0
(1) 004150 017701 175144 MOV @CSR, R1 ;CHECK AND SAVE XMTR READY
(1) 004154 100001 BPL .+4 ;BRANCH IF OK
(1) 004156 104001 HLT+1 ;XMTR READY FAILED TO CLEAR WHEN
; XMTR CONTROL FOR LINE 0 WAS CLEARED

```

```

(1) 004160 104400 SCOPE
(1)

```

4577

```

(1) ;*****
(1) ;TEST 20: TEST THAT TRANSMIT READY (BIT15 OF CSR) SETS AND CLEARS
(1) ; WHEN EACH TCR BIT IS SET AND CLEARED.
(1) ;ALSO CHECK THAT THE RIGHT LINE NO. APPEARS IN TBUF.
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-5) ALL, (D2-6) E23, E32, E33, E49, (D2-2) E3, E1
(1) ;*****

```

```

(1) 004162 012777 000400 175130 TST20: MOV #400, @CSR ;SET XMTR SCAN ENABLE
(1) 004170 005001 CLR R1
(1) 004172 012704 000001 MOV #1, R4 ;SET UP MARKER
(1) 004176 050477 175122 4S: BIS R4, @TCR ;SET XMTR CONTROL BIT, EACH LINE
(1) 004202 005000 CLR RO ;SET UP WAIT COUNTER
(1) 004204 017702 175110 1S: MOV @CSR, R2 ;CHECK AND SAVE XMTR READY
(1) 004210 100404 BMI 2S ;BRANCH IF SET OK
(1) 004212 005300 DEC RO ;WAIT A WHILE
(1) 004214 001373 BNE 1S
(1) 004216 104002 HLT+2 ;XMTR READY FAILED TO SET
;R1=LINE #
;R2=CSR

```

```

(1) 004220 000414 BR 3$ ;SKIP LINE # CHECK ON ERROR
(1)
(1) 004222 050037 001346 2$: BIS R0 TIMER ;SET UP TIMER
(1) 004226 017702 175074 MOV @TBUF, R2 ;SAVE LINE NUMBER
(1) 004232 000302 SWAB R2
(1) 004234 020201 CMP R2, R1 ;CHECK THAT THE XMTR STOPPED ON RIGHT LINE
(1) 004236 001401 BEQ .+4 ;BRANCH IF OK
(1) 004240 104002 HLT+2 ;WRONG LINE NUMBER APPEARED IN TBUF
(1) ;R1=LINE # (SHOULD BE)
(1) ;R2=LINE # (TBUF)
(1)
(1)
(1)
(1) 004242 017703 175052 MOV @CSR, R3 ;CHECK AND SAVE XMTR READY
(1) 004246 100401 BMI .+4 ;BRANCH IF OK
(1) 004250 104003 HLT+3 ;READING THE TBUF CLEARED XMTR READY
(1)
(1) 004252 040477 175046 3$: BIC R4 @TCR ;CLR XMTR CONTROL BIT, EACH LINE
(1) 004256 017702 175036 MOV @CSR, R2 ;CHECK AND SAVE XMTR READY
(1) 004262 100001 BPL .+4 ;BRANCH IF OK
(1) 004264 104002 HLT+2 ;XMTR READY FAILED TO CLEAR WHEN
(1) ; XMTR CONTROL FOR LINE .LINE WAS CLEARED
(1) ;R1 = LINE #
(1) ;R2 = CONTENTS OF CSR
(1)
(1)
(1) 004266 005201 INC R1 ;INC LINE COUNTER TO NEXT LINE
(1) 004270 006304 ASL R4 ;SHIFT MARKER TO NEXT LINE
(1) 004272 103341 BCC 4$ ;BRANCH IF NOT LAST LINE
(1)
(1) 004274 104400 SCOPE
(1)

```

4578

```

*****
:TEST 21: TEST THAT MASTER TRANSMIT SCAN ENABLE (CSR BIT 8) ON A 0
: DISABLES TRANSMITTER READY (CSR BIT 15)
: WHEN TCR BIT, LINE 0 IS SET.
:PROBABLE FAULTY LOGIC: M7285 (D2-6) E49, E23, E32, E33
*****

```

```

(1) 004276 005077 175016 TST21: CLR @CSR ;CLEAR CONTROL STATUS
(1) 004302 052777 000001 175014 BIS #BIT0, @TCR ;SET XMTR CONTROL BIT, LINE 0
(1) 004310 013700 MOV TIMER, R0 ;GET TIMER FROM PREVIOUS TEST
(1) 004314 017701 175000 1$: MOV @CSR, R1 ;CHECK AND SAVE XMTR READY
(1) 004320 100002 BPL 2$ ;BRANCH IF NOT SET
(1) 004322 104001 HLT+1 ;XMTR READY SET WITHOUT
(1) 004324 000402 BR 3$ ;MASTER TRANS SCAN ENABLE
(1) 004326 005300 2$: DEC R0 ;WAIT A WHILE
(1) 004330 001371 BNE 1$ ;AND CHECK AGAIN
(1)
(1) 004332 052777 000400 174760 3$: BIS #400, @CSR ;SET MASTER TRAN SCAN ENABLE
(1) 004340 005000 CLR R0
(1) 004342 017701 174752 4$: MOV @CSR, R1 ;CHECK AND SAVE XMTR READY
(1) 004346 100403 BMI 5$
(1) 004350 005200 INC R0
(1) 004352 001373 BNE 4$
(1) 004354 104001 HLT+1 ;TRAN READY NEVER CAME UP
(1) ;TCR BIT WAS SET FIRST

```

```

(1) ; THEN MASTER TRAN SCAN ENABLE
(1) 004356 042777 000001 174740 55: BIC #BIT0, @TCR ; CLEAR IT OUT
(1) 004364 017701 174730 MOV @CSR, R1 ; CHECK AND SAVE TRAN READY
(1) 004370 100001 BPL .+4 ; BRANCH IF OK
(1) 004372 104001 HLT+1 ; TRAN READY DIDN'T CLEAR.
(1) 004374 104400 SCOPE

```

4579

```

(1) ;*****
(1) ;TEST 22: TEST THAT INTERRUPT DOES NOT OCCUR AT LEVEL 7
(1) ;PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
(1) ;*****

```

```

(1) 004376 012777 004452 174730 TST22: MOV #ISR22,@XMTVEC ; SET UP XMTR INTERRUPT VECTOR
(1) 004404 012777 000340 174724 MOV #340,@XMTLVL ; AT LEVEL 7
(1) 004412 042737 000340 177776 BIC #340,@PS ; CLEAR PS LEVEL
(1) 004420 052737 000340 177776 BIS #340,@PS ; SET PS TO LEVEL 7
(1) 004426 012777 040400 174664 MOV #040400,@CSR ; SET TRAN MASTER INT. ENABLE
(1) 004434 012777 000001 174662 MOV #BIT0,@TCR ; SET TRAN CONTROL BIT, LINE 0
(1) 004442 017701 174652 1$: MOV @CSR, R1 ; WAIT
(1) 004446 100375 BPL 1$
(1) 004450 000404 BR END22 ; OK, BRANCH IF NO INTERRUPT

```

```

(1) 004452 104000 ISR22: HLT ; SHOULDN'T HAVE INTERRUPTED AT LEVEL 7
(1) 004454 012716 004462 MOV #END22,(SP) ; MOVE NEW RTI ADR ONTO STACK
(1) 004460 000002 RTI

```

```

(1) 004462 013777 001336 174644 END22: MOV XMTLVL,@XMTVEC
(1) 004470 012777 000004 174640 MOV #IOT,@XMTLVL
(1) 004476 005077 174622 CLR @TCR
(1) 004502 005077 174612 CLR @CSR
(1) 004506 042737 000340 177776 BIC #340,@PS

```

```

(1) 004514 104400 SCOPE

```

4580

```

(1) ;*****
(1) ;TEST 23: TEST THAT INTERRUPT DOES NOT OCCUR AT LEVEL 6
(1) ;PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
(1) ;*****

```

```

(1) 004516 012777 004572 174610 TST23: MOV #ISR23,@XMTVEC ; SET UP XMTR INTERRUPT VECTOR
(1) 004524 012777 000340 174604 MOV #340,@XMTLVL ; AT LEVEL 7
(1) 004532 042737 000340 177776 BIC #340,@PS ; CLEAR PS LEVEL
(1) 004540 052737 000300 177776 BIS #300,@PS ; SET PS TO LEVEL 6
(1) 004546 012777 040400 174544 MOV #040400,@CSR ; SET TRAN MASTER INT. ENABLE
(1) 004554 012777 000001 174542 MOV #BIT0,@TCR ; SET TRAN CONTROL BIT, LINE 0
(1) 004562 017701 174532 1$: MOV @CSR, R1 ; WAIT
(1) 004566 100375 BPL 1$
(1) 004570 000404 BR END23 ; OK, BRANCH IF NO INTERRUPT

```

```

(1) 004572 104000 ISR23: HLT ; SHOULDN'T HAVE INTERRUPTED AT LEVEL 6
(1) 004574 012716 004602 MOV #END23,(SP) ; MOVE NEW RTI ADR ONTO STACK
(1) 004600 000002 RTI

```

```

(1) 004602 013777 001336 174524
(1) 004610 012777 000004 174520
(1) 004616 005077 174502
(1) 004622 005077 174472
(1) 004626 042737 000340 177776
(1)
(1) 004634 104400
(1)

```

```

END23: MOV XMTLVL, @XMTVEC
      MOV @IOT, @XMTLVL
      CLR @TCR
      CLR @CSR
      BIC @340, @PS
      SCOPE

```

4581

```

;*****
;TEST 24: TEST THAT INTERRUPT DOES NOT OCCUR AT LEVEL 5
;PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
;*****

```

```

(1) 004636 012777 004712 174470
(1) 004644 012777 000340 174464
(1) 004652 042737 000340 177776
(1) 004660 052737 000240 177776
(1) 004666 012777 040400 174424
(1) 004674 012777 000001 174422
(1) 004702 017701 174412
(1) 004706 100375
(1) 004710 000404
(1)

```

```

TST24: MOV @ISR24, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
      MOV @340, @XMTLVL ;AT LEVEL 7
      BIC @340, @PS ;CLEAR PS LEVEL
      BIS @240, @PS ;SET PS TO LEVEL 5
      MOV @040400, @CSR ;SET TRAN MASTER INT. ENABLE
      MOV @BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
     BPL IS
     BR END24 ;OK, BRANCH IF NO INTERRUPT

```

```

(1) 004712 104000
(1) 004714 012716 004722
(1) 004720 000002
(1)

```

```

ISR24: HLT ;SHOULDN'T HAVE INTERRUPTED AT LEVEL 5
      MOV @END24, (SP) ;MOVE NEW RTI ADR ONTO STACK
      RTI

```

```

(1) 004722 013777 001336 174404
(1) 004730 012777 000004 174400
(1) 004736 005077 174362
(1) 004742 005077 174352
(1) 004746 042737 000340 177776
(1)

```

```

END24: MOV XMTLVL, @XMTVEC
      MOV @IOT, @XMTLVL
      CLR @TCR
      CLR @CSR
      BIC @340, @PS

```

```

(1) 004754 104400
(1)

```

SCOPE

4582

```

;*****
;TEST 25: TEST THAT INTERRUPT OCCURS AT LEVEL 4
;PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
;*****

```

```

(1) 004756 012777 005034 174350
(1) 004764 012777 000340 174344
(1) 004772 042737 000340 177776
(1) 005000 052737 000200 177776
(1) 005006 012777 040400 174304
(1) 005014 012777 000001 174302
(1) 005022 017701 174272
(1) 005026 100375
(1) 005030 104000
(1) 005032 000403
(1)

```

```

TST25: MOV @ISR25, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
      MOV @340, @XMTLVL ;AT LEVEL 7
      BIC @340, @PS ;CLEAR PS LEVEL
      BIS @200, @PS ;SET PS TO LEVEL 4
      MOV @040400, @CSR ;SET TRAN MASTER INT. ENABLE
      MOV @BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
     BPL IS
     BR END25 ;SHOULDN'T HAVE INTERRUPTED AT LEVEL 4

```

```

(1) 005034 012716 005042
(1) 005040 000002
(1)

```

```

ISR25: MOV @END25, (SP) ;MOVE NEW RTI ADR ONTO STACK
      RTI

```

E03

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77 15:06

DJ11 LOGIC TESTS
TST25:

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-10
TEST TRANSMIT INTERRUPT LEVEL

SEQ 0030

(1) 005042 013777 001336 174264
(1) 005050 012777 000004 174260
(1) 005056 005077 174242
(1) 005062 005077 174232
(1) 005066 042737 000340 177776
(1)
(1) 005074 104400

END25: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS

SCOPE

4583

:TEST 26: TEST THAT INTERRUPT OCCURS AT LEVEL 3
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
:*****

(1) 005076 012777 005154 174230
(1) 005104 012777 000340 174224
(1) 005112 042737 000340 177776
(1) 005120 052737 000140 177776
(1) 005126 012777 040400 174164
(1) 005134 012777 000001 174162
(1) 005142 017701 174152
(1) 005146 100375
(1) 005150 104000
(1) 005152 000403

TST26: MOV #ISR26, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #140, @#PS ;SET PS TO LEVEL 3
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 3
BR END26 ;CONTINUE

(1) 005154 012716 005162
(1) 005160 000002

ISR26: MOV #END26, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

(1) 005162 013777 001336 174144
(1) 005170 012777 000004 174140
(1) 005176 005077 174122
(1) 005202 005077 174112
(1) 005206 042737 000340 177776

END26: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS

(1) 005214 104400

SCOPE

4584

:TEST 27: TEST THAT INTERRUPT OCCURS AT LEVEL 2
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
:*****

(1) 005216 012777 005274 174110
(1) 005224 012777 000340 174104
(1) 005232 042737 000340 177776
(1) 005240 052737 000100 177776
(1) 005246 012777 040400 174044
(1) 005254 012777 000001 174042
(1) 005262 017701 174032
(1) 005266 100375
(1) 005270 104000
(1) 005272 000403

TST27: MOV #ISR27, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #100, @#PS ;SET PS TO LEVEL 2
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 2
BR END27 ;CONTINUE

(1) 005274 012716 005302
(1) 005300 000002

ISR27: MOV #END27, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

```

(1) 005302 013777 001336 174024
(1) 005310 012777 000004 174020
(1) 005316 005077 174002
(1) 005322 005077 173772
(1) 005326 042737 000340 177776
(1)
(1) 005334 104400

```

```

END27: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS
SCOPE

```

4585

```

(1)
(1)
(1)
(1)
(1)
(1) 005336 012777 005414 173770
(1) 005344 012777 000340 173764
(1) 005352 042737 000340 177776
(1) 005360 052737 000040 177776
(1) 005366 012777 040400 173724
(1) 005374 012777 000001 173722
(1) 005402 017701 173712
(1) 005406 100375
(1) 005410 104000
(1) 005412 000403

```

```

:*****
:TEST 30: TEST THAT INTERRUPT OCCURS AT LEVEL 1
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
:*****

```

```

TST30: MOV #ISR30, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #040, @#PS ;SET PS TO LEVEL 1
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 1
BR END30 ;CONTINUE

```

```

(1) 005414 012716 005422
(1) 005420 000002
(1)
(1) 005422 013777 001336 173704
(1) 005430 012777 000004 173700
(1) 005436 005077 173662
(1) 005442 005077 173652
(1) 005446 042737 000340 177776

```

```

ISR30: MOV #END30, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI
END30: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS

```

005454 104400

SCOPE

4586

```

(1)
(1)
(1)
(1)
(1) 005456 012777 005534 173650
(1) 005464 012777 000340 173644
(1) 005472 042737 000340 177776
(1) 005500 052737 000000 177776
(1) 005506 012777 040400 173604
(1) 005514 012777 000001 173602
(1) 005522 017701 173572
(1) 005526 100375
(1) 005530 104000
(1) 005532 000403

```

```

:*****
:TEST 31: TEST THAT INTERRUPT OCCURS AT LEVEL 0
:PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
:*****

```

```

TST31: MOV #ISR31, @XMTVEC ;SET UP XMTR INTERRUPT VECTOR
MOV #340, @XMTLVL ;AT LEVEL 7
BIC #340, @#PS ;CLEAR PS LEVEL
BIS #000, @#PS ;SET PS TO LEVEL 0
MOV #040400, @CSR ;SET TRAN MASTER INT. ENABLE
MOV #BIT0, @TCR ;SET TRAN CONTROL BIT, LINE 0
IS: MOV @CSR, R1 ;WAIT
BPL IS
HLT ;SHOULD HAVE INTERRUPTED AT LEVEL 0
BR END31 ;CONTINUE

```

```

(1) 005534 012716 005542
(1) 005540 000002

```

```

ISR31: MOV #END31, (SP) ;MOVE NEW RTI ADR ONTO STACK
RTI

```



```

(1) 005542 013777 001336 173564
(1) 005550 012777 000004 173560
(1) 005556 005077 173542
(1) 005562 005077 173532
(1) 005566 042737 000340 177776
(1)
(1) 005574 104400
(1)
4587 005576 005037 001346
4588 005602 012737 005610 016070
4589

```

```

END31: MOV XMTLVL, @XMTVEC
MOV #IOT, @XMTLVL
CLR @TCR
CLR @CSR
BIC #340, @#PS
SCOPE
CLR TIMER ; INITIALIZE TIMER
MOV #.+6, LAD ; RESET LOOP ADDRESS

```

```

*****
TEST 32: TEST THAT LINE 0 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
1$: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
3$: CHECKS THAT NO ERRORS IN FI/FO
4$: CHECKS THAT RIGHT LINE # (0) IN FI/FO
5$: CHECKS FOR RIGHT CHARACTER LENGTH
6$: CHECKS THAT CORRECT DATA WAS RECEIVED
7$: CHECKS THAT CHARACTER PRESENT CLEARS
8$: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

```

INITIALIZE
DEVICE"CSR"REGISTER
TST32: JSR PC, @#INITD SET:
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT8 = MASTER XMTR SCAN ENB

```

```

;WAIT FOR MOS TO CLEAR
SET:
;BIT0 = RECEIVER ENABLE

```

```

(1) 005614 052777 000001 173502
(1) 005622 017701 173472
(1) 005626 100375
(1) 005630 012777 000377 173470
(1) 005636 005000
(1) 005640 105305
(1) 005642 001376
(1) 005644 017701 173452
(1) 005650 100405
(1) 005652 005200
(1) 005654 001371
(1) 005656 017702 173436
(1) 005662 104002

```

```

LOP32: BIS #BIT0, @TCR ; SET XMTR CONTROL BIT, LINE 0
MOV @CSR, R1 ; WAIT FOR XMTR READY
BPL LOP32
MOV #377, @TBUF ; SEND A RUBOUT
CLR RO ; CLEAR COUNTER
1$: DECB R5 ; SHORT WAIT LOOP
BNE 1$
MOV @RBUF, R1 ; WAIT FOR CHAR. PRES.
BMI 3$ ; BRANCH WHEN FOUND
INC RO ; TIME COUNTER
BNE 1$ ; BRANCH IF NOT TIME-OUT
MOV @CSR, R2 ; SAVE CSR
HLT+2 ; CHARACTER READY DIDN'T SET

```

```

(1) 005664 050037 001346
(1) 005670 032701 070000
(1) 005674 001401
(1) 005676 104001

```

```

3$: BIS RO, TIMER ; SAVE THE TIMER
BIT #70000, R1 ; CHECK FOR ERROR BITS
BEQ .+4 ; BRANCH IF NONE
HLT+1 ; ERROR IN RECEIVED CHAR
; R1 = CONTENTS OF RBUF
; BIT14=UART OVERRUN
; BIT13=FRAMING ERROR

```


K03

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77

DJ11 LOGIC TESTS
15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-16
TST34: TEST ALL OF LINE 2 TRANSMIT AND RECEIVE LOGIC

SEQ 0036

```

(1) 006304 130201 BITB R2 R1 ;CHECK CHAR LENGTH.
(1) 006306 001401 BEQ .+4 ;BRANCH IF OK
(1) 006310 104002 HLT+2 ;WRONG CHARACTER LENGTH
(1) ;R1=DATA FROM FI/FO
(1) ;R2=MASK (BITS SET NOT EXPECTED)
(1) 006312 105102 6S: COMB R2 ;REVERSE THE MASK
(1) 006314 120102 CMPB R1 R2 ;CHECK THE ACTURAL DATA
(1) 006316 001401 BEQ .+4 ;BRANCH IF OK
(1) 006320 104002 HLT+2 ;WRONG CHAR LEN OR DATA ERROR
(1) ;R1=DATA FROM FI/FO (COMPLETE WORD)
(1) ;R2=DATA (LOW BYTE) EXPECTED
(1) 006322 017701 172774 7S: MOV @RBUF, R1 ;READ FI/FO
(1) 006326 100001 BPL .+4 ;BRANCH IF CHAR PRESENT NOT SET
(1) 006330 104001 HLT+1 ;CHARACTER PRESENT STAYED SET
(1) ;R1 = CONTENTS OF RBUF
(1) 006332 017701 172762 8S: MOV @CSR, R1 ;SAVE THE CSR
(1) 006336 022701 100405 CMP #100405,R1 ;CHECK THE CSR
(1) 006342 001401 BEQ .+4 ;BRANCH IF OK
(1) 006344 104001 HLT+1 ;DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1) ;R1 = CONTENTS OF CSR
(1) 006346 005077 172752 CLR @TCR ;CLEAR TCR
(1) 006352 005077 172742 CLR @CSR ;CLEAR CSR
(1) 006356 104400 SCOPE

```

4592

```

*****
TEST 35: TEST THAT LINE 3 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
1S: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
3S: CHECKS THAT NO ERRORS IN FI/FO
4S: CHECKS THAT RIGHT LINE # (3) IN FI/FO
5S: CHECKS FOR RIGHT CHARACTER LENGTH
6S: CHECKS THAT CORRECT DATA WAS RECEIVED
7S: CHECKS THAT CHARACTER PRESENT CLEARS
8S: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

INITIALIZE
DEVICE"CSR"REGISTER

```

(1) 006360 004737 015420 TST35: JSR PC, @#INITD ;SET:
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BITB = MASTER XMTR SCAN ENB
(1) ;WAIT FOR MOS TO CLEAR
(1) ;SET:
(1) ;BIT0 = RECEIVER ENABLE
(1) 006364 052777 000010 172732 BIS #BIT3, @TCR ;SET XMTR CONTROL BIT, LINE 3
(1) 006372 017701 172722 LOP35: MOV @CSR, R1 ;WAIT FOR XMTR READY
(1) 006376 100375 BPL LOP35
(1) 006400 012777 000377 172720 MOV #377, @TBUF ;SEND A RUBOUT
(1) 006406 005000 CLR R0 ;CLEAR COUNTER
(1) 006410 105305 1S: DECB R5 ;SHORT WAIT LOOP
(1) 006412 001376 BNE 1S
(1) 006414 017701 172702 MOV @RBUF, R1 ;WAIT FOR CHAR. PRES.
(1) 006420 100405 BMI 3S ;BRANCH WHEN FOUND

```

```

(1) 006422 005200      INC      R0      ; TIME COUNTER
(1) 006424 001371      BNE      1$      ; BRANCH IF NOT TIME-OUT
(1) 006426 017702 172666  MOV      @CSR,  R2 ; SAVE CSR
(1) 006432 104002      HLT+2      ; CHARACTER READY DIDN'T SET
(1)                                ; R1 = CONTENTS OF RBUF
(1)                                ; R2 = CONTENTS OF CSR
(1) 006434 050037 001346 3$:  BIS      R0,TIMER ; SAVE THE TIMER
(1) 006440 032701 070000      BIT      #70000, R1 ; CHECK FOR ERROR BITS
(1) 006444 001401      BEQ      .+4      ; BRANCH IF NONE
(1) 006446 104001      HLT+1      ; ERROR IN RECEIVED CHAR
(1)                                ; R1 = CONTENTS OF RBUF
(1)                                ; BIT14=UART OVERRUN
(1)                                ; BIT13=FRAMING ERROR
(1)                                ; BIT12=PARITY ERROR
(1) 006450 010102 170377 4$:  MOV      R1,    R2 ; DUPLICATE DATA WORD
(1) 006452 042702      BIC      #170377,R2 ; MASK LINE#
(1) 006456 000302      SWAB     R2      ; LINE # IN LOW BYTE
(1) 006460 122702 000003      CMPB    #3.,   R2 ; CHECK LINE #
(1) 006464 001401      BEQ      .+4      ; BRANCH IF OK
(1) 006466 104001      HLT+1      ; WRONG LINE # RECEIVED
(1)                                ; R1 = CONTENTS OF RBUF
(1)                                ; BITS8-11 = LINE #
(1) 006470 117702 172670 5$:  MOVB    @DJLEN, R2 ; GET MASK OF CHARACTER
(1) 006474 130201      BITB    R2,    R1 ; CHECK CHAR LENGTH.
(1) 006476 001401      BEQ      .+4      ; BRANCH IF OK
(1) 006500 104002      HLT+2      ; WRONG CHARACTER LENGTH
(1)                                ; R1=DATA FROM FI/FO
(1)                                ; R2=MASK (BITS SET NOT EXPECTED)
(1) 006502 105102 6$:  COMB    R2      ; REVERSE THE MASK
(1) 006504 120102      CMPB    R1,    R2 ; CHECK THE ACTURAL DATA
(1) 006506 001401      BEQ      .+4      ; BRANCH IF OK
(1) 006510 104002      HLT+2      ; WRONG CHAR LEN OR DATA ERROR
(1)                                ; R1=DATA FROM FI/FO (COMPLETE WORD)
(1)                                ; R2=DATA (LOW BYTE) EXPECTED
(1) 006512 017701 172604 7$:  MOV      @RBUF,  R1 ; READ FI/FO
(1) 006516 100001      BPL     .+4      ; BRANCH IF CHAR PRESENT NOT SET
(1) 006520 104001      HLT+1      ; CHARACTER PRESENT STAYED SET
(1)                                ; R1 = CONTENTS OF RBUF
(1) 006522 017701 172572 8$:  MOV      @CSR,   R1 ; SAVE THE CSR
(1) 006526 022701 100405      CMP     #100405,R1 ; CHECK THE CSR
(1) 006532 001401      BEQ      .+4      ; BRANCH IF OK
(1) 006534 104001      HLT+1      ; DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1)                                ; R1 = CONTENTS OF CSR
(1) 006536 005077 172562      CLR     @TCR    ; CLEAR TCR
(1) 006542 005077 172552      CLR     @CSR    ; CLEAR CSR
(1) 006546 104400      SCOPE
4593 006550 005237 001364      INC     DJLEN
4594 006554 012737 006562 016070  MOV     #.+6,   LAD

```

```

(1) ;*****
(1) ;TEST 36: TEST THAT LINE 4 CAN TRANSMIT AND
(1) ; RECEIVE A CHARACTER. (377)
(1) ;
(1) ; 1$: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
(1) ; 3$: CHECKS THAT NO ERRORS IN FI/FO
(1) ; 4$: CHECKS THAT RIGHT LINE # (4) IN FI/FO
(1) ; 5$: CHECKS FOR RIGHT CHARACTER LENGTH
(1) ;

```



```

(1) 007036 001401 BEQ .+4 ; BRANCH IF NONE
(1) 007040 104001 HLT+1 ; ERROR IN RECEIVED CHAR
; R1 = CONTENTS OF RBUF
; BIT14=UART OVERRUN
; BIT13=FRAMING ERROR
; BIT12=PARITY ERROR
; DUPLICATE DATA WORD
; MASK LINE #
; LINE # IN LOW BYTE
; CHECK LINE #
; BRANCH IF OK
; WRONG LINE # RECEIVED
; R1 = CONTENTS OF RBUF
; BITS9-11 = LINE #
; GET MASK OF CHARACTER
; CHECK CHAR LENGTH.
; BRANCH IF OK
; WRONG CHARACTER LENGTH
; R1=DATA FROM FI/FO
; R2=MASK (BITS SET NOT EXPECTED)
; REVERSE THE MASK
; CHECK THE ACTUAL DATA
; BRANCH IF OK
; WRONG CHAR LEN OR DATA ERROR
; R1=DATA FROM FI/FO (COMPLETE WORD)
; R2=DATA (LOW BYTE) EXPECTED
; READ FI/FO
; BRANCH IF CHAR PRESENT NOT SET
; CHARACTER PRESENT STAYED SET
; R1 = CONTENTS OF RBUF
; SAVE THE CSR
; CHECK THE CSR
; BRANCH IF OK
; DONE DIDN'T CLEAR OR OTHER CSR ERROR
; R1 = CONTENTS OF CSR
; CLEAR TCR
; CLEAR CSR

(1) 007042 010102 4S: MOV R1 R2 ;
(1) 007044 042702 170377 BIC #170377,R2 ;
(1) 007050 000302 SWAB R2 ;
(1) 007052 122702 000005 CMPB #5., R2 ;
(1) 007056 001401 BEQ .+4 ;
(1) 007060 104001 HLT+1 ;

(1) 007062 117702 172276 5S: MOVB #DJLEN, R2 ;
(1) 007066 130201 BITB R2, R1 ;
(1) 007070 001401 BEQ .+4 ;
(1) 007072 104002 HLT+2 ;

(1) 007074 105102 6S: COMB R2 ;
(1) 007076 120102 CMPB R1, R2 ;
(1) 007100 001401 BEQ .+4 ;
(1) 007102 104002 HLT+2 ;

(1) 007104 017701 172212 7S: MOV #RBUF, R1 ;
(1) 007110 100001 BPL .+4 ;
(1) 007112 104001 HLT+1 ;

(1) 007114 017701 172200 8S: MOV #CSR, R1 ;
(1) 007120 022701 100405 CMP #100405,R1 ;
(1) 007124 001401 BEQ .+4 ;
(1) 007126 104001 HLT+1 ;

(1) 007130 005077 172170 CLR #TCR ;
(1) 007134 005077 172160 CLR #CSR ;
(1) 007140 104400 SCOPE ;

```

4597

```

*****
: TEST 40: TEST THAT LINE 6 CAN TRANSMIT AND
: RECEIVE A CHARACTER. (377)
: 1S: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
: 3S: CHECKS THAT NO ERRORS IN FI/FO
: 4S: CHECKS THAT RIGHT LINE # (6) IN FI/FO
: 5S: CHECKS FOR RIGHT CHARACTER LENGTH
: 6S: CHECKS THAT CORRECT DATA WAS RECEIVED
: 7S: CHECKS THAT CHARACTER PRESENT CLEARS
: 8S: CHECKS THAT DONE CLEARS
: PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

```

: INITIALIZE
: DEVICE"CSR"REGISTER
: SET:
TST40: JSR PC, #INITD ;BIT2 = MAINTENANCE

```

(1) 007142 004737 015420


```

(1) 007316 104001 HLT+1 ;DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1) ;R1 = CONTENTS OF CSR
(1) 007320 005077 172000 CLR JTCR ;CLEAR TCR
(1) 007324 005077 171770 CLR JCSR ;CLEAR CSR
(1) 007330 104400 SCOPE

```

4598

```

(1) ;*****
(1) TEST 41: TEST THAT LINE 7 CAN TRANSMIT AND
(1) RECEIVE A CHARACTER. (377)
(1) 1S: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
(1) 3S: CHECKS THAT NO ERRORS IN FI/FO
(1) 4S: CHECKS THAT RIGHT LINE # (7) IN FI/FO
(1) 5S: CHECKS FOR RIGHT CHARACTER LENGTH
(1) 6S: CHECKS THAT CORRECT DATA WAS RECEIVED
(1) 7S: CHECKS THAT CHARACTER PRESENT CLEARS
(1) 8S: CHECKS THAT DONE CLEARS
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
(1) ;*****

```

```

(1) ; INITIALIZE
(1) ; DEVICE CSR REGISTER
(1) TST41: JSR PC, J#INITD SET:
(1) ;BIT2 = MAINTENANCE
(1) ;BIT3 = CLEAR MOS
(1) ;BIT8 = MASTER XMTR SCAN ENB
(1) ;WAIT FOR MOS TO CLEAR
(1) SET:
(1) ;BIT0 = RECEIVER ENABLE

```

```

(1) 007336 052777 000200 171760 LOP41: BIS #BIT7, JTCR ;SET XMTR CONTROL BIT, LINE 7
(1) 007344 017701 171750 MOV JCSR, R1 ;WAIT FOR XMTR READY
(1) 007350 100375 BPL LOP41
(1) 007352 012777 000377 171746 MOV #377, JTBUF ;SEND A RUBOUT
(1) 007360 005000 CLR R0 ;CLEAR COUNTER
(1) 007362 105305 1S: DECB R5 ;SHORT WAIT LOOP
(1) 007364 001376 9NE 1S
(1) 007366 017701 171730 MOV JRBUFF, R1 ;WAIT FOR CHAR. PRES.
(1) 007372 100405 BMI 3S ;BRANCH WHEN FOUND
(1) 007374 005200 INC R0 ;TIME COUNTER
(1) 007376 001371 1S BNE 1S ;BRANCH IF NOT TIME-OUT
(1) 007400 017702 171714 MOV JCSR, R2 ;SAVE CSR
(1) 007404 104002 HLT+2 ;CHARACTER READY DIDN'T SET

```

```

(1) 007406 050037 001346 3S: BIS R0, TIMER ;SAVE THE TIMER
(1) 007412 032701 070000 BIT #70000, R1 ;CHECK FOR ERROR BITS
(1) 007416 001401 BEQ .+4 ;BRANCH IF NONE
(1) 007420 104001 HLT+1 ;ERROR IN RECEIVED CHAR

```

```

(1) 007422 010102 4S: MOV R1, R2 ;DUPLICATE DATA WORD
(1) 007424 042702 170377 BIC #170377, R2 ;MASK LINE#
(1) 007430 000302 SWAB R2 ;LINE # IN LOW BYTE
(1) 007432 122702 000007 CMPB #7., R2 ;CHECK LINE #

```


F04

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77

DJ11 LOGIC TESTS
15:06

TST42: MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-24
TEST ALL OF LINE 8 TRANSMIT AND RECEIVE LOGIC

SEQ 0044

```

(1) 007552 100375      BPL      LOP42
(1) 007554 012777 000377 171544  MOV      #377,  @TBUF ; SEND A RUBOUT
(1) 007562 005000      CLR      R0 ; CLEAR COUNTER
(1) 007564 105305      DECB    R5 ; SHORT WAIT LOOP
(1) 007566 001376      BNE     1$
(1) 007570 017701 171526  MOV     @RBUF, R1 ; WAIT FOR CHAR. PRES.
(1) 007574 100405      BMI     3$ ; BRANCH WHEN FOUND
(1) 007576 005200      INC     R0 ; TIME COUNTER
(1) 007600 001371      BNE     1$ ; BRANCH IF NOT TIME-OUT
(1) 007602 017702 171512  MOV     @CSR,  R2 ; SAVE CSR
(1) 007606 104002      HLT+2 ; CHARACTER READY DIDN'T SET
(1) ; R1 = CONTENTS OF RBUF
(1) ; R2 = CONTENTS OF CSR
(1) 007610 050037 001346 3$:     BIS     R0, TIMER ; SAVE THE TIMER
(1) 007614 032701 070000  BIT     #70000, R1 ; CHECK FOR ERROR BITS
(1) 007620 001401      BEQ     .+4 ; BRANCH IF NONE
(1) 007622 104001      HLT+1 ; ERROR IN RECEIVED CHAR
(1) ; R1 = CONTENTS OF RBUF
(1) ; BIT14=UART OVERRUN
(1) ; BIT13=FRAMING ERROR
(1) ; BIT12=PARITY ERROR
(1) 007624 010102      MOV     R1,  R2 ; DUPLICATE DATA WORD
(1) 007626 042702 170377  BIC     #170377, R2 ; MASK LINE #
(1) 007632 000302      SWAB   R2 ; LINE # IN LOW BYTE
(1) 007634 122702 000010  CMPB   #8.,  R2 ; CHECK LINE #
(1) 007640 001401      BEQ     .+4 ; BRANCH IF OK
(1) 007642 104001      HLT+1 ; WRONG LINE # RECEIVED
(1) ; R1 = CONTENTS OF RBUF
(1) ; BITS8-11 = LINE #
(1) 007644 117702 171514 5$:     MOVB   @DJLEN, R2 ; GET MASK OF CHARACTER
(1) 007650 130201      BITB   R2,  R1 ; CHECK CHAR LENGTH.
(1) 007652 001401      BEQ     .+4 ; BRANCH IF OK
(1) 007654 104002      HLT+2 ; WRONG CHARACTER LENGTH
(1) ; R1=DATA FROM FI/FO
(1) ; R2=MASK (BITS SET NOT EXPECTED)
(1) 007656 105102      COMB   R2 ; REVERSE THE MASK
(1) 007660 120102      CMPB   R1,  R2 ; CHECK THE ACTUAL DATA
(1) 007662 001401      BEQ     .+4 ; BRANCH IF OK
(1) 007664 104002      HLT+2 ; WRONG CHAR LEN OR DATA ERROR
(1) ; R1=DATA FROM FI/FO (COMPLETE WORD)
(1) ; R2=DATA (LOW BYTE) EXPECTED
(1) 007666 017701 171430 7$:     MOV     @RBUF, R1 ; READ FI/FO
(1) 007672 100001      BPL     .+4 ; BRANCH IF CHAR PRESENT NOT SET
(1) 007674 104001      HLT+1 ; CHARACTER PRESENT STAYED SET
(1) ; R1 = CONTENTS OF RBUF
(1) 007676 017701 171416 8$:     MOV     @CSR,  R1 ; SAVE THE CSR
(1) 007702 022701 100405  CMP     #100405, R1 ; CHECK THE CSR
(1) 007706 001401      BEQ     .+4 ; BRANCH IF OK
(1) 007710 104001      HLT+1 ; DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1) ; R1 = CONTENTS OF CSR
(1) 007712 005077 171406      CLR     @TCR ; CLEAR TCR
(1) 007716 005077 171376      CLR     @CSR ; CLEAR CSR
(1) 007722 104400      SCOPE

```

4602

:TEST 43: TEST THAT LINE 9 CAN TRANSMIT AND


```

(1)                                     ;R1=DATA FROM FI/FO
(1)                                     ;R2=MASK (BITS SET NOT EXPECTED)
(1) 010046 105102 6S: COMB R2          ;REVERSE THE MASK
(1) 010050 120102      CMPB R1      R2 ;CHECK THE ACTUAL DATA
(1) 010052 001401      BEQ  .+4      ;BRANCH IF OK
(1) 010054 104002      HLT+2         ;WRONG CHAR LEN OR DATA ERROR
(1)                                     ;R1=DATA FROM FI/FO (COMPLETE WORD)
(1)                                     ;R2=DATA (LOW BYTE) EXPECTED
(1) 010056 017701 171240 7S: MOV  @RBUF, R1 ;READ FI/FO
(1) 010062 100001      BPL  .+4      ;BRANCH IF CHAR PRESENT NOT SET
(1) 010064 104001      HLT+1         ;CHARACTER PRESENT STAYED SET
(1)                                     ;R1 = CONTENTS OF RBUF
(1) 010066 017701 171226 8S: MOV  @CSR, R1 ;SAVE THE CSR
(1) 010072 022701 100405      CMP  #100405,R1 ;CHECK THE CSR
(1) 010076 001401      BEQ  .+4      ;BRANCH IF OK
(1) 010100 104001      HLT+1         ;DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1)                                     ;R1 = CONTENTS OF CSR
(1) 010102 005077 171216      CLR  @TCR ;CLEAR TCR
(1) 010106 005077 171206      CLR  @CSR ;CLEAR CSR
(1) 010112 104400      SCOPE

```

4603

```

*****
TEST 44: TEST THAT LINE 10 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
1S: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
3S: CHECKS THAT NO ERRORS IN FI/FO
4S: CHECKS THAT RIGHT LINE # (10) IN FI/FO
5S: CHECKS FOR RIGHT CHARACTER LENGTH
6S: CHECKS THAT CORRECT DATA WAS RECEIVED
7S: CHECKS THAT CHARACTER PRESENT CLEARS
8S: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

INITIALIZE
DEVICE"CSR"REGISTER

```

(1) 010114 004737 015420 TST44: JSR  PC, @INITD SET:
(1)                                     ;BIT2 = MAINTENANCE
(1)                                     ;BIT3 = CLEAR MOS
(1)                                     ;BIT8 = MASTER XMTR SCAN ENB
(1)                                     ;WAIT FOR MOS TO CLEAR
(1)                                     ;SET:
(1)                                     ;BIT0 = RECEIVER ENABLE
(1) 010120 052777 002000 171176 LOP44: BIS  @BIT10, @TCR ;SET XMTR CONTROL BIT, LINE 10
(1) 010126 017701 171166      MOV  @CSR, R1 ;WAIT FOR XMTR READY
(1) 010132 100375      BPL  LOP44
(1) 010134 012777 000377 171164      MOV  #377, @TBUF ;SEND A RUBOUT
(1) 010142 005000      CLR  R0 ;CLEAR COUNTER
(1) 010144 105305      DEC  R5 ;SHORT WAIT LOOP
(1) 010146 001376      BNE  1$
(1) 010150 017701 171146      MOV  @RBUF,R1 ;WAIT FOR CHAR. PRES.
(1) 010154 100405      BMI  3$ ;BRANCH WHEN FOUND
(1) 010156 005200      INC  R0 ;TIME COUNTER
(1) 010160 001371      BNE  1$ ;BRANCH IF NOT TIME-OUT
(1) 010162 017702 171132      MOV  @CSR, R2 ;SAVE CSR

```

(1)	010166	104002			HLT+2				; CHARACTER READY DIDN'T SET
(1)									; R1 = CONTENTS OF RBUF
(1)									; R2 = CONTENTS OF CSR
(1)	010170	050037	001346	3\$:	BIS	R0, TIMER			; SAVE THE TIMER
(1)	010174	032701	070000		BIT	#70000, R1			; CHECK FOR ERROR BITS
(1)	010200	001401			BEQ	.+4			; BRANCH IF NONE
(1)	010202	104001			HLT+1				; ERROR IN RECEIVED CHAR
(1)									; R1 = CONTENTS OF RBUF
(1)									; BIT14=UART OVERRUN
(1)									; BIT13=FRAMING ERROR
(1)									; BIT12=PARITY ERROR
(1)	010204	010102		4\$:	MOV	R1, R2			; DUPLICATE DATA WORD
(1)	010206	042702	170377		BIC	#170377, R2			; MASK LINE #
(1)	010212	000302			SWAB	R2			; LINE # IN LOW BYTE
(1)	010214	122702	000012		CMPB	#10., R2			; CHECK LINE #
(1)	010220	001401			BEQ	.+4			; BRANCH IF OK
(1)	010222	104001			HLT+1				; WRONG LINE # RECEIVED
(1)									; R1 = CONTENTS OF RBUF
(1)									; BITS8-11 = LINE #
(1)	010224	117702	171134	5\$:	MOVB	@DJLEN, R2			; GET MASK OF CHARACTER
(1)	010230	130201			BITB	R2, R1			; CHECK CHAR LENGTH.
(1)	010232	001401			BEQ	.+4			; BRANCH IF OK
(1)	010234	104002			HLT+2				; WRONG CHARACTER LENGTH
(1)									; R1=DATA FROM FI/FO
(1)									; R2=MASK (BITS SET NOT EXPECTED)
(1)	010236	105102		6\$:	COMB	R2			; REVERSE THE MASK
(1)	010240	120102			CMPB	R1, R2			; CHECK THE ACTUAL DATA
(1)	010242	001401			BEQ	.+4			; BRANCH IF OK
(1)	010244	104002			HLT+2				; WRONG CHAR LEN OR DATA ERROR
(1)									; R1=DATA FROM FI/FO (COMPLETE WORD)
(1)									; R2=DATA (LOW BYTE) EXPECTED
(1)	010246	017701	171050	7\$:	MOV	@RBUF, R1			; READ FI/FO
(1)	010252	100001			BPL	.+4			; BRANCH IF CHAR PRESENT NOT SET
(1)	010254	104001			HLT+1				; CHARACTER PRESENT STAYED SET
(1)									; R1 = CONTENTS OF RBUF
(1)	010256	017701	171036	8\$:	MOV	@CSR, R1			; SAVE THE CSR
(1)	010262	022701	100405		CMP	#100405, R1			; CHECK THE CSR
(1)	010266	001401			BEQ	.+4			; BRANCH IF OK
(1)	010270	104001			HLT+1				; DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1)									; R1 = CONTENTS OF CSR
(1)	010272	005077	171026		CLR	@TCR			; CLEAR TCR
(1)	010276	005077	171016		CLR	@CSR			; CLEAR CSR
(1)	010302	104400			SCOPE				

4604

```

*****
; TEST 45: TEST THAT LINE 11 CAN TRANSMIT AND
; RECEIVE A CHARACTER. (377)
;
; 1$: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
; 3$: CHECKS THAT NO ERRORS IN FI/FO
; 4$: CHECKS THAT RIGHT LINE # (11) IN FI/FO
; 5$: CHECKS FOR RIGHT CHARACTER LENGTH
; 6$: CHECKS THAT CORRECT DATA WAS RECEIVED
; 7$: CHECKS THAT CHARACTER PRESENT CLEARS
; 8$: CHECKS THAT DONE CLEARS
; PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```


J04

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77 15:06

DJ11 LOGIC TESTS
15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-28
TST45: TEST ALL OF LINE 11 TRANSMIT AND RECEIVE LOGIC

SEQ 0048

```

(1)
(1)
(1)
(1)
(1) 010304 004737 015420
(1)
(1)
(1)
(1)
(1)
(1)
(1)
(1) 010310 052777 004000 171006
(1) 010316 017701 170776
(1) 010322 100375
(1) 010324 012777 000377 170774
(1) 010332 005000
(1) 010334 105305
(1) 010336 001376
(1) 010340 017701 170756
(1) 010344 100405
(1) 010346 005200
(1) 010350 001371
(1) 010352 017702 170742
(1) 010356 104002
(1)
(1)
(1) 010360 050037 001346
(1) 010364 032701 070000
(1) 010370 001401
(1) 010372 104001
(1)
(1)
(1)
(1)
(1) 010374 010102
(1) 010376 042702 170377
(1) 010402 000302
(1) 010404 122702 000013
(1) 010410 001401
(1) 010412 104001
(1)
(1)
(1)
(1) 010414 117702 170744
(1) 010420 130201
(1) 010422 001401
(1) 010424 104002
(1)
(1)
(1)
(1) 010426 105102
(1) 010430 120102
(1) 010432 001401
(1) 010434 104002
(1)
(1)
(1)
(1) 010436 017701 170660
(1) 010442 100001

```

```

: INITIALIZE
: DEVICE"CSR"REGISTER
TST45: JSR PC, @#INITD
SET:
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT8 = MASTER XMTR SCAN ENB

:WAIT FOR MOS TO CLEAR
SET:
;BIT0 = RECEIVER ENABLE

LOP45: BIS #BIT11, @TCR ;SET XMTR CONTROL BIT, LINE 11
MOV @CSR, R1 ;WAIT FOR XMTR READY
BPL LOP45
MOV #377, @TBUF ;SEND A RUBOUT
CLR R0 ;CLEAR COUNTER
1$: DEC R5 ;SHORT WAIT LOOP
BNE 1$
MOV @RBUF, R1 ;WAIT FOR CHAR. PRES.
BMI 3$ ;BRANCH WHEN FOUND
INC R0 ;TIME COUNTER
BNE 1$ ;BRANCH IF NOT TIME-OUT
MOV @CSR, R2 ;SAVE CSR
HLT+2 ;CHARACTER READY DIDN'T SET
;R1 = CONTENTS OF RBUF
;R2 = CONTENTS OF CSR
3$: BIS R0, TIMER ;SAVE THE TIMER
BIT #70000, R1 ;CHECK FOR ERROR BITS
BEQ .+4 ;BRANCH IF NONE
HLT+1 ;ERROR IN RECEIVED CHAR
;R1 = CONTENTS OF RBUF
;BIT14=UART OVERRUN
;BIT13=FRAMING ERROR
;BIT12=PARITY ERROR
4$: MOV R1, R2 ;DUPLICATE DATA WORD
BIC #170377, R2 ;MASK LINE#
SWAB R2 ;LINE # IN LOW BYTE
CMPB #11., R2 ;CHECK LINE #
BEQ .+4 ;BRANCH IF OK
HLT+1 ;WRONG LINE # RECEIVED
;R1 = CONTENTS OF RBUF
;BITS8-11 = LINE #
5$: MOV @DJLEN, R2 ;GET MASK OF CHARACTER
BITB R2, R1 ;CHECK CHAR LENGTH.
BEQ .+4 ;BRANCH IF OK
HLT+2 ;WRONG CHARACTER LENGTH
;R1=DATA FROM FI/FO
;R2=MASK (BITS SET NOT EXPECTED)
6$: COMB R2 ;REVERSE THE MASK
CMPB R1, R2 ;CHECK THE ACTUAL DATA
BEQ .+4 ;BRANCH IF OK
HLT+2 ;WRONG CHAR LEN OR DATA ERROR
;R1=DATA FROM FI/FO (COMPLETE WORD)
;R2=DATA (LOW BYTE) EXPECTED
7$: MOV @RBUF, R1 ;READ FI/FO
BPL .+4 ;BRANCH IF CHAR PRESENT NOT SET

```



```

(1) 011176 117702 170162 55: MOVB 20JLEN, R2 ;BITS8-11 = LINE #
(1) 011202 130201 BITB R2, R1 ;GET MASK OF CHARACTER
(1) 011204 001401 BEQ .+4 ;CHECK CHAR LENGTH.
(1) 011206 104002 HLT+2 ;BRANCH IF OK
;WRONG CHARACTER LENGTH
;R1=DATA FROM FI/FO
;R2=MASK (BITS SET NOT EXPECTED)
(1) 011210 105102 65: COMB R2 ;REVERSE THE MASK
(1) 011212 120102 CMPB R1, R2 ;CHECK THE ACTUAL DATA
(1) 011214 001401 BEQ .+4 ;BRANCH IF OK
(1) 011216 104002 HLT+2 ;WRONG CHAR LEN OR DATA ERROR
;R1=DATA FROM FI/FO (COMPLETE WORD)
;R2=DATA (LOW BYTE) EXPECTED
(1) 011220 017701 170076 75: MOV 2RBUF, R1 ;READ FI/FO
(1) 011224 100001 BPL .+4 ;BRANCH IF CHAR PRESENT NOT SET
(1) 011226 104001 HLT+1 ;CHARACTER PRESENT STAYED SET
;R1 = CONTENTS OF RBUF
(1) 011230 017701 170064 85: MOV 2CSR, R1 ;SAVE THE CSR
(1) 011234 022701 100405 CMP #100405, R1 ;CHECK THE CSR
(1) 011240 001401 BEQ .+4 ;BRANCH IF OK
(1) 011242 104001 HLT+1 ;DONE DIDN'T CLEAR OR OTHER CSR ERROR
;R1 = CONTENTS OF CSR
(1) 011244 005077 170054 CLR 2TCR ;CLEAR TCR
(1) 011250 005077 170044 CLR 2CSR ;CLEAR CSR
(1) 011254 104400 SCOPE

```

4610

```

*****
TEST 51: TEST THAT LINE 15 CAN TRANSMIT AND
RECEIVE A CHARACTER. (377)
15: CHECKS THAT CHAR PRESENT IS IN FI/FO IN REASONABLE TIME.
35: CHECKS THAT NO ERRORS IN FI/FO
45: CHECKS THAT RIGHT LINE # (15) IN FI/FO
55: CHECKS FOR RIGHT CHARACTER LENGTH
65: CHECKS THAT CORRECT DATA WAS RECEIVED
75: CHECKS THAT CHARACTER PRESENT CLEARS
85: CHECKS THAT DONE CLEARS
PROBABLE FAULTY LOGIC: M7285 (D2-7) ALL; M7279 ALL; UART CARD D03 SERIES
*****

```

```

INITIALIZE
DEVICE"CSR"REGISTER
TST51: JSR PC, 2INITD SET
;BIT2 = MAINTENANCE
;BIT3 = CLEAR MOS
;BIT8 = MASTER XMTR SCAN ENB
;WAIT FOR MOS TO CLEAR
SET:
;BIT0 = RECEIVER ENABLE
(1) 011262 052777 100000 170034 LOP51: BIS #BIT15, 2TCR ;SET XMTR CONTROL BIT, LINE 15
(1) 011270 017701 170024 MOV 2CSR, R1 ;WAIT FOR XMTR READY
(1) 011274 100375 BPL LOP51
(1) 011276 012777 000377 170022 MOV #377, 2TBUF ;SEND A RUBOUT
(1) 011304 005000 CLR R0 ;CLEAR COUNTER
(1) 011306 105305 15: DECB R5 ;SHORT WAIT LOOP
(1) 011310 001376 BNE 15

```

(1)	011312	017701	170004		MOV	3RBUF, R1		:WAIT FOR CHAR. PRES.
(1)	011316	100405			BMI	35		:BRANCH WHEN FOUND
(1)	011320	005200			INC	RO		:TIME COUNTER
(1)	011322	001371			BNE	15		:BRANCH IF NOT TIME-OUT
(1)	011324	017702	167770		MOV	3CSR, R2		:SAVE CSR
(1)	011330	104002			HLT+2			:CHARACTER READY DIDN'T SET
(1)								:R1 = CONTENTS OF RBUF
(1)								:R2 = CONTENTS OF CSR
(1)	011332	050037	001346	35:	BIS	RO, TIMER		:SAVE THE TIMER
(1)	011336	032701	070000		BIT	#70000, R1		:CHECK FOR ERROR BITS
(1)	011342	001401			BEQ	.+4		:BRANCH IF NONE
(1)	011344	104001			HLT+1			:ERROR IN RECEIVED CHAR
(1)								:R1 = CONTENTS OF RBUF
(1)								:BIT14=UART OVERRUN
(1)								:BIT13=FRAMING ERROR
(1)								:BIT12=PARITY ERROR
(1)	011346	010102		45:	MOV	R1, R2		:DUPLICATE DATA WORD
(1)	011350	042702	170377		BIC	#170377, R2		:MASK LINE #
(1)	011354	000302			SWAB	R2		:LINE # IN LOW BYTE
(1)	011356	122702	000017		CMPB	#15., R2		:CHECK LINE #
(1)	011362	001401			BEQ	.+4		:BRANCH IF OK
(1)	011364	104001			HLT+1			:WRONG LINE # RECEIVED
(1)								:R1 = CONTENTS OF RBUF
(1)								:BITS8-11 = LINE #
(1)	011366	117702	167772	55:	MOVB	3DJLEN, R2		:GET MASK OF CHARACTER
(1)	011372	130201			BITB	R2, R1		:CHECK CHAR LENGTH.
(1)	011374	001401			BEQ	.+4		:BRANCH IF OK
(1)	011376	104002			HLT+2			:WRONG CHARACTER LENGTH
(1)								:R1=DATA FROM FI/FO
(1)								:R2=MASK (BITS SET NOT EXPECTED)
(1)	011400	105102		65:	COMB	R2		:REVERSE THE MASK
(1)	011402	120102			CMPB	R1, R2		:CHECK THE ACTUAL DATA
(1)	011404	001401			BEQ	.+4		:BRANCH IF OK
(1)	011406	104002			HLT+2			:WRONG CHAR LEN OR DATA ERROR
(1)								:R1=DATA FROM FI/FO (COMPLETE WORD)
(1)								:R2=DATA (LOW BYTE) EXPECTED
(1)	011410	017701	167706	75:	MOV	3RBUF, R1		:READ FI/FO
(1)	011414	100001			BPL	.+4		:BRANCH IF CHAR PRESENT NOT SET
(1)	011416	104001			HLT+1			:CHARACTER PRESENT STAYED SET
(1)								:R1 = CONTENTS OF RBUF
(1)	011420	017701	167674	85:	MOV	3CSR, R1		:SAVE THE CSR
(1)	011424	022701	100405		CMP	#100405, R1		:CHECK THE CSR
(1)	011430	001401			BEQ	.+4		:BRANCH IF OK
(1)	011432	104001			HLT+1			:DONE DIDN'T CLEAR OR OTHER CSR ERROR
(1)								:R1 = CONTENTS OF CSR
(1)	011434	005077	167664		CLR	3TCR		:CLEAR TCR
(1)	011440	005077	167654		CLR	3CSR		:CLEAR CSR
(1)	011444	104400			SCOPE			
4611	011446	162737	000003	001364	SUB	#3, DJLEN		
4612	011454	005237	001346		INC	TIMER		:WORSE CASE TIME, ONE CHARACTER
4613	011460	013700	001346		MOV	TIMER, RO		:DUP TIMER
4614	011464	006200			ASR	RO		:/2
4615	011466	006200			ASR	RO		:/4
4616	011470	005200			INC	RO		:+1
4617	011472	006137	001346		ROL	TIMER		:TIMER * 2
4618	011476	060037	001346		ADD	RO, TIMER		:2.25 TIMES ONE CHARACTER TIME

```

4619 011502 012737 011510 016070      MOV    #.+6, LAD    ;RESET LOOP ADDRESS
4620
(1)                                     ;*****
(1)                                     ;TEST 52:      TEST THAT CHARACTER PRESENT (BIT15) OF RBUF
(1)                                     ;              IS CLEARED (BY CLEAR MOS).
(1)                                     ;PROBABLE FAULTY LOGIC: M7285 (D2-B) E17,E14,E15; M7279; M7280
(1)                                     ;*****
(1)                                     ;
(1)                                     ;      INITIALIZE
(1)                                     ;
(1) 011510 004737 015420      TST52: JSR    PC,@@INITD
(1)                                     ;SET:
(1)                                     ;      BIT2 = MAINTENANCE
(1)                                     ;      BIT3 = CLEAR MOS
(1)                                     ;      BIT8 = TRANS SCAN ENABLE
(1)                                     ;      WAIT FOR BIT4 = MOS CLEAR
(1)                                     ;SET:
(1)                                     ;      BIT0 = RECEIVER ENABLE
(1) 011514 012777 000001 167602      MOV    @BIT0, @TCR    ;TRANS CONTROL LINED
(1) 011522 012704 000040      MOV    #40, R4      ;SET UP COUNTER TO OUTPUT 32 CHAR'S
(1) 011526 017701 167566      1$:   MOV    @CSR, R1    ;WAIT FOR TRANS READY
(1) 011532 100375      BPL    1$
(1) 011534 010477 167566      MOV    R4, @TBUF    ;TRANSMIT COUNT
(1) 011540 005304      DEC    R4            ;COUNT DOWN
(1) 011542 001371      BNE    1$
(1)
(1) 011544 105777 167550      2$:   TSTB   @CSR        ;MAKE SURE DONE IS SET
(1) 011550 100375      BPL    2$
(1)
(1) 011552 052777 000010 167540      BIS    @BIT3, @CSR    ;CLEAR MOS
(1) 011560 032777 000020 167532      3$:   BIT    @BIT4, @CSR    ;WAIT FOR CLR MOS TO FINISH
(1) 011566 001374      BNE    3$
(1)
(1) 011570 017701 167526      MOV    @RBUF, R1     ;CHECK RBUF AND SAVE
(1) 011574 100001      BPL    .+4
(1) 011576 104001      HLT+1
(1) 011600 017701 167514      MOV    @CSR, R1     ;SAVE CSR
(1) 011604 022701 100405      CMP    @100405, R1   ;CHECK CSR
(1) 011610 001401      BEQ    .+4          ;BRANCH IF OK
(1) 011612 104001      HLT+1              ;CSR ERROR. POSSIBILITES:
(1)                                     ;(1) DONE DIDN'T CLEAR
(1)
(1)                                     ;(2) TRANSMITTER UART DIDN'T CLR.
(1)                                     ;R1=CONTENTS OF CSR
(1)
(1) 011614 013700 001346      4$:   MOV    TIMER, R0    ;SET UP TIMER
(1) 011620 105305      DECB   R5            ;SHORT WAIT LOOP
(1) 011622 001376      BNE    4$
(1)
(1) 011624 017701 167470      MOV    @CSR, R1     ;SAVE CSR
(1) 011630 105701      TSTB   R1            ;CHECK FOR DONE
(1) 011632 100001      BPL    .+4          ;BRANCH IF OK
(1) 011634 104001      HLT+1              ;DONE CAME UP!
(1)                                     ;MOS MUST NOT HAVE CLEARED
(1) 011636 005300      DEC    R0            ;TIMER COUNT
(1) 011640 001367      BNE    4$

```



```

(1)
(1) 012004 017701 167312      MOV    @RBUF, R1      ;CHECK RBUF FOR CHAR PRESENT
(1) 012010 100401             BMI    .+4            ;BRANCH IF CHAR PRESENT
(1) 012012 104001             HLT+1                ;CHAR PRESENT MISSING
(1)                               ;R1 = CONTENTS OF RBUF
(1) 012014 022701 100001      CMP    #100001,R1    ;CHECK THE DATA
(1) 012020 001401             BEQ    .+4            ;BRANCH IF OK
(1) 012022 104001             HLT+1                ;RECEIVER ERROR
(1)                               ;R1 = CNTENTS OF RBUF
(1) 012024 017701 167272      MOV    @RBUF, R1    ;CHECK RBUF FOR SECOND CHAR
(1) 012030 100401             BMI    .+4            ;BRANCH IF CHAR PRESENT
(1) 012032 104001             HLT+1                ;CHAR PRESENT MISSING
(1)                               ;R1 = CONTENTS OF RBUF
(1) 012034 022701 100002      CMP    #100002,R1    ;CHECK THE DATA
(1) 012040 001401             BEQ    .+4            ;BRANCH IF OK
(1) 012042 104001             HLT+1                ;RECEIVER ERROR
(1)                               ;R1 = CNTENTS OF RBUF
(1) 012044 017701 167252      MOV    @RBUF, R1    ;CHECK FOR NO MORE CHARACTERS
(1) 012050 100001             BPL    .+4            ;BRANCH IF CHAR PRESENT CLEARED
(1) 012052 104001             HLT+1                ;CHAR PRESENT NOT CLEAR!
(1)                               ;R1 = CONTENTS OF RBUF
(1) 012054 017701 167240      MOV    @CSR, R1     ;SAVE CSR
(1) 012060 022701 100405      CMP    #100405,R1    ;CHECK CSR
(1) 012064 001401             BEQ    .+4            ;BRANCH IF OK
(1) 012066 104001             HLT+1                ;CSR ERROR
(1)                               ;R1 = CONTENTS OF CSR
(1) 012070 005077 167230      CLR    @TCR         ;CLEAR TCR
(1) 012074 005077 167220      CLR    @CSR         ;CLEAR CSR
(1) 012100 104400             SCOPE

```

4622

```

(1)
(1) *****
(1) TEST 54:      TEST THE SILO ALARM LEVEL AT WHICH DONE WILL SET.
(1)              TEST THAT RECEIVER ENABLE ON A 0 INHIBITS
(1)              CHARACTER PRESENT.
(1) PROBABLE FAULTY LOGIC: M7285 (D2-7) E32, E15; M7279 (D11-3) E19,E23
(1) *****
(1)              INITIALIZE
(1)              DEVICE"CSR"REGISTER
(1)
(1) TST54: JSR    PC,@#INIT0      SET:
(1)                               ;BIT2 = MAINTENANCE
(1)                               ;BIT3 = CLEAR MOS
(1)                               ;BIT8 = MASTER XMTR SCAN ENB
(1)
(1) ;WAIT FOR MOS TO CLEAR
(1)
(1)
(1) 012106 052777 000001 167210  BIS    #BIT0, @TCR   ;BIT0 = RECEIVER ENABLE
(1) 012114 005737 001350             TST    ALMFLG        ;TRANS CONTROL, LINE 0
(1) 012120 001005             BNE    11$           ;HAS THE ALARM LEVEL BEEN TESTED?
(1) 012122 004737 015464             JSR    PC,ALMCK      ;YES
(1) 012126 012737 000001 001350      MOV    #1,ALMFLG    ;NO, GO DO IT
(1) 012134 012777 000414 167156 11$: MOV    #414, @CSR    ;SET THE FLAG
(1)                               ;BIT2 = MAINTENANCE
(1)                               ;BIT3 = CLEAR MOS
(1)                               ;BIT8 = MASTER TRAN SCAN ENB
(1) 012142 032777 000020 167150 10$: BIT    #BIT4, @CSR   ;WAIT FOR MOS TO CLEAR
(1) 012150 001374             BNE    10$

```

G05

MAINDEC-11-DZDJA-E DJ11 LOGIC TESTS
DZDJA.E.P11 08-SEP-77 15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-38
TST54: TEST SILO ALARM LEVEL / RECEIVER ENABLE

SEQ 0058

```
(1) ;OUTPUT THE # OF CHARACTERS NECESSARY FOR THE SILO ALARM
(1) ;LEVEL TO ALLOW DONE TO SET.
(1) 012152 013702 001356 MOV COUNT,R2 ;SET CHAR COUNT
(1) 012156 017701 167136 1$: MOV @CSR, R1 ;WAIT FOR XMTR READY
(1) 012162 100375 BPL 1$
(1) 012164 012777 000252 167134 MOV #252, @TBUF ;SEND AN "*"
(1) 012172 005302 DEC R2
(1) 012174 001370 BNE 1$
(1) 012176 013700 001346 2$: MOV TIMER, R0 ;SET UP TIMER
(1) 012202 105305 DEC R5 ;SHORT WAIT LOOP
(1) 012204 001376 BNE 2$
(1) 012206 017701 167106 MOV @CSR, R1 ;SAVE CSR FOR TYPING
(1) 012212 105701 TSTB R1 ;CHECK FOR DONE
(1) 012214 100002 BPL 3$ ;BRANCH IF NOT SET
(1) 012216 104001 HLT+1 ;DONE SET WHEN RCV ENB CLR
(1) ;R1=CONTENTS OF CSR
(1) 012220 000402 BR 4$
(1) 012222 005300 3$: DEC R0 ;TIMER COUNT
(1) 012224 001366 BNE 2$ ;BRANCH IF MORE TIMER
(1) 012226 017701 167070 4$: MOV @RBUF, R1 ;CHECK AND SAVE FI/FO
(1) 012232 100001 BPL .+4 ;BRANCH IF OK
(1) 012234 104001 HLT+1 ;CHARACTER PRESENT IN FI/FO
(1) ;R1=DATA FROM FI/FO
(1) 012236 005277 167056 INC @CSR ;SET RECEIVER ENABLE
(1) 012242 017701 167054 5$: MOV @RBUF, R1 ;CHECK FOR CHARACTER PRESENT
(1) 012246 100403 BMI 6$ ;BRANCH IF OK
(1) 012250 105300 DEC R0 ;SHORT TIMER
(1) 012252 001373 BNE 5$
(1) 012254 104001 HLT+1 ;CHARACTER PRESENT MISSING
(1) ;R1 = CONTENTS OF RBUF
(1) 012256 005077 167042 6$: CLR @TCR ;CLR TRANS CONTROL REG
(1)
(1) 012262 104400 SCOPE
```

4623

```
(1) ;*****
(1) ;TEST 55: TEST THAT HALF DUPLEX (BIT1) DISABLES THE RECEIVER UARTS.
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-4) E32, E17, E22, (D2-2) E5, E1
(1) ;*****
```

```
(1) 012264 004737 015410 TST55: JSR PC, @INITC ;INITIALIZE
(1) ;BIT1 = HALF DUPLEX
(1) ;BIT2 = MAINTENANCE
(1) ;BIT3 = CLEAR MOS
(1) ;BIT8 = MASTER TRAN SCAN ENB
(1) ;WAIT FOR MOS TO CLEAR
(1) ;BIT0 = RECEIVER ENABLE
(1) ;SET XMTR CONTROL BIT, LINE0
(1) 012270 012777 000001 167026 MOV #BIT0, @TCR
(1) ;OUTPUT THE # OF CHARACTERS NECESSARY FOR THE SILO ALARM
(1) ;LEVEL TO ALLOW DONE TO SET.
(1) 012276 013702 001356 MOV COUNT,R2 ;SET CHAR COUNT
(1) 012302 017701 167012 1$: MOV @CSR, R1 ;WAIT FOR XMTR READY
(1) 012306 100375 BPL 1$
(1) 012310 012777 000252 167010 MOV #252, @TBUF ;SEND AN "*"
(1) 012316 005302 DEC R2
(1) 012320 001370 BNE 1$
```

H05

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77

DJ11 LOGIC TESTS
15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-39
TST55: TEST HALF DUPLEX

SEG 0059

```

(1) 012322 013700 001346      MOV    TIMER, R0      ;SET UP TIMER
(1) 012326 105305      2$:  DEC    R5          ;SHORT WAIT LOOP
(1) 012330 001376      BNE    2$
(1) 012332 017701 166762      MOV    @CSR, R1      ;SAVE CSR
(1) 012336 105701      TSTB   R1            ;CHECK FOR DONE
(1) 012340 100002      BPL    3$            ;BRANCH IF NOT SET
(1) 012342 104001      HLT+1                ;DONE SET WHEN HALF DUPLEX (BIT1) SET
(1)                                     ;R1=CONTENTS OF CSR
(1) 012344 000402      BR     4$
(1) 012346 005300      3$:  DEC    R0          ;TIMER COUNT
(1) 012350 001366      BNE    2$            ;BRANCH IF MORE TIMER
(1) 012352 017701 166744      4$:  MOV    @RBUF, R1   ;CHECK AND SAVE FI/FO
(1) 012356 100001      BPL    .+4           ;BRANCH IF OK
(1) 012360 104001      HLT+1                ;CHARACTER PRESENT IN FI/FO
(1)                                     ;R1=DATA FROM FI/FO
(1) 012362 042777 000002 166730      BIC    #BIT1, @CSR   ;CLEAR HALF DUPLEX BIT
(1) 012370 000240      NOP
(1) 012372 000240      NOP
(1) 012374 000240      NOP
(1) 012376 000240      NOP
(1) 012400 017701 166716      5$:  MOV    @RBUF, R1   ;CHECK FOR CHAR PRESENT
(1) 012404 100001      BPL    .+4           ;BRANCH IF CHAR NOT PRESENT
(1) 012406 104001      HLT+1                ;CHAR PRESENT AFTER H/D CLEARED
(1)                                     ;R1 = CONTENTS OF RBUF
(1) 012410 005077 166710      CLR    @TCR          ;CLR TRANS CONTROL REG
(1) 012414 104400      SCOPE

```

4624

```

*****
;TEST 56: TEST THAT RECEIVER INTERRUPT DOES NOT OCCUR AT LEVEL 5
;PROBABLE FAULTY LOGIC: M7821 WIRING, PROPER PRIORITY CHIP
*****

```

```

(1) 012416 012777 012514 166704 TST56: MOV    #ISR56, @RCVVEC ;SET UP XMTR INTERRUPT VECTOR
(1) 012424 012777 000340 166700      MOV    #340, @RCVLVL ;AT LEVEL 7
(1) 012432 042737 000340 177776      BIC    #340, @#PS    ;CLEAR PS LEVEL
(1) 012440 052737 000240 177776      BIS    #240, @#PS    ;SET PS TO LEVEL 5
(1) 012446 004737 015400      JSR    PC, @#INITB  ;SET:
(1)                                     ;BIT2 = MAINTENANCE
(1)                                     ;BIT3 = CLEAR MOS
(1)                                     ;BIT6 = RECEIVER INTERUPT ENABLE
(1)                                     ;BIT8 = MASTER TRANS SCAN ENABLE
(1)                                     ;WAIT FOR MOS TO CLEAR
(1)                                     ;BIT0 = RECEIVER ENABLE
(1) 012452 012777 000001 166644      MOV    #BIT0, @TCR  ;SET TRAN CONTROL BIT, LINE 0
(1)                                     ;OUTPUT THE # OF CHARACTERS NECESSARY FOR THE SILO ALARM
(1)                                     ;LEVEL TO ALLOW DONE TO SET.
(1) 012460 013702 001356      MOV    COUNT,R2     ;SET CHAR COUNT
(1) 012464 017701 166630      1$:  MOV    @CSR, R1    ;WAIT FOR TRAN RDY
(1) 012470 100375      BPL    1$
(1) 012472 012777 000025 166626      MOV    #25, @TBUF  ;SEND #25
(1) 012500 005302      DEC    R2
(1) 012502 001370      BNE    1$
(1) 012504 105777 166610      2$:  TSTB   @CSR        ;WAIT FOR DONE

```


TST60: TEST FI/FO OVERRUN

```

(1) 013056 001370          BNE      3$          ;BRANCH IF MORE TIME
(1)
(1)                        ;FI/FO SHOULD NOW BE FULL
(1)
(1) 013060 105701          TSTB     R1          ;CHECK THAT DONE IS SET
(1) 013062 100401          BMI      .+4         ;BRANCH IF OK
(1) 013064 104001          HLT+1         ;DONE DIDN'T COME UP!
(1)                        ;R1 = CONTENTS OF CSR
(1) 013066 022701 100605   CMP      #100605,R1 ;CHECK THAT FI/FO NOT OVERRUN
(1) 013072 001401          BEQ      .+4         ;BRANCH IF OK
(1) 013074 104001          HLT+1         ;FI/FO OVERRUN SET
(1)                        ;OR SOME OTHER CSR ERROR
(1)                        ;R1=CONTENTS OF CSR

```

```

*****
;TEST 60A: TEST THAT FI/FO OVERRUN COMES UP WHEN 65TH CHARACTER
;           IS RECEIVED WITHOUT READING FI/FO
*****

```

```

(1) 013076 000377 166224   T60A:   SWAB     @TBUF          ;SEND 65TH CHARACTER
(1) 013102 013700 001346   MOV     TIMER,  R0          ;SET UP TIMER
(1) 013106 105305          11$:   DECB     R5            ;SHORT WAIT LOOP
(1) 013110 001376          BNE     11$
(1) 013112 017701 166202   MOV     @CSR,R1          ;SAVE CSR
(1) 013116 032701 020000   BIT     #BIT13,R1        ;CHECK FI/FO OVERRUN
(1) 013122 001003          BNE     12$            ;BRANCH WHEN SET
(1) 013124 005300          DEC     R0              ;TIMER
(1) 013126 001367          BNE     11$            ;BRANCH IF MORE TIME
(1) 013130 104001          HLT+1         ;FI/FO OVERRUN DIDN'T COMEUP
(1)                        ;R1 = CONTENTS OF CSR
(1) 013132 022701 120605   12$:   CMP      #120605,R1   ;CHECK TOTAL CSR
(1) 013136 001401          BEQ     .+4            ;BRANCH IF OK
(1) 013140 104001          HLT+1         ;SOMETHING IN CSR FOULED UP
(1)                        ;R1=CONTENTS OF CSR

```

```

*****
;TEST 60B: TEST THAT READING THE RECEIVER BUFFER CAUSES FI/FO
;           OVERRUN TO CLEAR.
;           NOTE: BECAUSE OF TIMING OF THE FI/FO, FI/FO OVERRUN CAN COME
;                 BACK UP AFTER READING ONE CHARACTER, SO A SECOND MUST
;                 BE READ TO INSURE THAT FI/FO OVERRUN IS CLEAR.
*****

```

```

(1) 013142 012700 000002   T60B:   MOV     #2,      R0          ;SET UP COUNTER - 2 CHARACTERS
(1) 013146 017701 166150   21$:   MOV     @RBUF,  R1        ;CHECK AND SAVE FIRST CHAR IN FI/FO
(1) 013152 100401          BMI     .+4            ;BRANCH IF CHAR PRESENT
(1) 013154 104001          HLT+1         ;CHARACTER PRESENT GONE!
(1)
(1) 013156 032701 070000   BIT     #070000,R1      ;CHECK RECEIVER ERRORS
(1) 013162 001401          BEQ     .+4            ;BRANCH IF OK
(1) 013164 104001          HLT+1         ;RECEIVER ERROR
(1)                        ;R1=CONTENTS OF RBUF
(1)                        ;BIT14=UART OVERRUN
(1)                        ;BIT13=FRAMMING ERROR
(1)                        ;BIT12=PARITY ERROR

```



```

(1) 013566 017701 165530 43$: MOV 2RBUF, R1 ;READ ONE CHARACTER
(1) 013572 100401 BMI .+4 ;BRANCH IF CHARACTER PRESENT
(1) 013574 104001 HLT+1
(1)
(1) 013576 032701 070000 BIT #70000, R1 ;CHECK ERRORS
(1) 013602 001401 BEQ .+4
(1) 013604 104001 HLT+1
(1)
(1) 013606 010102 MOV R1, R2 ;DUP DATA
(1) 013610 000302 SWAB R2
(1) 013612 042702 177760 BIC #177760, R2 ;CLR ALL BUT LINE #
(1) 013616 120102 CMPB R1, R2 ;CHECK DATA
(1) 013620 001401 BEQ .+4
(1) 013622 104001 HLT+1
(1)
(1) 013624 017701 165470 MOV 2CSR, R1 ;SAVE CSR
(1) 013630 005300 DEC RO
(1) 013632 001420 BEQ 46$ ;GET OUT IF ALL CHAR'S READ
(1) 013634 022700 000100 CMP #100, RO ;CHECK FOR FIRST CHAR READ
(1) 013640 001752 BEQ 43$ ;SKIP CSR CHECK ON FIRST CHAR
(1) 013642 020037 001356 CMP RO, COUNT ;IF CHAR'S LEFT IN SILO IS LESS THEN
;ALARM LEVEL, DONE WILL GO AWAY.
(1)
(1) 013646 002405 BLT 44$
(1) 013650 022701 110605 CMP #110605, R1 ;CHECK CSR
(1) 013654 001401 BEQ .+4
(1) 013656 104001 HLT+1
(1)
(1) 013660 000742 BR 43$
(1)
(1) 013662 022701 110405 44$: CMP #110405, R1 ;CHECK CSR
(1) 013666 001401 BEQ .+4 ;BRANCH IF OK
(1) 013670 104001 HLT+1 ;DONE DIDN'T GO AWAY
;OR OTHER CSR ERROR
(1)
(1) 013672 000735 BR 43$
(1)
(1) 013674 017701 165422 46$: MOV 2RBUF, R1 ;READ A CHARACTER
(1) 013700 100001 BPL .+4 ;BRANCH IF NO CHAR. PRES
(1) 013702 104001 HLT+1 ;CHAR. PRESENT!
(1)
(1) 013704 013777 001332 165416 MOV RCVLVL, 2RCVVEC
(1) 013712 012777 000004 165412 MOV #IOT, 2RCVLVL
(1) 013720 012716 013726 MOV #45$, (SP) ;RESET RETURN ADDRESS ON STACK
(1) 013724 000002 RTI ;RESTORE PSW
(1) 013726 005077 165372 45$: CLR 2TCR
(1) 013732 005077 165362 CLR 2CSR
(1) 013736 042737 000340 177776 BIC #340, 2#PS ;LOWER PROCESSOR STATUS
(1)
(1) 013744 104400 SCOPE

```

4627

```

(1) ;*****
(1) ;TEST 61: TEST THAT UART OVERRUN IS DETECTED ON ALL LINES
(1) ;PROBABLE FAULTY LOGIC: M7285 (D2-2) E3; E1; M7279; M7280
(1) ;*****
(1)

```

```

(1) 013746 012777 000414 165344 TST61: MOV #414, 2CSR ;BIT2 = MAINTENANCE

```

```

(1)                                     ;BIT3 = CLEAR MOS
(1)                                     ;BITB = TRANS SCAN ENABLE
(1) 013754 032777 000020 165336 10$: BIT #BIT4, @CSR ;WAIT FOR MOS TO CLEAR
(1) 013762 001374 BNE 10$
(1) 013764 005001 CLR R1 ;SET UP LINE COUNTER
(1) 013766 012777 000001 165330 MOV #1, @TCR ;TRANS CONTROL, LINE 0
(1) 013774 017702 165320 LOP61: MOV @CSR, R2 ;WAIT FOR TRANS READY
(1) 014000 100375 BPL LOP61
(1) 014002 012777 000001 165316 MOV #1, @TBUF ;SEND #1
(1) 014010 017702 165304 2$: MOV @CSR, R2 ;WAIT FOR TRANS READY
(1) 014014 100375 BPL 2$
(1) 014016 012777 000002 165302 MOV #2, @TBUF ;SEND #2
(1) 014024 013700 001346 MOV TIMER, R0 ;SET UP TIMER
(1) 014030 105305 3$: DECB R5 ;SHORT TIME LOOP
(1) 014032 001376 BNE 3$
(1) 014034 017702 165260 MOV @CSR, R2 ;SAVE CSR FOR THE RECORD
(1) 014040 000400 BR .+2 ;NOP FOR TIMING
(1) 014042 005300 DEC R0 ;TIMER COUNT
(1) 014044 001371 BNE 3$
(1) 014046 005277 165246 INC @CSR ;SET RECEIVER ENABLE
(1) 014052 017702 165242 MOV @CSR, R2 ;SAVE CSR
(1) 014056 032702 000001 BIT #BIT0, R2 ;CHECK RECEIVER ENABLE
(1) 014062 001001 BNE .+4 ;BRANCH IF OK
(1) 014064 104002 HLT+2 ;RECEIVER ENABLE FAILED TO SET
(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF CSR
(1) 014066 013700 001346 MOV TIMER, R0 ;SET UP TIMER
(1) 014072 105305 4$: DECB R5 ;WAIT SHORT TIME LOOP
(1) 014074 001376 BNE 4$
(1) 014076 017702 165220 MOV @RBUF, R2 ;CHECK FOR CHAR PRES
(1) 014102 100403 BMI 5$ ;OK
(1) 014104 005300 DEC R0 ;TIMER COUNT
(1) 014106 001371 BNE 4$
(1) 014110 104002 HLT+2 ;NO CHARACTER PRESENT
(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF RBUF
(1) 014112 032702 040000 5$: BIT #BIT14, R2 ;CHECK FOR UART OVERRUN
(1) 014116 001001 BNE .+4 ;BRANCH IF OK
(1) 014120 104002 HLT+2 ;UART OVERRUN MISSING
(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF RBUF
(1) 014122 122702 000002 CMPB #2, R2 ;CHECK THE DATA
(1) 014126 001401 BEQ .+4 ;BRANCH IF OK
(1) 014130 104002 HLT+2 ;DATA ERROR - 3RD CHAR OVERRUNS 2ND
(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF RBUF
(1) 014132 010203 MOV R2, R3 ;DUP DATA
(1) 014134 000303 SWAB R3
(1) 014136 042703 177700 BIC #177700, R3 ;MASK ALL BIT LINE #, ERROR BITS
(1) 014142 020103 CMP R1, R3 ;CHECK LINE #, ERRORS
(1) 014144 001401 BEQ .+4 ;BRANCH IF OK
(1) 014146 104002 HLT+2 ;LINE # OR OTHER RBUF ERROR
(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF RBUF
(1) 014150 017702 165146 7$: MOV @RBUF, R2 ;CHECK FOR MORE DATA
(1) 014154 100002 BPL B$ ;BRANCH IF OK

```

```

(1) 014156 104002          HLT+2          ;EXTRA DATA IN FI/FO!
(1)                               ;R1 = LINE #
(1)                               ;R2 = CONTENTS OF RBUF
(1) 014160 000773          BR            75
(1) 014162 005377 165132    BS:  DEC        @CSR          ;CLEAR RECEIVER ENABLE
(1) 014166 017702 165126    MOV        @CSR, R2        ;SAVE CSR
(1) 014172 022702 100404    CMP        #100404,R2     ;CHECK CSR
(1) 014176 001401          BEQ         .+4           ;BRANCH IF OK
(1) 014200 104002          HLT+2          ;CSR ERROR
(1)                               ;R1 = LINE NUMBER
(1)                               ;R2 = CONTENTS OF CSR
(1) 014202 005201          INC        R1            ;COUNT LINES
(1) 014204 006377 165114    ASL        @TCR          ;GO TO NEXT LINE
(1) 014210 103271          BCC        LOP61        ;BRANCH BACK IF MORE LINES
(1) 014212 005077 165102    CLR        @CSR
(1) 014216 104400          SCOPE

```

4628

```

:*****
:TEST 62:      TEST BITS OF BCSR FOR READ/WRITE CAPABILITY
:PROBABLE FAULTY LOGIC:  M7285 (D2-2) E5, E1, (D2-3) E16, E2, E19, E35
:*****

```

```

(1) 014220 012777 002010 165072 TST62: MOV        #002010,@CSR    ;SET CSR
(1) 014226 012777 177777 165070 MOV        #177777,@BCSR   ;SET ALL BITS OF BCSR
(1) 014234 017701 165064          MOV        @BCSR, R1      ;CHECK AND SAVE BCSR
(1) 014240 022701 177777          CMP        #177777,R1     ;CHECK THAT ALL THE BITS ARE SET
(1) 014244 001401          BEQ         .+4           ;BRANCH IF OK
(1) 014246 104001          HLT+1          ;BIT(S) OF BCSR FAILED TO SET
(1) 014250 005077 165050          CLR        @BCSR         ;CLEAR BCSR
(1) 014254 017701 165044          MOV        @BCSR, R1     ;CHECK THAT IT CLEARED AND SAVE
(1) 014260 001401          BEQ         .+4           ;BRANCH IF CLR
(1) 014262 104001          HLT+1          ;BIT(S) OF BCSR FAILED TO CLEAR

```

4629

```

:*****
:TEST 63:      TEST THAT LINED CAN TRANSMIT AND RECEIVE A BREAK
:                ALSO CHECKS FRAMING ERROR(RBUF BIT13)
:                ALSO CHECKS PARITY ERROR(RBUF BIT12)
:                IF ODD PARITY IS SELECTED
:PROBABLE FAULTY LOGIC:  M7285 (D2-2) E5, E1, (D2-3) E16, E2, E19, E35
:*****

```

```

(1) 014266 004737 015370          TST63: JSR        PC, @INITA ;INITIALIZE
(1)                               ;BIT2 = MAINTENANCE
(1)                               ;BIT3 = CLEAR MOS
(1)                               ;BIT10= R/W BCSR
(1)                               ;WAIT FOR MOS TO CLEAR
(1)                               ;BIT0 = RECEIVER ENABLE
(1) 014272 012777 000001 165024    .MOV       #1, @BCSR     ;SEND BREAKS, LINE 0
(1) 014300 013700 001346          MOV        TIMER, R0     ;SET UP TIMER

```

```

(1) 014304 105305          15:  DECB    R5          ;SHORT WAIT LOOP
(1) 014306 001376          BNE     1$
(1) 014310 017701 165006  MOV     @RBUF, R1      ;SAVE CHAR PRES
(1) 014314 100403          BMI     2$          ;BRANCH WHEN FOUND
(1) 014316 005200          INC     R0          ;WAIT A WHILE
(1) 014320 001371          BNE     1$
(1) 014322 104001          HLT+1      ;CHAR PRES NEVER CAME UP
(1)                                ;R1=CONTENTS OF RBUF
(1) 014324 032701 020000  2$:  BIT     #020000,R1  ;CHECK FOR FRAMING ERROR
(1) 014330 001001          BNE     .+4        ;BRANCH IF OK
(1) 014332 104001          HLT+1      ;FRAMING ERROR NOT UP
(1)                                ;R1=CONTENTS OF RBUF
(1) 014334 133737 001366 001300 BITB   DJPAR,  PARITY ;CHECK ODD PARITY FLAG
(1) 014342 001404          BEQ     3$          ;BRANCH IF NOT
(1) 014344 032701 010000  BIT     #010000,R1  ;CHECK PARITY ERROR
(1) 014350 001005          BNE     4$
(1) 014352 104001          HLT+1      ;ODD PARITY SHOULD CAUSE PARITY ERROR
(1)                                ;R1=CONTENTS OF RBUF
(1) 014354 032701 010000  3$:  BIT     #010000,R1  ;CHECK PARITY ERROR
(1) 014360 001401          BEQ     .+4        ;BRANCH IF OK
(1) 014362 104001          HLT+1      ;EVEN PARITY OR NO PARITY
(1)                                ;SHOULDN'T CAUSE PARITY ERROR
(1)                                ;R1=CONTENTS OF RBUF
(1) 014364 032701 040000  4$:  BIT     #040000,R1  ;CHECK UART OVERRUN
(1) 014370 001401          BEQ     .+4        ;BRANCH IF OK
(1) 014372 104001          HLT+1      ;UART OVERRUN SET!!
(1)                                ;R1=CONTENTS OF RBUF
(1) 014374 032701 007400  BIT     #007400,R1  ;CHECK LINE #
(1) 014400 001401          BEQ     .+4        ;BRANCH IF OK
(1) 014402 104001          HLT+1      ;WRONG LINE# IN FI/FO
(1)                                ;R1=CONTENTS OF RBUF
(1) 014404 105701          TSTB   R1          ;CHECK DATA
(1) 014406 001401          BEQ     .+4        ;BRANCH IF OK
(1) 014410 104001          HLT+1      ;WRONG DATA RECEIVED
(1)                                ;R1=CONTENTS OF RBUF
(1) 014412 017701 164704  MOV     @RBUF,  R1  ;READ FI/FO AGAIN
(1) 014416 100001          BPL     .+4        ;BRANCH IF OK
(1) 014420 104001          HLT+1      ;EXTRA CHAR IN FI/FO
(1)                                ;R1 = CONTENTS OF RBUF
(1) 014422 005077 164676  5$:  CLR     @BCSR      ;CLEAR BREAK CONTROL REG
(1) 014426 105305          DECB   R5          ;SHORT WAIT LOOP-REGISTER A MARK
(1) 014430 001376          BNE     5$
(1) 014432 104400          SCOPE

```

4630

```

*****
:TEST 64:      TEST THAT EACH LINE CAN TRANSMIT AND RECEIVE A BREAK
:              ALSO CHECKS FRAMING ERROR(RBUF BIT13)
:              ALSO CHECKS PARITY ERROR(RBUF BIT12)
:              IF ODD PARITY IS SELECTED
:PROBABLE FAULTY LOGIC: M7285 (D2-2) E5, E1, (D2-3) E16, E2, E19, E35
*****

```

E06

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77

DJ11 LOGIC TESTS
15:06

TST64: MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-49
TEST BREAKS ON ALL LINES

SEQ 0069

```

(1)
(1) 014434 004737 015370      TST64: JSR      PC,      @INITA ; INITIALIZE
(1)                               ; BIT2 = MAINTENANCE
(1)                               ; BIT3 = CLEAR MOS
(1)                               ; BIT10= R/W BCSR
(1)                               ; WAIT FOR MOS TO CLEAR
(1)                               ; BIT0 = RECEIVER ENABLE
(1)                               ; SET UP LINE COUNTER
(1) 014440 005001              CLR      R1
(1) 014442 012704 000001      MOV      #1,      R4
(1) 014446 013700 001346      LOP64: MOV      TIMER, R0
(1) 014452 050477 164646      15:     BIS      R4,      @BCSR ; SET UP LINE MARKER
(1) 014456 105305              DECB    R5
(1) 014460 001376              BNE     15
(1) 014462 017702 164634      MOV      @RBUF, R2 ; READ RBUF FOR CHAR PRES
(1) 014466 100403              BMI     25 ; BRANCH WHEN FOUND
(1) 014470 005200              INC     R0
(1) 014472 001371              BNE     15 ; WAIT A WHILE
(1) 014474 104002              HLT+2 ; CHAR PRES NEVER CAME UP
(1)                               ; R1 = LINE #
(1)                               ; R2 = CONTENTS OF RBUF
(1)
(1) 014476 032702 020000      25:     BIT      #020000,R2 ; CHECK FOR FRAMING ERROR
(1) 014502 001001              BNE     .+4 ; BRANCH IF OK
(1) 014504 104002              HLT+2 ; FRAMING ERROR NOT UP
(1)                               ; R1 = LINE #
(1)                               ; R2 = CONTENTS OF RBUF
(1)
(1) 014506 010103              MOV      R1,      R3 ; GET LINE #
(1) 014510 006203              ASR     R3 ; /4 TO GET RID OF BITS 1 & 0
(1) 014512 006203              ASR     R3
(1) 014514 006303              ASL     R3 ; SHIFT BACK FOR EVEN ADDR OF PARITY TABLE
(1) 014516 133763 001366 001300 BITB    DJPAR,PARITY(3) ; CHECK ODD PARITY FLAG
(1) 014524 001404              BEQ     35 ; BRANCH IF NOT
(1) 014526 032702 010000      BIT      #010000,R2 ; CHECK PARITY ERROR
(1) 014532 001005              BNE     45
(1) 014534 104002              HLT+2 ; ODD PARITY SHOULD CAUSE PARITY ERROR
(1)                               ; R1 = LINE #
(1)                               ; R2 = CONTENTS OF RBUF
(1)
(1) 014536 032702 010000      35:     BIT      #010000,R2 ; CHECK PARITY ERROR
(1) 014542 001401              BEQ     45 ; BRANCH IF OK
(1) 014544 104002              HLT+2 ; EVEN PARITY OR NO PARITY
(1)                               ; SHOULDN'T CAUSE PARITY ERROR
(1)                               ; R1 = LINE #
(1)                               ; R2 = CONTENTS OF RBUF
(1)
(1) 014546 032702 040000      45:     BIT      #040000,R2 ; CHECK UART OVERRUN
(1) 014552 001401              BEQ     .+4 ; BRANCH IF OK
(1) 014554 104002              HLT+2 ; UART OVERRUN SET!!
(1)                               ; R1 = LINE #
(1)                               ; R2 = CONTENTS OF RBUF
(1)
(1) 014556 010203              MOV      R2,      R3 ; DUP DATA
(1) 014560 000303              SWAB   R3 ; LINE # IN LOW BYTE
(1) 014562 042703 177760      BIC     #177760,R3 ; MASK ALL BUT LINE #
(1) 014566 020103              CMP     R1,      R3 ; CHECK FOR RIGHT LINE #
(1) 014570 001401              BEQ     .+4 ; BRANCH IF OK
(1) 014572 104002              HLT+2 ; WRONG LINE# IN FI/FO

```

```

(1)                                     ;R1 = LINE #
(1)                                     ;R2 = CONTENTS OF RBUF
(1)
(1)
(1) 014574 105702                      TSTB   R2                      ;CHECK DATA
(1) 014576 001401                      BEQ    .+4                     ;BRANCH IF OK
(1) 014600 104002                      HLT+2                          ;WRONG DATA RECEIVED
(1)                                     ;R1 = LINE #
(1) 014602 017702 164514              MOV    @RBUF, R2              ;R2 = CONTENTS OF RBUF
(1) 014606 100001                      BPL    .+4                     ;READ FI/FO AGAIN
(1) 014610 104002                      HLT+2                          ;BRANCH IF OK
(1)                                     ;EXTRA CHAR IN FI/FO
(1)                                     ;R1 = LINE #
(1) 014612 005077 164506              CLR    @BCSR                 ;R2 = CONTENTS OF RBUF
(1) 014616 005201                      INC    R1                     ;CLEAR BREAK CONTROL REG
(1) 014620 006304                      ASL    R4                     ;COUNT LINES
(1) 014622 103311                      BCC    LOP64                  ;UPDATE LINE MARKER
(1)                                     ;BRANCH IF MORE LINES
(1) 014624 005077 164470              CLR    @CSR                   ;CLEAR CSR
(1) 014630 104400                      SCOPE
(1)
4631 014632 012737 000002 016072      MOV    #2, TIMES
4632
(1)                                     ;*****
(1)                                     ;TEST 65: TEST THAT RESET CLEARS ALL BUFFERS
(1)                                     ;NOTE: THE FI/FO BUFFER IS NOT COMPLETELY CLEARED
(1)                                     ;BY RESET; ONLY CHARACTER PRESENT IS CLEARED.
(1)                                     ;PROBABLE FAULTY LOGIC: M7285 (D2-8) E13
(1)                                     ;*****
(1) 014640 052737 000340 177776      TST65: BIS    #340,@#PS        ;SET PROCESSOR TO LEVEL 7
(1) 014646 012777 177777 164450      MOV    #177777,@TCR         ;SET ALL TCR BITS
(1) 014654 012777 052507 164436      MOV    #052507,@CSR         ;SET ALL R/W BITS OF CSR
(1) 014662 012777 177777 164434      MOV    #177777,@BCSR        ;SET ALL BREAK CONTROL BITS (SEND BREAKS)
(1)                                     ;NOTE: ALL LINES SHOULD BE SENDING BREAKS, BUT NONE SHOULD BE RECEIVING
(1)                                     ;BECAUSE THE HALF DUPLEX BIT IS SET
(1) 014670 012777 177777 164430      MOV    #177777,@TBUF        ;LOADING TRANS BUFF WHEN BREAK BIT SET
(1)                                     ;SHOULD DO NOTHING
(1) 014676 000005                      RESET                          ;CLEAR THE WORLD
(1) 014700 013737 001320 014710      MOV    CSR,IS                ;CHECK CSR AND SAVE
(1) 014706 013701                      MOV    @PC+,R1
(1) 014710 000000                      IS: 000000
(1) 014712 001401                      BEQ    .+4
(1) 014714 104001                      HLT+1
(1)
(1) 014716 017701 164402              MOV    @TCR,R1              ;CHECK TCR AND SAVE
(1) 014722 001401                      BEQ    .+4
(1) 014724 104001                      HLT+1
(1)
(1) 014726 017701 164372              MOV    @BCSR,R1            ;CHECK BCSR AND SAVE
(1) 014732 001401                      BEQ    .+4
(1) 014734 104001                      HLT+1
(1)
(1) 014736 017701 164360              MOV    @RBUF,R1            ;CHECK RBUF AND SAVE
(1) 014742 100001                      BPL    .+4

```

```

(1) 014744 104001
(1)
(1) 014746 017701 164354
(1) 014752 001401
(1) 014754 104001
(1)
(1) 014756 104400
(1)

```

```

HLT+1
MOV @TBUF,R1 ;CHECK TBUF AND SAVE
BEQ .+4
HLT+1
SCOPE

```

4633

```

;*****
;TEST 66: SEND A BINARY COUNT PATTERN ON EACH LINE
;PROBABLE FAULTY LOGIC: COULD BE ALMOST ANYWHERE!
;*****

```

```

(1) 014760 005001
(1) 014762 012703 100000
(1) 014766 012777 015164 164334
(1) 014774 012777 000240 164330
(1) 015002 042737 000340 177776
(1) 015010 052737 000200 177776
(1) 015016 012700 000001
(1) 015022 012777 010514 164270
(1)
(1)
(1)
(1) 015030 032777 000020 164262 10$:
(1) 015036 001374
(1) 015040 052777 000001 164252
(1) 015046 005004 1$:
(1) 015050 010077 164250
(1) 015054 005777 164240 2$:
(1) 015060 100375
(1) 015062 010477 164240
(1) 015066 105204
(1) 015070 123704 001360
(1) 015074 001367
(1) 015076 147704 164262 3$:
(1) 015102 120403
(1) 015104 001374
(1) 015106 017702 164206
(1) 015112 022702 110505
(1) 015116 001401
(1) 015120 104002
(1)
(1)
(1) 015122 017702 164174
(1) 015126 100001
(1) 015130 104002
(1)
(1)
(1) 015132 105003
(1) 015134 062703 000400
(1) 015140 005201
(1) 015142 032701 000003
(1) 015146 001002

```

```

TST66: CLR R1 ;SET UP LINE COUNTER
MOV #100000,R3 ;SET UP RCV DATA
MOV #ISR66,@RCVVEC ;SET UP RECEIVER INTERRUPT VECTOR
MOV #240,@RCVLVL
BIC #340,@#PS ;CLEAR PROCESSOR PRIORITY
BIS #200,@#PS ;SET PRIORITY TO 4
MOV #1,R0 ;SET UP LINE MARKER
MOV #010514,@CSR ;BIT2 = MAINTENANCE
;BIT3 = CLR MOS
;BIT6 = RECEIVER INTERRUPT ENB
;BIT8 = TRANS SCAN ENABLE
;BIT12= STATUS ENABLE
;WAIT FOR MOS TO CLEAR
10$: BIT #BIT4,@CSR
BNE 10$
BIS #1,@CSR ;SET THE RCV EN BIT
1$: CLR R4 ;SET FOR OUTPUT DATA
MOV R0,@TCR ;TRANS CONTROL, ONE LINE AT A TIME
2$: TST @CSR ;WAIT FOR TRANS READY
BPL 2$
MOV R4,@TBUF ;SEND DATA
INCB R4 ;BINARY COUNT
CMPB SUM,R4 ;MAKE SURE THE CORECT NUMBER IS OUTPUTED
BNE 2$
3$: BICB @DJLEN,R4 ;SET FOR MAX. RECIEVER COUNT
CMPB R4,R3 ;WAIT FOR RECEIVER DONE
BNE 3$
MOV @CSR,R2 ;SAVE CSR
CMP #110505,R2 ;CHECK CSR
BEQ .+4 ;BRANCH IF OK
HLT+2 ;CSR ERROR
;R1=LINE #
;R2=CONTENTS OF CSR
MOV @RBUF,R2 ;CHECK CHARACTER PRESENT
BPL .+4 ;BRANCH IF OK
HLT+2 ;CHARACTER PRESENT SET!!
;R1=LINE #
;R2=CONTENTS OF CSR
CLRB R3 ;RESET EXPECTED DATA
ADD #400,R3 ;UPDATE LINE # IN EXPECTED DATA
INC R1 ;UPDATE LINE #
BIT #3,R1 ;CHECK FOR FOURTH LINE
BNE 4$ ;BRANCH IF NOT

```


H06

MAINDEC-11-DZDJA-E
DZDJA.E.P11 08-SEP-77

DJ11 LOGIC TESTS
15:06

TST66: MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-52
TEST ALL DATA ON EACH LINE

SEQ 0072

(1)	015150	005237	001364		INC	DJLEN		;MOVE CHARACTER LENGTH POINTER
(1)	015154	000241		4\$:	CLC			
(1)	015156	006300			ASL	RO		;UPDATE LINE MARKER
(1)	015160	103332			BCC	1\$;BRANCH IF MORE
(1)	015162	000416			BR	END66		;SKIP ISR
(1)	015164	017702	164132	ISR66:	MOV	RBUF, R2		;READ FIRST DATA
(1)	015170	100401			BMI	11\$;BRANCH IF CHARACTER PRESENT
(1)	015172	104003			HLT+3			;INTERRUPT BUT NO CHAR PRESENT
(1)								;R1=LINE #
(1)								;R2=CONTENTS OF RBUF
(1)								;R3=EXPECTED DATA
(1)	015174	147703	164164	11\$:	BICB	DJLEN, R3		;MASK CHAR. LENGTH
(1)	015200	020203			CMP	R2, R3		;CHECK THE DATA
(1)	015202	001401			BEQ	.+4		;BRANCH IF OK
(1)	015204	104003			HLT+3			;DATA ERROR
(1)								;R1=LINE #
(1)								;R2=CONTENTS OF RBUF
(1)								;R3=EXPECTED DATA
(1)	015206	105203			INCB	R3		;UPDATE EXPECTED DATA
(1)	015210	017702	164106		MOV	RBUF, R2		;READ MORE DATA
(1)	015214	100767			BMI	11\$;BRANCH IF MORE
(1)	015216	000002		12\$:	RTI			;RETURN
(1)	015220	162737	000004	001364	END66:	SUB	#4, DJLEN	;RESET CHAR LENGTH POINTER
(1)	015226	013777	001332	164074	MOV	RCVVL, RCVVEC		;RESTORE RECEIVER INT. VEC
(1)	015234	012777	000004	164070	MOV	#IOT, RCVVL		
(1)	015242	005077	164056		CLR	TCCR		;CLEAR TCR
(1)	015246	005077	164046		CLR	CCSR		;CLEAR CSR
(1)	015252	104400			SCOPE			
4634	015254	012737	000020	016072	MOV	#20, TIMES		
4635	015262	023737	001362	001344	CMP	DJUT, UNITS		;CHECK FOR LAST UNIT
4636	015270	002004			BGE	DONE		;BRANCH IF LAST UNIT
4637	015272	005037	001350		CLR	ALMFLG		;CLEAR FLAG FOR NEXT UNIT
4638	015276	000137	002330		JMP	RESTAR		;JUMP IF NOT
4639								
4640	015302				DONE:			
(1)	015302	004737	020054		JSR	PC, KBDINT		
(1)	015306	062737	000001	001316	ADD	#1, PCNT+2		;ADD 1 TO THE PASS COUNT
(1)	015314	005537	001314		ADC	PCNT		;MAKE IT DOUBLE PREC.
(1)	015320	000004	017336		TYPE	MEOP		;END OF PASS INDICATOR
(1)	015324	032777	002000	164042	BIT	#SW10, JSWR		;RING THE BELL?
(1)	015332	001004			BNE	4\$;NO!
(1)	015334	000004	000007		TYPE	, BELL		;RING THE BELL
(1)	015340	000004	000177		TYPE	, 177		;TYPE A FILLER FOR 11/05
(1)	015344	013700	000042		4\$:	MOV	#42, RO	;GET MONITOR ADDRESS
(1)	015350	001405			BEQ	3\$;IF NONE
(1)	015352	000005			RESET			;RESET AND
(1)		015354			SENDAD =			
(1)	015354	004710			JSR	7, (0)		;GO TO MONITOR
(1)	015356	000240			NOP			;SAVE ROOM
(1)	015360	000240			NOP			;FOR
(1)	015362	000240			NOP			;ACT11
(1)	015364	000137	002330	3\$:	JMP	RESTAR		;RETURN

4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689

INITIALIZATION ROUTINE

DEVICE CSR REGISTER

ON FAILURE: REGISTER 0 CONTAINS ERROR ADDRESS

SET:
BIT01 = HALF DUPLEX
BIT02 = MAINTENANCE
BIT03 = CLEAR MOS
BIT06 = RECEIVER INTERRUPT ENABLE
BIT08 = MASTER XMTR SCAN ENB
BIT10 = R/W BCSR

WAIT FOR MOS TO CLEAR

SET:
BIT00 = RECEIVER ENABLE

```

INITA: MOV #2014, @CSR      SET
        BR   INTR          ;BIT(S)2,3,10 THEN 0
INITB: MOV #514, @CSR     ;BIT(S)2,3,6,8 THEN 0
        BR   INTR
INITC: MOV #416, @CSR    ;BIT(S)1,2,3,8 THEN 0
        BR   INTR
INITD: MOV #414, @CSR    ;BIT(S)2,3,8 THEN 0
INTR:  CLR  R0
1$:   INC  R0             ;ANTI HANG
      BNE  2$           ;ROUTINE
      MOV  (SP), R0      ;RECORD SUBROUTINE CALL RETURN
      SUB  #2, R0        ;FORM CALL ADDRESS FOR DISPLAY
      HLT
2$:   BIT  #BIT4, @CSR   ;TEST HAS MOS CLEARED
      BNE  1$           ;NO BRANCHES
      SET:
      BIS  #1, @CSR     ;BIT00 RECEIVE ENABLE
      RTS  PC           ;CONTINUE

```

```

4694
4695 015464 013701 001320 ALMCK: MOV CSR,R1 ;GET CSR ADDR INTO R1
4696 015470 012761 000001 000004 MOV #14(R1) ;SET LINE 0 IN THE TCR
4697 015476 052711 000004 BIS #BIT2,(R1) ;SET THE MAINT BIT
4698 015502 005037 001356 CLR COUNT
4699 015506 005037 001360 CLR SUM
4700 015512 005037 001352 CLR TIMERA
4701 015516 012737 000200 001354 2$: MOV #200,TIMERB ;SET UP TIME CONSTANTS
4702 015524 005711 TST (R1) ;WAIT FOR TRANSFER READY BIT
4703 015526 100373 BPL 2$
4704 015530 112761 000377 000006 MOVB #377,6(R1) ;OUTPUT A CHAR TO TBUF
4705 015536 005237 001356 INC COUNT ;COUNT EACH CHAR
4706 015542 105711 1$: TSTB (R1) ;CHECK FOR DONE IN THE CSR
4707 015544 100405 BMI 3$ ;IF SET GET OUT OF THE LOOP
4708 015546 004537 015676 JSR R5,TIME ;GIVE DONE TIME TO SET
4709 015552 000773 BR 1$ ;RETURN TO TEST FOR DONE AGAIN
4710 015554 000760 BR 2$ ;RETURN TO OUTPUT ANOTHER CHAR
4711 015556 000742 BR ALMCK ;ERROR RETURN TRY AGAIN
4712 015560 042711 000001 001356 3$: BIC #BIT0,(R1) ;TURN OFF RCV ENABLE
4713 015564 022737 000001 CMP #1,COUNT ;IF SILO LEVEL SET FOR 1 THEN GET OUT
4714 015572 001414 BEQ 4$
4715 015574 063737 001356 001360 7$: ADD COUNT,SUM ;CONTINUE TO A COUNT OF 256
4716 015602 023727 001360 000377 CMP SUM,#377
4717 015610 002771 BLT 7$
4718 015612 001403 BEQ 10$ ;IF EQUAL USE IT
4719 015614 163737 001356 001360 SUB COUNT,SUM ;IF GREATER SUBTRACT 1 COUNT SO IT'S LESS
4720 015622 000403 BR 11$ ;ALL SET GET OUT
4721 015624 012737 000377 001360 4$: MOV #377,SUM ;PUT SUM TO MAX VALUE
4722 015632 004737 020054 11$: JSR PC,KBDINT ;GET THE SWITCH REGISTER
4723 015636 032777 010000 163530 BIT #SW12,JSWR ;PRINT ALARM LEVEL?
4724 015644 001413 BEQ 13$ ;NO
4725 015646 000004 017576 TYPE, MALARM
4726 015652 010105 MOV R1,TTY ;YES, PRINT CSR FIRST
4727 015654 004737 016662 JSR PC,PRINTR
4728 015660 000004 017516 TYPE, MSGDAS
4729 015664 013705 001356 MOV COUNT,TTY ;PRINT ALARM LEVEL
4730 015670 004737 016662 JSR PC,PRINTR
4731 015674 000207 13$: RTS PC
4732
4733
4734
4735 015676 105237 001352 TIME: INCB TIMERA ;INCREMENT THROUGH ONE WORD
4736 015702 001012 BNE 1$ ;GO TEST FOR DONE AGAIN
4737 015704 005337 001354 DEC TIMERB ;MAKE TIMERB LARGER IF FAST PROCESSOR
4738 015710 001007 BNE 1$
4739 015712 023727 001356 000022 CMP COUNT,#22 ;HAVE OUTPUTTED 18 TIMES
4740 015720 001002 BNE 2$ ;NO, GO OUTPUT ANOTHER CHAR
4741 015722 104001 HLT+1 ;YES, DONE DID NOT SET AFTER 18 OUTPUTS
4742 ;R1 = CSR
4743 015724 005725 2$: TST (R5)+ ;SET R5 FOR ERROR RETURN
4744 015726 005725 1$: TST (R5)+ ;SET R5 FOR NEXT OUTPUT RETURN
4745 015730 000205 RTS R5 ;RETURN FROM ABOVE OR RETEST DONE

```

4747

; \$SCOPE SCOPE LOOP HANDLER

(1) ; THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR
(1) ; LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.
(1)

(1) ; "SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND
(1) ; RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"
(1)

(1)	015732	004737	020054	TRAPS:	JSR	PC,	KBDINT	
(1)	015736	032777	000400	163430	BIT	#SW8, 2SWR		; LOOP ON SPEC. TEST?
(1)	015744	001404			BEQ	1\$; NO LOOP ON SPEC. TEST
(1)	015746	127737	163422	001310	CMPB	2SWR, ICNT		; ON RIGHT TEST? *SW7-0*
(1)	015754	001434			BEQ	OVER\$; NOT RIGHT TEST
(1)	015756	032777	040000	163410	1\$: BIT	#SW14, 2SWR		; LOOP ON TEST?
(1)	015764	001026			BNE	KIT\$; LOOP ON TEST IS SET
(1)	015766	032777	004000	163400	BIT	#SW11, 2SWR		; KILL ITERATIONS
(1)	015774	001012			BNE	SVLAD\$; YES - KILL ITERATIONS
(1)	015776	105737	001311		TSTB	ICNT+1		; FIRST ONE?
(1)	016002	001404			BEQ	2\$; BRANCH IF FIRST
(1)	016004	123737	016072	001311	CMPB	TIMES, ICNT+1		; DONE?
(1)	016012	001013			BNE	KIT\$; BRANCH IF NOT
(1)	016014	112737	000001	001311	2\$: MOV	#1, ICNT+1		; FIRST ITERATION
(1)	016022	105237	001310		SVLAD\$: INCB	ICNT		; COUNT TEST NUMBERS
(1)	016026	011637	016070		MOV	(6) LAD		; SAVE LOOP ADDRESS
(1)	016032	013737	001310	001376	MOV	ICNT, 2\$DISPLAY		; DISPLAY TEST NO. AND ITERATION COUNT
(1)	016040	000002			RTI			; RETURN
(1)	016042	105237	001311		KIT\$: INCB	ICNT+1		; INC THE ITERATION COUNT
(1)	016046	013737	001310	001376	OVER\$: MOV	ICNT, 2\$DISPLAY		; SET UP DISPLAY
(1)	016054	005737	016070		TST	LAD		; FIRST ONE?
(1)	016060	001760			BEQ	SVLAD\$; YES
(1)	016062	013716	016070		MOV	LAD, (6)		; FUDGE RETURN ADDRESS
(1)	016066	000002			RTI			; FIXES PS
(1)	016070	000000			LAD:	0		; LOOP ADDRESS
(1)	016072	000020			TIMES:	20		; RUN 20 TIMES


```

4767
4768 ;SUBROUTINE TO SAVE INPUT AS OCTAL NUMBER
4769
4770 016316 012737 000001 016610 READIN: MOV #1,INHRE
4771 016324 004737 016464 JSR PC, READS ;GO READ TTY UNTIL CR
4772 016330 005037 016610 CLR INHRE
4773 016334 010146 MOV R1,-(6) ;PUSH R1 ON STACK
(2) 016336 010246 MOV R2,-(6) ;PUSH R2 ON STACK
(2) 016340 010346 MOV R3,-(6) ;PUSH R3 ON STACK
4774 016342 012501 MOV (R5)+, R1
4775 016344 012737 000020 020264 MOV #20,CNT
4776 016352 012702 016612 MOV #INPUT,R2
4777 016356 122712 000120 CMPB #120,(R2) ;CHECK FOR "P"
4778 016362 001425 BEQ 3$
4779 016364 005011 CLR (R1)
4780 016366 112203 1$: MOVB (R2)+,R3
4781 016370 120327 000015 CMPB R3,#15
4782 016374 001420 BEQ 3$
4783 016376 162703 000060 SUB #60,R3
4784 016402 032703 177770 BIT #177770,R3
4785 016406 001013 BNE 3$ ;BRANCH IF BAD DATA
4786 016410 006311 ASL (R1)
4787 016412 103410 BCS 2$
4788 016414 006311 ASL (R1)
4789 016416 103406 BCS 2$
4790 016420 006311 ASL (R1)
4791 016422 103404 BCS 2$
4792 016424 050311 BIS R3,(R1)
4793 016426 005337 020264 DEC CNT
4794 016432 000755 BR 1$
4795 016434 000244 2$: CLZ
4796 016436 013737 177776 016462 3$: MOV @#PS, PSTEMP ;MAKE SURE Z-BIT IS CLR
4797 016444 012603 MOV (6)+,R3 ;SAVE CONDITION CODES
(2) 016446 012602 MOV (6)+,R2 ;POP STACK INTO R3
(2) 016450 012601 MOV (6)+,R1 ;POP STACK INTO R2
4798 016452 013737 016462 177776 MOV PSTEMP,@#PS ;POP STACK INTO R1
4799 016460 000205 RTS R5 ;RESTORE CONDITION CODES
4800
4801 016462 000000 PSTEMP: 0 ;TEMPORARY STORAGE FOR PS
4802
4803 016464 010346 READS: MOV R3,-(6) ;SAVE R3
(1) 016466 012703 016612 1$: MOV #INPUT,R3 ;GET ADDRESS
(1) 016472 022703 016632 2$: CMPB #INPUT+20,R3 ;BUFFER FULL?
(1) 016476 001415 BEQ 4$ ;YES - TYPE "?"
(1) 016500 105737 177560 TSTB @#177560 ;WAIT FOR
(1) 016504 100375 BPL -4 ;A CHARACTER
(1) 016506 113713 177562 MOVB @#177562,(3) ;GET CHARACTER
(1) 016512 142713 000200 BICB #200,(3) ;GET RID OF JUNK
(1) 016516 122713 000177 CMPB #177,(3) ;IS IT A RUBOUT
(1) 016522 001403 BEQ 4$ ;SKIP IF NOT
(1) 016524 122713 000025 CMPB #25,(3)
(1) 016530 001006 BNE 3$
(1) 016532 4$:
(2) 016532 000004 016536 TYPE +2 ;ASCIZ "?"<15><12>=""
(1) 016544 000750 BR 1$ ;ZAP THE BUFFER AND LOOP
(1) 016546 111337 017334 3$: MOVB (3),.TYPE ;SET UP FOR TYPING

```

MAINDEC-11-DZDJA-E DJ11 LOGIC TESTS
DZDJA.E.P11 08-SEP-77 15:06

MACY11 30(1046) 08-SEP-77 15:09 PAGE 53-58
TTY INPUT ROUTINE

SEQ 0078

(1)	016552	000004	017334
(1)	016556	122723	000015
(1)	016562	001343	
(1)	016564	005737	016610
(1)	016570	001401	
(1)	016572	000402	
(1)	016574	105063	177777
(1)	016600	000004	000012
(1)	016604	012603	
(1)	016606	000207	
(1)			
(1)	016610	000000	
(1)	016612	000020	

	TYPE	TYPE
	CMPB	#15,(3)+
	BNE	2\$
	TST	INHRE
	BEQ	5\$
	BR	6\$
5\$:	CLRB	-1(3)
6\$:	TYPE	12
	MOV	(6)+,R3
	RTS	PC
	INHRE:	0
	INPUT:	.BLKW 20

```

;ECHO IT
;CHECK FOR RETURN
;LOOP IF NOT RETURN

;ZAP RETURN (THE 15)
;TYPE A LINE FEED
;RESTORE R3
;RETURN

;TTY INPUT AREA

```

```

4805 ;          SOCTAL          OCTAL TYPEOUT ROUTINE
(1) ;
(1) ; THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE
(1) ; ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, TYPE AN 18 BIT ADDRESS, OR TYPE
(1) ; THE 16 BITS. IT IS CALLED VIA THE DUMP, SDUMP, DUMP18, OR BITYPE MACRO'S.
(1) ;
(1) 016652 012737 170101 017020 BITYPS: MOV      #170101, .PR    ; SET BIT FLAG ANS 16. CHARACTER COUNT
(1) 016660 000411                BR          .PTIT      ; NOW TYPE IT IN BIT FORM
(1) 016662 112737 000001 017020 PRINTR: MOVB    #1, .PR      ; SET ZERO FILL SWITCH
(1) 016670 000402                BR          .+6        ; SKIP
(1) 016672 005037 017020        PRINTS: CLR      .PR        ; SUPPRESS LEADING ZERO'S
(1) 016676 112737 177772 017021 .PTIT: MOV     #-6, .PR+1 ; SET COUNT
(1) 016704 010446                MOV     R4, -(6)      ; SAVE R4
(1) 016706 012704 017022        MOV     #.PR+2, R4    ; SET POINTER TO FIRST ASCII CHAR.
(1) 016712 105014                CLRB     (4)         ; CLEAR FIRST BYTE
(1) 016714 000411                BR          .PRF      ; ROTATE FIRST BIT
(1) 016716 105014                .PRL:  CLRB     (4)         ; CLEAR BYTE OF CHARACTER
(1) 016720 032737 000100 017020 BIT      #100, .PR    ; BIT TYPING MODE?
(1) 016726 001004                BNE     .PRF        ; YES - SKIP 2 ROTATES
(1) 016730 006105                ROL     TTY        ; ROTATE BIT INTO C
(1) 016732 106114                ROLB    (4)        ; PACK IT
(1) 016734 006105                ROL     TTY        ; ROTATE BIT INTO C
(1) 016736 106114                ROLB    (4)        ; PACK IT
(1) 016740 006103                .PRF:  ROL     TTY        ; ROTATE BIT INTO C
(1) 016742 106114                ROLB    (4)        ; PACK IT
(1) 016744 105714                TSTB    (4)        ; IS IT ZERO?
(1) 016746 001402                BEQ     .+6        ; SKIP INC
(1) 016750 105237 017020        INCB    .PR        ; SET FILL SWITCH
(1) 016754 105737 017020        TSTB    .PR        ; CHECK FILL SWITCH
(1) 016760 001402                BEQ     .+6        ; SKIP BITSET
(1) 016762 152724 000060        BISB    #'0, (4)+  ; MAKE INTO ASCII CHAR
(1) 016766 105237 017021        INCB    .PR+1     ; INC COUNT
(1) 016772 001351                BNE     .PRL      ; REPEAT
(1) 016774 022704 017022        CMP     #.PR+2, R4 ; EMPTY BUFFER?
(1) 017000 001002                BNE     .+6        ; SKIP IF NOT
(1) 017002 112724 000060        MOVB    #'0, (4)+ ; LOAD 1 ZERO
(1) 017006 105014                CLRB    (4)        ; NULL TERMINATOR
(1) 017010 000004 017022        TYPE    .PR+2     ; TYPE IT
(1) 017014 012604                MOV     (6)+, R4   ; RESTORE R4
(1) 017016 000207                RTS     PC         ; RETURN
(1) 017020 000012                .PR:   .BLKW     12  ; COUNT, SWITCH, AND OUTPUT BUFFER

```



```

4807 017044 012777 017172 000126 PDOWN: MOV      #ILLUP, @PUVECS ;SET FOR FAST UP
(1) 017052 012777 000340 000122      MOV      #340, @PUVECS+2 ;PRIO:7
(3) 017060 010046      MOV      R0, -(6) ;PUSH R0 ON STACK
(3) 017062 010146      MOV      R1, -(6) ;PUSH R1 ON STACK
(3) 017064 010246      MOV      R2, -(6) ;PUSH R2 ON STACK
(3) 017066 010346      MOV      R3, -(6) ;PUSH R3 ON STACK
(3) 017070 010446      MOV      R4, -(6) ;PUSH R4 ON STACK
(3) 017072 010546      MOV      R5, -(6) ;PUSH R5 ON STACK
(1) 017074 010637 017176      MOV      SP, SAVR6 ;SAVE SP
(1) 017100 012777 017110 000072      MOV      @PUPS, @PUVECS ;SET UP VECTOR
(1) 017106 000000      HALT ;WAIT FOR PF
(1) 017110 013706 017176      PUPS: MOV      .SAVR6, SP ;GET SP
(1) 017114 005001      CLR      R1 ;WAIT LOOP FOR THE TTY
(1) 017116 005201      IS: INC      R1 ;WAIT FOR THE INC
(1) 017120 001376      BNE     IS ;OF WORD
(3) 017122 012605      MOV      (6)+, R5 ;POP STACK INTO R5
(3) 017124 012604      MOV      (6)+, R4 ;POP STACK INTO R4
(3) 017126 012603      MOV      (6)+, R3 ;POP STACK INTO R3
(3) 017130 012602      MOV      (6)+, R2 ;POP STACK INTO R2
(3) 017132 012601      MOV      (6)+, R1 ;POP STACK INTO R1
(3) 017134 012600      MOV      (6)+, R0 ;POP STACK INTO R0
(1) 017136 012737 017044 000024      MOV      @PDOWN, @#24 ;SET UP THE POWER DOWN VECTOR
(1) 017144 012737 000340 000026      MOV      #340, @#26 ;PRIO:7
(2) 017152 000004 017156      TYPE    .+2 ;ASCIZ <15><12>"POWER"
(1) 017166 000137 002330      JMP     RESTAR ;JMP TO USER ADDRESS
(1) 017172 000000      ILLUP: HALT ;THE POWER UP SEQUENCE WAS STARTED
(1) 017174 000776      BR      .-2 ;BEFORE THE POWER DOWN WAS COMPLETE
(1) 017176 000000      .SAVR6: 0 ;PUT THE SP HERE
(1) 017200 000024 000026      PUVECS: 24, 26 ;POWER UP VECTOR

```



```

017410 051117 040440 042104
017416 042522 051523 020072
017424 000040
4816 017426 005015 047516 020056 MSGNUM: .ASCIZ <15><12>"NO. OF DJ11'S: "
017434 043117 042040 030512
017442 023461 035123 020040
017450 000
4817 017451 015 051412 040524 MSGCON: .ASCIZ <15><12>"STANDARD CONFIGURATION? "
017456 042116 051101 020104
017464 047503 043116 043511
017472 051125 052101 047511
017500 037516 020040 000
4818 017505 015 046012 047111 MSGLIN: .ASCIZ <15><12>"LINES "
017512 051505 000040
4819 017516 026440 000040 MSGDAS: .ASCIZ " - "
4820 017522 005015 044103 051101 MSGLEN: .ASCIZ <15><12>"CHAR LENGTH: "
017530 046040 047105 052107
017536 035110 020040 000
4821 017543 015 050012 051101 MSGPAR: .ASCIZ <15><12>"PARITY(NO, ODD, EVEN): "
017550 052111 024131 047516
017556 020054 042117 026104
017564 042440 042526 024516
017572 020072 000040
4822 017576 005015 044523 047514 MALARM: .ASCIZ <15><12>"SILO ALARM LEVEL FOR CSR"<15><12>
017604 040440 040514 046522
017612 046040 053105 046105
017620 043040 051117 041440
017626 051123 005015 000
4823 017633 015 046412 044501 MTITLE: .ASCIZ <15><12> "MAINDEC-11-DZDJA-E DJ11 LOGIC TESTS"<15><12>
017640 042116 041505 030455
017646 026461 055104 045104
017654 026501 020105 042040
017662 030512 020061 047514
017670 044507 020103 042524
017676 052123 006523 000012

```

```

4824 .EVEN
4828 ;SUBROUTINE TO AUTOMATICLY DETERMINE THE NUMBER OF DJ11'S ON THE SYSTEM
4829 ; AND WHERE THEIR INTERRUPT VECTORS ARE.
4830 ; THIS ROUTINE IS ONLY USED IF LOC 42 IS NOT ZERO, AS WHEN THE PROGRAM IS
4831 ; BEING RUN UNDER ACT11 OR DDP MONITOR CONTROL.
4832 ; NOTE: SOME OF THE LOGIC MUST BE FUNCTIONAL OR THIS ROUTINE WILL BOMB!
4833
4834
4835 017704 012700 160000 AUTO: MOV #160000,R0 ;START AT NO RESPONSE BASE DJ11 -10(8)
4836 017710 012702 000001 MOV #1,R2 ;COUNTER OF NON RESPONSE OR DJ11 OR DONE
4837 017714 012737 000002 000006 MOV #RTI, #6 ;RTI WHEN TIME-OUT
4838 017722 005001 5S: CLR R1 ;SET UP COUNTER
4839 017724 000261 1S: SEC ;SET CARRY
4840 017726 005710 TST (R0) ;CHECK FOR ANY DJ11'S
4841 017730 103404 BCS 2S ;BRANCH IF IT TIMED OUT
4842 017732 062700 000010 ADD #10, R0 ;POINT TO NEXT DJ11 ADDRESS
4843 017736 005201 INC R1 ;COUNT DJ11'S
4844 017740 000771 BR 1S ;LOOK FOR MORE
4845
4846 017742 005302 2S: DEC R2 ;COUNT DOWN DEVICES
4847 017744 100405 BMI 7S ;BRANCH IF DONE

```

```

4848 017746 062700 000010      ADD    #10,    R0      ;POINT TO FIRST DJ11
4849 017752 010037 001340      MOV    R0,    DEVADR ;SAVE FIRST DJ11 ADDRESS
4850 017756 000761              BR     5$          ;GO COUNT DJ11'S
4851
4852 017760 005037 000006      7$:   CLR    #6          ;RESTORE TIME-OUT CATCHER
4853 017764 010137 001344      MOV    R1,    UNITS  ;SAVE COUNT
4854 017770 001003              BNE   3$          ;BRANCH IF NOT ZERO
4855 017772 104000              HLT                    ;REPORT THAT NO DJ11'S WERE FOUND
4856 017774 000137 015302      JMP    DONE        ;EXIT THIS PROGRAM
4857
4858                               ;ROUTINE TO DETERMINE VECTOR ADDRESSES
4859
4860 020000 013746 000020      3$:   MOV    #20,  -(SP) ;SAVE IOT VECTOR ON THE STACK
4861 020004 012737 020040 000020  MOV    #4$,  #20     ;RESET IOT VECTOR
4862 020012 013701 001340      MOV    DEVADR, R1    ;GET FIRST DJ ADR
4863 020016 012721 040400      MOV    #40400, (R1)+ ;SET CSR
4864
4865                               ;BIT8 = TRANS SCAN ENABLE
4866 020022 005721              TST    (R1)+        ;BIT14 = TRANS INTERRUPT ENABLE
4867 020024 012721 000001      MOV    #1,    (R1)+ ;INC POINTER
4868 020030 000001              WAIT                   ;SET TCR, LINE 0
4869 020032 012637 000020      MOV    (SP)+, #20   ;WAIT FOR AN INTERRUPT
4870 020036 000207              RTS    PC           ;RESTORE IOT VECTOR
4871
4872 020040 162716 000010      4$:   SUB    #10,  (SP) ;REPOSITION ADDRESS TO RVC VEC
4873 020044 011637 001342      MOV    (SP),  VECADR ;SAVE FIRST VECTOR
4874 020050 022626              CMP    (SP)+, (SP)+ ;RESET STACK FROM IOT
4875 020052 000002              RTI                    ;RETURN FROM INTERRUPT - RESTORE STATUS
4876
4877
(1) 020054 022737 000176 001374 KBDINT: CMP    #SWREG, SWR
(1) 020062 001016              BNE   1$
(1) 020064 005037 020122              CLR    TMP1
(1) 020070 113737 177562 020122      MOV    #177562, TMP1
(1) 020076 142737 000200 020122      BIC    #200, TMP1
(1) 020104 122737 000007 020122      CMP    #7, TMP1
(1) 020112 001002              BNE   1$
(1) 020114 004737 020204              JSR    PC, CNTLU
(1) 020120 000207              1$:   RTS    PC
(1)
(1) 020122 000000      TMP1:  0
(1)
4878
(1) 020124 013746 000006      SUSWRR: MOV    6, -(SP)
(1) 020130 013746 000004      MOV    4, -(SP)
(1) 020134 012737 020154 000004      MOV    #1$, 4
(1) 020142 022777 177777 161224      CMP    #-1, #SWR
(1) 020150 001402              BEQ   2$
(1) 020152 000407              BR     3$
(1) 020154 022626              1$:   CMP    (SP)+, (SP)+
(1) 020156 012737 000176 001374 2$:   MOV    #SWREG, SWR
(1) 020164 012737 000174 001376      MOV    #DISPRÉG, DISPLAY
(1) 020172 012637 000004      3$:   MOV    (SP)+, 4
(1) 020176 012637 000006      MOV    (SP)+, 6
(1) 020202 000207              RTS    PC
(1)

```

4879

```

(1) 020204 022737 000176 001374 CNTLU: CMP      #SWREG,SWR
(1) 020212 001023          BNE      1$
(1) 020214 000004 020276          TYPE     SWREQ
(2) 020220 013705 000176          MOV     SWREG,TTY      ;TYPE SWREG IN OCTAL
(2) 020224 004737 016662          JSR     PC,PRINTR     ;TYPE LEADING ZERO'S
(1) 020230 000004 020266          TYPE     NEWIS
(1) 020234 004537 016316          JSR     RS,READIN
(1) 020240 020122          .WORD   TMP1
(1) 020242 001360          BNE     CNTLU
(1) 020244 022737 000020 020264          CMP     #20,CNT
(1) 020252 001403          BEQ     1$
(1) 020254 013777 020122 161112          MOV     TMP1,JSWR
(1) 020262 000207          RTS     PC
(1)
(1) 020264 000000          CNT:    0
(1)
(1) 020266 020040 042516 036527 NEWIS:  .ASCIZ  " NEW= "
(1) 020274 000040
(1) 020276 005015 053523 036522 SWREQ:  .ASCIZ  <15><12>"SWR= "
(1) 020304 000040
(1)
4880          000001          .END

```


N07

MAINDEC-11-DZDJA-E

DJ11 LOGIC TESTS

MACY11 30(1046) 08-SEP-77 15:09 PAGE 55-1

DZDJAE.P11 08-SEP-77 15:06

CROSS REFERENCE TABLE -- MACRO NAMES

SEQ 0091

SSCOPE	654#	4747
SSETUP	311#	
SSRAT	191#	
SSWDOC	103#	2571
SSWRDF	2497#	2679
SSWRRR	2442#	4878
STRAP	978#	
STYPE	919#	4809
SURAT	242#	
SXRDY	3300#	4577
SXRDYC	3604#	4621
SXROYD	3253#	4576
SXUOR	4211#	4627
.SCOP	374#	
.SCOPE	345#	

. ABS. 020306 000

ERRORS DETECTED: 0

DZDJAE, DZDJAE/CRF+DZDJAE.MAC, DZDJAE.P11

RUN-TIME: 9 13 .6 SECONDS

RUN-TIME RATIO: 253/24=10.3

CORE USED: 32K (63 PAGES)

B08