

# FP11

DIVF DIVD  
MD-11-DCFPG-C

EP DCFPG C DL A

NOV 1976

COPYRIGHT 1976

**digital**

FICHE 1 OF 1

MADE IN USA

This microfiche card contains a grid of frames. The first column contains frames with text, likely labels or titles. The subsequent columns contain frames with data, including tables and lists. The data is organized into columns and rows, with some frames containing multiple lines of text or numerical data. The frames are arranged in a regular grid pattern, typical of microfiche cards.

REF: 0

IDENTIFICATION

PRODUCT CODE:            MAINDEC-11-DCFPG  
 PRODUCT NAME:            FP11 BASIC INSTRUCTION TESTS  
 DATE CREATED:            MARCH 12, 1973  
 MAINTAINER:              DIAGNOSTIC GROUP  
 AUTHORS:                 BOB BRAIN & KEN CHAPMAN

COPYRIGHT (C) DIGITAL EQUIPMENT CORPORATION  
 1973

THIS MATERIAL IN THIS DOCUMENT IS FOR INFORMATION  
 PURPOSES ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.  
 DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY  
 FOR THE USE OF SOFTWARE ON EQUIPMENT WHICH IS NOT  
 SUPPLIED BY IT.  
 DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY  
 FOR ANY ERRORS WHICH MAY APPEAR IN THE DOCUMENT.

MAINDEC NO.	INSTRUCTIONS TESTED
DCFPB	LDFPS, STFPS, SETI, SETL
DCFPB	SETF, SETD, CFCC
DCFPB	STST
DCFPB	LDF, LDD, STF, STD
DCFPB	ADD, ADD, SUBF, SUBD
DCFPB	CMDF, CMPD
DCFPB	MULF, MULD
DCFPB	DIVF, DIVD
DCFPB	CLRF, CLRD, TSTF, TSTD
DCFPB	ABSF, ABSD, NEGF, NEGD
DCFPJ	LDCFD, LCCDF, STCFD, STCDF
DCFPJ	LDCIF, LDCLF, LDCID, LDCLD
DCFPJ	STCFI, STCFL, STCDI, STCDL
DCFPK	LDEXP, STEXP
DCFPL	MOOF, MOOD

FP11 BASIC INSTRUCTION TEST DCFPA - DCFPL  
TABLE OF CONTENTS

PAGE 2

CONTENTS

1.	ABSTRACT
2.	REQUIREMENTS
2.1	EQUIPMENT
2.2	STORAGE
2.3	PRELIMINARY PROGRAMS
3.	LOADING PROCEDURE
4.	STARTING PROCEDURE
4.1	CONTROL SWITCH SETTINGS
4.2	STARTING ADDRESS
4.3	PROGRAM AND/OR OPERATOR ACTION
5.	OPERATING PROCEDURE
5.1	OPERATIONAL SWITCH SETTINGS
5.2	SUBROUTINE ABSTRACT
6.	ERRORS
7.	RESTRICTIONS
8.	MISCELLANEOUS
8.1	EXECUTION TIME
8.2	STACK POINTER
8.3	POWER FAIL
9.	PROGRAM DESCRIPTION



E01

MAINDEC-11-DCPPG-C  
DCPPG.911

TEST OF DIVF AND DIVD

MACY11 27(732)

17-SEP-76

10:28 PAGE 4

100  
100

7) THE DISPLAY ON THE 11/45 WILL SHOW THE ITERATION COUNT IN  
THE LEFT BYTE AND TEST NUMBER IN THE RIGHT. TO USE, SET THE

FP11 BASIC INSTRUCTION TEST DCFPA - DCFPL  
DESCRIPTION

1  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500

DATA DISPLAY SWITCH TO THE DISPLAY POSITION.

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

AT SA 200 .. ALL SWITCHES DOWN IS WORST CASE TESTING. IF AN ERROR OCCURS, THAT TEST WILL BE LOOPED UPON UNTIL COMPLETION OF 256 CONSECUTIVE PASSES WITH NO ERRORS OF THE SUBTEST IF SW<9> SET TO A 1. THE BELL WILL RING UPON COMPLETION OF A PASS.

5.1.1 SWITCH SETTINGS ARE:

SW<15>	=	1	.....	HALT ON ERROR
SW<14>	=	1	.....	SCOPE LOOP
SW<13>	=	1	.....	INHIBIT PRINTOUT
SW<12>	=	1	.....	INHIBIT TRACE TRAPPING
SW<11>	=	1	.....	INHIBIT ITERATIONS OF SUBTEST
SW<10>	=	1	.....	BELL ON ERROR
		0	.....	BELL ON PASS COMPLETE
SW<09>	=	1	.....	LOOP ON ERROR
SW<08>	=	1	.....	LOOP ON TEST IN SW<7:0>
		0	.....	LOAD SW<7:0> INTO UB REGISTER

5.2 SUBROUTINE ABSTRACTS

5.2.1 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOOPED UPON. SW<11> ON A 1 INHIBITS ITERATION OF SUBTESTS. THE CONTENTS OF LAD MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.2.2 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1.) IF A HLT IS EXECUTED. THE SUBTEST WILL BE LOOPED UPON UNTIL 256 CONSECUTIVE GOOD PASSES ARE COMPLETED IF SW<9> IS ON A 1. TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1.









371			.ENABL	ABS	
370	000001		N=	1	
369	177776		PS=	177776	
368	177570		SWR=	177570	
367	177570		DISPLAY=	SWR	
366	104400		SCOPE=	TRAP	
365	104000		HLT=	EMT	
364	000004		TYPE=	IOT	
363	000007		BELL=	7	
362	000000		FPS=	%0	
361	000000		R0=	%0	
360	000001		R1=	%1	
359	000002		R2=	%2	
358	000003		R3=	%3	
357	000004		R4=	%4	
356	000005		R5=	%5	
355	000005		TTY=	%5	
354	000006		SP=	%6	
353	000007		PC=	%7	
352	000000		AC0=	%0	
351	000001		AC1=	%1	
350	000002		AC2=	%2	
349	000003		AC3=	%3	
348	000004		AC4=	%4	
347	000005		AC5=	%5	
346	100000		SW15=	100000	
345	040000		SW14=	40000	
344	020000		SW13=	20000	
343	010000		SW12=	10000	
342	004000		SW11=	4000	
341	002000		SW10=	2000	
340	001000		SW09=	1000	
339	000400		SW08=	400	
338	170003		LDUB=	170003	
337	170005		STAQ=	170005	
336	170007		STQ0=	170007	
335	170006		MRS=	170006	
334	170004		LDSC=	170004	
333	000000		. =	0	
332	000200		. =	200	
331	000200	000167		JMP	BEG
330	000760	170200	. =	760	
329	000762	170367	FLTERR:	STFPS	FPS
328	000766	000000		STST	FEC
327	000770	000002		HALT	
326				RTI	

;TRAP CATCHER FROM 0 - 776

```

421          001000          . =      1000
422
423          001000          000000          ICNT:      0          ; ITERATION COUNT - LH TEST NO. - RH
424          001002          000000          ANS1:      000000          ; FIRST ANSWER (SEE CODE)
425          001004          000000          ANS2:      000000
426          001006          000000          ANS3:      000000
427          001010          000000          ANS4:      000000
428          001012          000000          ANS5:      000000
429          001014          000000          ANS6:      000000
430          001016          000000          ANS7:      000000
431          001020          000000          ANS8:      000000
432          001022          000000          FEC:      000000          ; FLOATING EXCEPTION CODES
433          001024          000000          FEA:      000000          ; FLOATING EXECPTION ADDRESS
434
435          001026          012706          000600          BEG:      MOV      #600,SP          ; ** STACK AT 600 **
436          001032          012737          001054          000004          MOV      #M1120,3#4          ; FIND OUT WHICH MACHINE THIS IS
437          001040          005737          177772          TST      3#177772          ; IS PIRQ THERE?
438          001044          012767          000006          010256          MOV      #6,YESRT          ; FUDGE IN RTT IF 11/45
439          001052          000403          BR
440
441          001054          016737          011412          000010          M1120:    MOV      FPTADR,3#10          ; LOAD THE ILLEGAL INSTRUCTION VECTOR
442          ; WITH THE ADDRESS OF THE FPU.
443          ; THE FPU WILL HANDLE THE BAD OPCODES
444          001062          012737          000006          000004          BEGIN:    MOV      #6,3#4          ; RESET 4
445          001070          012706          000600          MOV      #600,SP
446          001074          012737          011330          000014          MOV      #YESRT,3#14          ; SET TRACE TRAP VECTOR
447          001102          012777          012170          011370          MOV      #PCWDWN,3DWNVEC
448          001110          012777          000340          011364          MOV      #340,3DWNVEC+2
449          001116          012737          012370          000020          MOV      #.IOT,3#20          ; SET UP VECTOR 20
450          001124          012700          000030          MOV      #30,R0          ; SET R0 TO VECTOR 30
451          001130          012720          011472          MOV      #.TRAP,(0)+          ; SET EMT VECTOR
452          001134          012720          000340          MOV      #340,(0)+
453          001140          012720          011332          MOV      #.EMT,(0)+          ; SET TRAP VECTOR
454          001144          012710          000340          MOV      #340,(0)
455          001150          012777          000760          011316          MOV      #FLTERR,3FPVECT          ; LOAD INTERRUPT VECTOR
456          001156          012777          000340          011312          MOV      #340,3FPVECT+2          ; LOCK UP PROCESSOR
457          001164          005067          177610          CLR      ICNT
458          001170          005067          011320          CLR      LAD

```

```

459
460
461
462
463
464 001174 104400
465 001176 170127 047400
466 001202 172467 000024
467 001206 174467 000024
468 001212 170200
469 001214 022700 047404
470 001220 001401
471 001222 104000
472
473 001224 174067 177552
474 001230 000406
475 001232 000000 000000
476 001236 040200 000000
477 001242 000000 000000
478 001246 026767 177770 177526
479 001254 001401
480 001256 104002
481 001260 026767 177760 177516
482 001266 001401
483 001270 104002
484
485
486
487
488
489
490 001272 104400
491 001274 170127 047400
492 001300 172467 000024
493 001304 174467 000024
494 001310 170200
495 001312 022700 047400
496 001316 001401
497 001320 104000
498
499 001322 174067 177454
500 001326 000406
501 001330 040200 000000
502 001334 040200 000000
503 001340 040200 000000
504 001344 026767 177770 177430
505 001352 001401
506 001354 104002
507 001356 026767 177760 177420
508 001364 001401
509 001366 104002
510

```

```

*****
:TEST 1 TEST OF DIVF FPU INSTRUCTION
: 0 / 1 = 0
: USING ACO FPS = 47404 FEC = N/A
*****

```

```

SCOPE
LDFPS #47404&57760
LDF N1,0 ;LOAD 0 INTO ACO
DIVF M1,0 ;DIVIDE 0 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47404,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47404

STF 0,ANS1 ;STORE RESULT
BR 01
.FLT2 0
.FLT2 1
.FLT2 0
CMP AN1,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN1+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 2 TEST OF DIVF FPU INSTRUCTION
: 1 / 1 = 1
: USING ACO FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LDF N2,0 ;LOAD 1 INTO ACO
DIVF M2,0 ;DIVIDE 1 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 02
.FLT2 1
.FLT2 1
.FLT2 1
CMP AN2,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN2+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

511
512
513
514
515
516 001370 104400
517 001372 170127 047400
518 001376 172467 000024
519 001402 174467 000024
520 001406 170200
521 001410 022700 047400
522 001414 001401
523 001416 104000
524
525 001420 174067 177356
526 001424 000406
527 001426 040400 000000
528 001432 040200 000000
529 001436 040400 000000
530 001442 026767 177770 177332
531 001450 001401
532 001452 104002
533 001454 026767 177760 177322
534 001462 001401
535 001464 104002
536
537
538
539
540
541
542 001466 104400
543 001470 170127 047400
544 001474 172467 000024
545 001500 174467 000024
546 001504 170200
547 001506 022700 047400
548 001512 001401
549 001514 104000
550
551 001516 174067 177260
552 001522 000406
553 001524 040500 000000
554 001530 040200 000000
555 001534 040500 000000
556 001540 026767 177770 177234
557 001546 001401
558 001550 104002
559 001552 026767 177760 177224
560 001560 001401
561 001562 104002
562

```

```

*****
TEST 3 TEST OF DIVF FPU INSTRUCTION
2 / 1 = 2
USING ACO FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LDF N3,0 ;LOAD 2 INTO ACO
DIVF M3,0 ;DIVIDE 2 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 03
.N3: .FLT2 2
.M3: .FLT2 1
.AN3: .FLT2 2
CMP AN3,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN3+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
TEST 4 TEST OF DIVF FPU INSTRUCTION
3 / 1 = 3
USING ACO FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LDF N4,0 ;LOAD 3 INTO ACO
DIVF M4,0 ;DIVIDE 3 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 04
.N4: .FLT2 3
.M4: .FLT2 1
.AN4: .FLT2 3
CMP AN4,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN4+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

563
564
565
566
567
568 001564 104400
569 001566 170127 047400
570 001572 172467 000024
571 001576 174467 000024
572 001602 170200
573 001604 022700 047400
574 001610 001401
575 001612 104000
576
577 001614 174067 177162
578 001620 000406
579 001622 040600 000000
580 001626 040200 000000
581 001632 040600 000000
582 001636 026767 177770 177136
583 001644 001401
584 001646 104002
585 001650 026767 177760 177126
586 001656 001401
587 001660 104002
588
589
590
591
592
593
594 001662 104400
595 001664 170127 047400
596 001670 172467 000024
597 001674 174467 000024
598 001700 170200
599 001702 022700 047400
600 001706 001401
601 001710 104000
602
603 001712 174067 177064
604 001716 000406
605 001720 040640 000000
606 001724 040200 000000
607 001730 040640 000000
608 001734 026767 177770 177040
609 001742 001401
610 001744 104002
611 001746 026767 177760 177030
612 001754 001401
613 001756 104002
614

```

```

*****
TEST 5 TEST OF DIVF FPU INSTRUCTION
4 / 1 = 4
USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N5,0 ;LOAD 4 INTO ACO
DIVF M5,0 ;DIVIDE 4 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 05
.FLT2 4
.FLT2 1
.FLT2 4
CMP AN5,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN5+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
TEST 6 TEST OF DIVF FPU INSTRUCTION
5 / 1 = 5
USING ACO FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N6,0 ;LOAD 5 INTO ACO
DIVF M6,0 ;DIVIDE 5 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 06
.FLT2 5
.FLT2 1
.FLT2 5
CMP AN6,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
CMP AN6+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+2

```



70000  
70001  
70002  
70003  
70004  
70005  
70006  
70007  
70008  
70009  
70010  
70011  
70012  
70013  
70014  
70015  
70016  
70017  
70018

```
002154 104400
002156 170127 047400
002162 172757 000024
002166 174567 000024
002172 170200
002174 022700 047400
002200 001401
002202 104000

002204 174167 176572
002210 000406
002212 040740 000000
002216 040400 000000
002222 040540 000000
002226 026757 177770 176546
002234 001401
002236 104002
002240 026757 177760 176536
002246 001401
002250 104002
```

```
*****
:TEST 11 TEST OF DIVF FPU INSTRUCTION
: 7 / 2 = 3.5
: USING AC1 FPS = 47400 FEC = N/A
*****
```

```
SCOPE
LDFPS #47400,57760
LDF N11,1 ;LOAD 7 INTO AC1
DIVF M11,1 ;DIVIDE 7 BY 2
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 1,ANS1 ;STORE RESULT
BR 011
N11: .FLT2 7
M11: .FLT2 2
AN11: .FLT2 3.5
011: CMP AN11,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN11+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG
```

```
*****
:TEST 12 TEST OF DIVF FPU INSTRUCTION
: 7 / 3 = 2.333333333333333
: USING AC3 FPS = 47400 FEC = N/A
*****
```

```
SCOPE
LDFPS #47400,57760
LDF N12,3 ;LOAD 7 INTO AC3
DIVF M12,3 ;DIVIDE 7 BY 3
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 3,ANS1 ;STORE RESULT
BR 012
N12: .FLT2 7
M12: .FLT2 3
AN12: .FLT2 2.333333333333333
012: CMP AN12,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN12+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG
```



730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770

002350	104400		
002352	170127	047400	
002356	172667	000024	
002362	174567	000024	
002366	170200		
002370	022700	047400	
002374	001401		
002376	104000		
002400	174267	176376	
002404	000406		
002406	040740	000000	
002412	040600	000000	
002416	040340	000000	
002422	026767	177770	176352
002430	001401		
002432	104002		
002434	026767	177760	176342
002442	001401		
002444	104002		

```

*****
:TEST 13 TEST OF DIVF FPU INSTRUCTION
: 7 / 4 = 1.75
: USING AC2 FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N13,2 ;LOAD 7 INTO AC2
DIVF M13,2 ;DIVIDE 7 BY 4
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 2,ANS1 ;STORE RESULT
BR 013
N13: .FLT2 7
M13: .FLT2 4
AN13: .FLT2 1.75
O13: CMP AN13,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+2 ;CHECK RIGHT HALF
CMP AN13+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+2

```

```

*****
:TEST 14 TEST OF DIVF FPU INSTRUCTION
: 7 / 5 = 1.4
: USING AC1 FPS = 47400 FEC = N/A
*****
SCOPE
LDFPS #47400&57760
LDF N14,1 ;LOAD 7 INTO AC1
DIVF M14,1 ;DIVIDE 7 BY 5
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 1,ANS1 ;STORE RESULT
BR 014
N14: .FLT2 7
M14: .FLT2 5
AN14: .FLT2 1.4
O14: CMP AN14,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+2 ;CHECK RIGHT HALF
CMP AN14+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+2

```

# E02

MAINDEC-11-DOFG-0  
DOFG.P11 TEST

TEST OF DIVF AND DIVD    MACY11 27(732)    17-SEP-76    10:28    PAGE 17

```

771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999

```

```

*****
:TEST 15                      TEST OF DIVF FPU INSTRUCTION
:  7 / 6 = 1.15666666666666666667
:                    USING AC3          FPS = 47400    FEC = N/A
*****

SCOPE
LDFPS    #47400&57760
LDF      N15.3                    :LOAD 7 INTO AC3
DIVF     N15.3                    :DIVIDE 7 BY 6
STFPS    FPS                      :STORE FLOATING POINT STATUS
CMP      #47400,FPS                :CHECK FLOATING POINT STATUS
BEQ      .+4                       :BRANCH IF OK
HLT                                :FPS NOT EQUAL TO 47400

STF      3,ANS1                    :STORE RESULT
BR       015
N15:     .FLT2                    7
M15:     .FLT2                    6
AN15:    .FLT2                    1.15666666666666666667
015:     CMP                      AN15,ANS1                    :CHECK LEFT HALF
         BEQ                      .+4
         HLT+2                    :LEFT HALF IS WRONG
         CMP                      AN15+2,ANS2                 :CHECK RIGHT HALF
         BEQ                      .+4
         HLT+2                    :RIGHT HALF IS WRONG

*****
:TEST 16                      TEST OF DIVF FPU INSTRUCTION
:  6 / 5 = 1.2
:                    USING AC0          FPS = 47400    FEC = N/A
*****

SCOPE
LDFPS    #47400&57760
LDF      N16.0                    :LOAD 6 INTO AC0
DIVF     N16.0                    :DIVIDE 6 BY 5
STFPS    FPS                      :STORE FLOATING POINT STATUS
CMP      #47400,FPS                :CHECK FLOATING POINT STATUS
BEQ      .+4                       :BRANCH IF OK
HLT                                :FPS NOT EQUAL TO 47400

STF      0,ANS1                    :STORE RESULT
BR       016
N16:     .FLT2                    6
M16:     .FLT2                    5
AN16:    .FLT2                    1.2
016:     CMP                      AN16,ANS1                    :CHECK LEFT HALF
         BEQ                      .+4
         HLT+2                    :LEFT HALF IS WRONG
         CMP                      AN16+2,ANS2                 :CHECK RIGHT HALF
         BEQ                      .+4
         HLT+2                    :RIGHT HALF IS WRONG

```







```

979
980
981
982
983
984 003524 104400
985 003526 170127 047400
986 003532 172467 000024
987 003536 174467 000024
988 003542 170200
989 003544 022700 047400
990 003550 001401
991 003552 104000
992
993 003554 174067 175222
994 003560 000406
995 003562 040600 000000
996 003566 040500 000000
997 003572 040252 125253
998 003576 026767 177770 175176
999 003604 001401
1000 003606 104002
1001 003610 026767 177760 175166
1002 003616 001401
1003 003620 104002
1004
1005
1006
1007
1008
1009
1010 003622 104400
1011 003624 170127 047400
1012 003630 172467 000024
1013 003634 174467 000024
1014 003640 170200
1015 003642 022700 047400
1016 003646 001401
1017 003650 104000
1018
1019 003652 174067 175124
1020 003656 000406
1021 003660 040500 000000
1022 003664 040400 000000
1023 003670 040300 000000
1024 003674 026767 177770 175100
1025 003702 001401
1026 003704 104002
1027 003706 026767 177760 175070
1028 003714 001401
1029 003716 104002
1030
1031

```

```

*****
:TEST 25 TEST OF DIVF FPU INSTRUCTION
: 4 / 3 = 1.33333333333333333333
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LDF N25,0 ;LOAD 4 INTO ACC
DIVF M25,0 ;DIVIDE 4 BY 3
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 025
N25: .FLT2 4
M25: .FLT2 3
AN25: .FLT2 1.33333333333333333333
025: CMP AN25,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN25+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

*****
:TEST 26 TEST OF DIVF FPU INSTRUCTION
: 3 / 2 = 1.5
: USING ACC FPS = 47400 FEC = N/A
*****

```

```

SCOPE
LDFPS #47400&57760
LDF N26,0 ;LOAD 3 INTO ACC
DIVF M26,0 ;DIVIDE 3 BY 2
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47400,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47400

STF 0,ANS1 ;STORE RESULT
BR 026
N26: .FLT2 3
M26: .FLT2 2
AN26: .FLT2 1.5
026: CMP AN26,ANS1 ;CHECK LEFT HALF
BEQ .+4
HLT+2 ;LEFT HALF IS WRONG
CMP AN26+2,ANS2 ;CHECK RIGHT HALF
BEQ .+4
HLT+2 ;RIGHT HALF IS WRONG

```

```

1033
1034
1035
1036
1037
1038 003720 104400
1039 003722 170127 047600
1040 003726 172467 000024
1041 003732 174467 000030
1042 003736 170200
1043 003740 022700 047604
1044 003744 001401
1045 003746 104000
1046
1047 003750 174067 175026
1048 003754 000414
1049
1050 003756 000000 000000 000000 N27: .FLT4 0
1051 003764 000000
1052 003766 040200 000000 000000 M27: .FLT4 1
1053 003774 000000
1054 003776 000000 000000 000000 AN27: .FLT4 0
1055 004004 000000
1056
1057 004006 026767 177764 174766 027: CMP AN27,ANS1 ;CHECK LEFT HALF
1058 004014 001401 BEQ .+4 ;LEFT HALF IS WRONG
1059 004016 104004 HLT+4
1060
1061 004020 026767 177754 174756 CMP AN27+2,ANS2 ;CHECK LEFT HALF
1062 004026 001401 BEQ .+4 ;LEFT HALF IS WRONG
1063 004030 104004 HLT+4
1064
1065 004032 026767 177744 174746 CMP AN27+4,ANS3 ;CHECK RIGHT HALF
1066 004040 001401 BEQ .+4 ;RIGHT HALF IS WRONG
1067 004042 104004 HLT+4
1068
1069 004044 026767 177734 174736 CMP AN27+6,ANS4 ;CHECK RIGHT HALF
1070 004052 001401 BEQ .+4 ;RIGHT HALF IS WRONG
1071 004054 104004 HLT+4
1072
  
```

```

*****
:TEST 27 TEST OF DIVD FPU INSTRUCTION
: 0 / 1 = 0
: USING ACO FPC = 47604 FEC = N/A
*****
  
```

```

SCOPE
LDFPS #47604&57760
LDD N27,0 ;LOAD 0 INTO ACO
DIVD M27,0 ;DIVIDE 0 BY 1
STFPS FPS ;STORE FLOATING POINT STATUS
CMP #47604,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 47604

STD 0,ANS1
BR 027

N27: .FLT4 0
M27: .FLT4 1
AN27: .FLT4 0

027: CMP AN27,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4

CMP AN27+2,ANS2 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4

CMP AN27+4,ANS3 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4

CMP AN27+6,ANS4 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4
  
```

1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113

004056 104400  
004060 170127 047600  
004064 172467 000024  
004070 174467 000030  
004074 170200  
004076 022700 047600  
004102 001401  
004104 104000  
004106 174067 174670  
004112 000414  
004114 040200 000000 000000 N30:  
004122 000000  
004124 040200 000000 000000 M30:  
004132 000000  
004134 040200 000000 000000 AN30:  
004142 000000  
004144 026767 177764 174630 C30:  
004152 001401  
004154 104004  
004156 026767 177754 174620  
004164 001401  
004166 104004  
004170 026767 177744 174610  
004176 001401  
004200 104004  
004202 026767 177734 174600  
004210 001401  
004212 104004

\*\*\*\*\*  
:TEST 30 TEST OF DIVD FPU INSTRUCTION  
: 1 / 1 = 1  
: USING ACC FPC = 47600 FEC = N/A  
\*\*\*\*\*

SCOPE  
LDFPS #47600&57760  
LDD N30,0 ;LOAD 1 INTO ACC  
DIVD M30,0 ;DIVIDE 1 BY 1  
STFPS FPS ;STORE FLOATING POINT STATUS  
CMP #47600,FPS ;CHECK FLOATING POINT STATUS  
BEQ .+4 ;BRANCH IF OK  
HLT ;FPS NOT EQUAL TO 47600  
  
STD 0,ANS1  
BR 030  
  
N30: .FLT4 1  
M30: .FLT4 1  
AN30: .FLT4 1  
  
C30: CMP AN30,ANS1 ;CHECK LEFT HALF  
BEQ .+4  
HLT+4 ;LEFT HALF IS WRONG  
  
CMP AN30+2,ANS2 ;CHECK LEFT HALF  
BEQ .+4  
HLT+4 ;LEFT HALF IS WRONG  
  
CMP AN30+4,ANS3 ;CHECK RIGHT HALF  
BEQ .+4  
HLT+4 ;RIGHT HALF IS WRONG  
  
CMP AN30+6,ANS4 ;CHECK RIGHT HALF  
BEQ .+4  
HLT+4 ;RIGHT HALF IS WRONG



1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154

\*\*\*\*\*  
:TEST 31 TEST OF DIVD FPU INSTRUCTION  
: 2 / 1 = 2  
: USING ACO FPC = 47600 FEC = N/A  
\*\*\*\*\*

004214	104400					SCOF		
004216	170127	047600				LDFPS	#47600&57760	
004222	172467	000024				LDD	N31,0	;LOAD 2 INTO ACO
004226	174467	000030				DIVD	M31,0	;DIVIDE 2 BY 1
004232	170200					STFPS	FPS	;STORE FLOATING POINT STATUS
004234	022700	047600				CMP	#47600,FPS	;CHECK FLOATING POINT STATUS
004240	001401					BEQ	+.4	;BRANCH IF OK
004242	104000					HLT		;FPS NOT EQUAL TO 47600
004244	174067	174532				STD	0,ANS1	
004250	000414					BR	031	
004252	040400	000000	000000	N31:	.FLT4	2		
004260	000000							
004262	040200	000000	000000	M31:	.FLT4	1		
004270	000000							
004272	040400	000000	000000	AN31:	.FLT4	2		
004300	000000							
004302	026767	177764	174472	031:	CMP	AN31,ANS1		;CHECK LEFT HALF
004310	001401				BEQ	+.4		
004312	104004				HLT+4			;LEFT HALF IS WRONG
004314	026767	177754	174462		CMP	AN31+2,ANS2		;CHECK LEFT HALF
004322	001401				BEQ	+.4		
004324	104004				HLT+4			;LEFT HALF IS WRONG
004326	026767	177744	174452		CMP	AN31+4,ANS3		;CHECK RIGHT HALF
004334	001401				BEQ	+.4		
004336	104004				HLT+4			;RIGHT HALF IS WRONG
004340	026767	177734	174442		CMP	AN31+6,ANS4		;CHECK RIGHT HALF
004346	001401				BEQ	+.4		
004350	104004				HLT+4			;RIGHT HALF IS WRONG

1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195

\*\*\*\*\*  
:TEST 32 TEST OF DIVD FPU INSTRUCTION  
: 3 / 1 = 3  
: USING ACO FPC = 47600 FEC = N/A  
\*\*\*\*\*

004352	104400				SCOPE		
004354	170127	047600			LDFPS	#47600&57760	
004360	172467	000024			LDD	N32,0	;LOAD 3 INTO ACO
004364	174467	000030			DIVD	M32,0	;DIVIDE 3 BY 1
004370	170200				STFPS	FPS	;STORE FLOATING POINT STATUS
004372	022700	047600			CMP	#47600,FPS	;CHECK FLOATING POINT STATUS
004376	001401				BEQ	.+4	;BRANCH IF OK
004400	104000				HLT		;FPS NOT EQUAL TO 47600
004402	174067	174374			STD	0,ANS1	
004406	000414				BR	032	
004410	040500	000000	000000	N32:	.FLT4	3	
004416	000000						
004420	040200	000000	000000	M32:	.FLT4	1	
004426	000000						
004430	040500	000000	000000	AN32:	.FLT4	3	
004436	000000						
004440	026767	177764	174334	032:	CMP	AN32,ANS1	;CHECK LEFT HALF
004446	001401				BEQ	.+4	
004450	104004				HLT+4		;LEFT HALF IS WRONG
004452	026767	177754	174324		CMP	AN32+2,ANS2	;CHECK LEFT HALF
004460	001401				BEQ	.+4	
004462	104004				HLT+4		;LEFT HALF IS WRONG
004464	026767	177744	174314		CMP	AN32+4,ANS3	;CHECK RIGHT HALF
004472	001401				BEQ	.+4	
004474	104004				HLT+4		;RIGHT HALF IS WRONG
004476	026767	177734	174304		CMP	AN32+6,ANS4	;CHECK RIGHT HALF
004504	001401				BEQ	.+4	
004506	104004				HLT+4		;RIGHT HALF IS WRONG





\*\*\*\*\*  
TEST 35 TEST OF DIVD FPU INSTRUCTION  
6 / 1 = 6  
USING ACD FPC = 47600 FEC = N/A  
\*\*\*\*\*

005004  
005006  
005010  
005016  
005022  
005034  
005040  
005042  
005050  
005052  
005060  
005062  
005070  
005072  
005100  
005102  
005104  
005112  
005114  
005116  
005124  
005126  
005130  
005136  
005140

104400  
170120  
172467  
174467  
170200  
022700  
001401  
104000  
174067  
000414  
040700  
000000  
040200  
000000  
040700  
000000  
026767  
001401  
104004  
026767  
001401  
104004  
026767  
001401  
104004  
026767  
001401  
104004

047600  
000024  
000030  
047600  
173742  
000000  
000000  
000000  
000000  
177764  
173702  
177754  
173672  
177744  
173662  
177734  
173652

SCOPE  
LDFPS  
LDD  
DIVD  
STFPS  
CMP  
BEQ  
HLT  
STD  
BR  
.FLT4  
.FLT4  
.FLT4  
CMP  
BEQ  
HLT+4  
CMP  
BEQ  
HLT+4  
CMP  
BEQ  
HLT+4  
CMP  
BEQ  
HLT+4

#47600857760  
N35,0  
M35,0  
FPS  
#47600.FPS  
+4  
0,ANS1  
035  
6  
1  
6  
ANS3,ANS1  
+4  
ANS3+2,ANS2  
+4  
ANS3+4,ANS3  
+4  
ANS3+6,ANS4  
+4

:LOAD 6 INTO ACD  
:DIVIDE 6 BY 1  
:STORE FLOATING POINT STATUS  
:CHECK FLOATING POINT STATUS  
:BRANCH IF OK  
:FPC NOT EQUAL TO 47600  
:CHECK LEFT HALF  
:LEFT HALF IS WRONG  
:CHECK LEFT HALF  
:LEFT HALF IS WRONG  
:CHECK RIGHT HALF  
:RIGHT HALF IS WRONG  
:CHECK RIGHT HALF  
:RIGHT HALF IS WRONG



```

*****
:TEST 37 TEST OF DIVD FPU INSTRUCTION
: 7 / 2 = 3.5
: USING AC2 FPC = 47600 FEC = N/A
*****

```

```

1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400

```

005300	104400					SCOPE		
005302	170127	047600				LDFPS	#47600&57760	
005306	172667	000024				LDD	N37.2	:LOAD 7 INTO AC2
005312	174667	000030				DIVD	M37.2	:DIVIDE 7 BY 2
005316	170200					STFPS	FPS	:STORE FLOATING POINT STATUS
005320	022700	047600				CMP	#47600.FPS	:CHECK FLOATING POINT STATUS
005324	001401					BEQ	+.4	:BRANCH IF OK
005326	104000					HLT		:FPS NOT EQUAL TO 47600
005330	174267	173446				STD	2,ANS1	
005334	000414					BR	037	
005336	040740	000000	000000	N37:	.FLT4	7		
005344	000000							
005346	040400	000000	000000	M37:	.FLT4	2		
005354	000000							
005356	040540	000000	000000	AN37:	.FLT4	3.5		
005364	000000							
005366	026767	177764	173406	037:	CMP	AN37,ANS1		:CHECK LEFT HALF
005374	001401				BEQ	+.4		
005376	104004				HLT+4			:LEFT HALF IS WRONG
005400	026767	177754	173376		CMP	AN37+2,ANS2		:CHECK LEFT HALF
005406	001401				BEQ	+.4		
005410	104004				HLT+4			:LEFT HALF IS WRONG
005412	026767	177744	173366		CMP	AN37+4,ANS3		:CHECK RIGHT HALF
005420	001401				BEQ	+.4		
005422	104004				HLT+4			:RIGHT HALF IS WRONG
005424	026767	177734	173356		CMP	AN37+6,ANS4		:CHECK RIGHT HALF
005432	001401				BEQ	+.4		
005434	104004				HLT+4			:RIGHT HALF IS WRONG

\*\*\*\*\*  
: TEST 40 TEST OF DIVD FPU INSTRUCTION  
: 7 / 3 = 2.3333333333333333333333333333  
: USING AC1 FPC = 47600 FEC = N/A  
\*\*\*\*\*

11401  
11402  
11403  
11404  
11405  
11406  
11407  
11408  
11409  
11410  
11411  
11412  
11413  
11414  
11415  
11416  
11417  
11418  
11419  
11420  
11421  
11422  
11423  
11424  
11425  
11426  
11427  
11428  
11429  
11430  
11431  
11432  
11433  
11434  
11435  
11436  
11437  
11438  
11439  
11440  
11441  
11442  
11443  
11444  
11445  
11446  
11447  
11448  
11449  
11450  
11451  
11452  
11453  
11454  
11455  
11456  
11457  
11458  
11459  
11460  
11461  
11462  
11463  
11464  
11465  
11466  
11467  
11468  
11469  
11470  
11471  
11472  
11473  
11474  
11475  
11476  
11477  
11478  
11479  
11480  
11481  
11482  
11483  
11484  
11485  
11486  
11487  
11488  
11489  
11490  
11491  
11492  
11493  
11494  
11495  
11496  
11497  
11498  
11499  
11500

005436 104400  
005440 170127 047600  
005444 172567 000024  
005450 174567 000030  
005454 170200  
005456 022700 047600  
005462 001401  
005464 104000  
  
005466 174167 173310  
005472 000414  
  
005474 040740 000000 000000 N40: .FLT4 7  
005502 000000  
005504 040500 000000 000000 M40: .FLT4 3  
005512 000000  
005514 040425 052525 052525 AN40: .FLT4 2.3333333333333333333333333333  
005522 052525  
  
005524 026767 177764 173250 040: CMP AN40,ANS1 :CHECK LEFT HALF  
005532 001401 BEQ .+4  
005534 104004 HLT+4 :LEFT HALF IS WRONG  
  
005536 026767 177754 173240 CMP AN40+2,ANS2 :CHECK LEFT HALF  
005544 001401 BEQ .+4  
005546 104004 HLT+4 :LEFT HALF IS WRONG  
  
005550 026767 177744 173230 CMP AN40+4,ANS3 :CHECK RIGHT HALF  
005556 001401 BEQ .+4  
005560 104004 HLT+4 :RIGHT HALF IS WRONG  
  
005562 026767 177734 173220 CMP AN40+6,ANS4 :CHECK RIGHT HALF  
005570 001401 BEQ .+4  
005572 104004 HLT+4 :RIGHT HALF IS WRONG

SCOPE  
LDFPS #47600&57760  
LDD N40,1 :LOAD 7 INTO AC1  
DIVD M40,1 :DIVIDE 7 BY 3  
STFPS FPS :STORE FLOATING POINT STATUS  
CMP #47600,FPS :CHECK FLOATING POINT STATUS  
BEQ .+4 :BRANCH IF OK  
HLT :FPS NOT EQUAL TO 47600  
  
STD 1,ANS1  
BR 040  
  
N40: .FLT4 7  
M40: .FLT4 3  
AN40: .FLT4 2.3333333333333333333333333333  
  
040: CMP AN40,ANS1 :CHECK LEFT HALF  
BEQ .+4  
HLT+4 :LEFT HALF IS WRONG  
  
CMP AN40+2,ANS2 :CHECK LEFT HALF  
BEQ .+4  
HLT+4 :LEFT HALF IS WRONG  
  
CMP AN40+4,ANS3 :CHECK RIGHT HALF  
BEQ .+4  
HLT+4 :RIGHT HALF IS WRONG  
  
CMP AN40+6,ANS4 :CHECK RIGHT HALF  
BEQ .+4  
HLT+4 :RIGHT HALF IS WRONG





```

*****
:TEST 42 TEST OF DIVD FPU INSTRUCTION
: 7 / 5 = 1.4
: USING AC3 FPC = 47600 FEC = N/A
*****

```

```

1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522

```

```

005732 104400
005734 170127 047600
005740 172767 000024
005744 174767 000030
005750 170200
005752 022700 047600
005756 001401
005760 104000

005762 174367 173014
005766 000414

005770 040740 000000 000000 N42: .FLT4 7
005776 000000
006000 040640 000000 000000 M42: .FLT4 5
006006 000000
006010 040263 031463 031463 AN42: .FLT4 1.4
006016 031463

006020 026767 177764 172754 042: CMP AN42,ANS1 :CHECK LEFT HALF
006026 001401 BEQ .+4 :LEFT HALF IS WRONG
006030 104004 HLT+4

006032 026767 177754 172744 CMP AN42+2,ANS2 :CHECK LEFT HALF
006040 001401 BEQ .+4 :LEFT HALF IS WRONG
006042 104004 HLT+4

006044 026767 177744 172734 CMP AN42+4,ANS3 :CHECK RIGHT HALF
006052 001401 BEQ .+4 :RIGHT HALF IS WRONG
006054 104004 HLT+4

006056 026767 177734 172724 CMP AN42+6,ANS4 :CHECK RIGHT HALF
006064 001401 BEQ .+4 :RIGHT HALF IS WRONG
006066 104004 HLT+4

```

```

SCOPE
LDFPS #47600&57760
LDD N42,3 :LOAD 7 INTO AC3
DIVD M42,3 :DIVIDE 7 BY 5
STFPS FPS :STORE FLOATING POINT STATUS
CMP #47600,FPS :CHECK FLOATING POINT STATUS
BEQ .+4 :BRANCH IF OK
HLT :FPS NOT EQUAL TO 47600

STD 3,ANS1
BR 042

```

\*\*\*\*\*  
:TEST 43 TEST OF DIVD FPU INSTRUCTION  
: 7 / 6 = 1.1666666666666666666667  
: USING AC1 FPC = 47600 FEC = N/A  
\*\*\*\*\*

1504	006070	104400				SCOPE			
1505	006072	170127	047600			LDFPS	#47600&57760		
1506	006076	172567	000024			LDD	N43,1	:LOAD 7 INTO AC1	
1507	006102	174567	000030			DIVD	M43,1	:DIVIDE 7 BY 6	
1508	006106	170200				STFPS	FPS	:STORE FLOATING POINT STATUS	
1509	006110	022700	047600			CMP	#47600,FPS	:CHECK FLOATING POINT STATUS	
1510	006114	001401				BEQ	.+4	:BRANCH IF OK	
1511	006116	104000				HLT		:FPS NOT EQUAL TO 47600	
1512	006120	174167	172656			STD	1,ANS1		
1513	006124	000414				BR	043		
1514	006126	040740	000000	000000	N43:	.FLT4	7		
1515	006134	000000							
1516	006136	040700	000000	000000	M43:	.FLT4	6		
1517	006144	000000							
1518	006146	040225	052525	052525	AN43:	.FLT4	1.1666666666666666666667		
1519	006154	052525							
1520	006156	026767	177764	172616	043:	CMP	AN43,ANS1	:CHECK LEFT HALF	
1521	006164	001401				BEQ	.+4		
1522	006166	104004				HLT+4		:LEFT HALF IS WRONG	
1523	006170	026767	177754	172606		CMP	AN43+2,ANS2	:CHECK LEFT HALF	
1524	006176	001401				BEQ	.+4		
1525	006200	104004				HLT+4		:LEFT HALF IS WRONG	
1526	006202	026767	177744	172576		CMP	AN43+4,ANS3	:CHECK RIGHT HALF	
1527	006210	001401				BEQ	.+4		
1528	006212	104004				HLT+4		:RIGHT HALF IS WRONG	
1529	006214	026767	177734	172566		CMP	AN43+6,ANS4	:CHECK RIGHT HALF	
1530	006222	001401				BEQ	.+4		
1531	006224	104004				HLT+4		:RIGHT HALF IS WRONG	

# J03

MAINDEC-11-DCFFPG-C  
DCFFPG.P11 TEST

TEST OF DIVF AND DIVD MACY11 27(732) 17-SEP-76 10:28 PAGE 35

```

*****
:TEST 44          TEST OF DIVD FPU INSTRUCTION
:   6 / 5 = 1.2
:   USING AC1      FPC = 47600      FEC = N/A
*****

1565
1566
1567
1568
1569
1570
1571 006226 104400          SCOPE
1572 006230 170127 047600  LDFPS      #47600&57760
1573 006234 172567 000024  LOD          N44,1       ;LOAD 6 INTO AC1
1574 006240 174567 000030  DIVD        M44,1       ;DIVIDE 6 BY 5
1575 006244 170200          STFPS       FPS         ;STORE FLOATING POINT STATUS
1576 006246 022700 047600  CMP         #47600,FPS   ;CHECK FLOATING POINT STATUS
1577 006252 001401          BEQ         .+4         ;BRANCH IF OK
1578 006254 104000          HLT
1579
1580 006256 174167 172520  STD         1,ANS1
1581 006262 000414          BR          044
1582
1583 006264 040700 000000 000000 N44:      .FLT4      6
1584 006272 000000
1585 006274 040640 000000 000000 M44:      .FLT4      5
1586 006302 000000
1587 006304 040231 114631 114631 AN44:    .FLT4      1.2
1588 006312 114632
1589
1590 006314 026767 177764 172460 C44:      CMP         AN44,ANS1   ;CHECK LEFT HALF
1591 006322 001401          BEQ         .+4
1592 006324 104004          HLT+4       ;LEFT HALF IS WRONG
1593
1594 006326 026767 177754 172450  CMP         AN44+2,ANS2 ;CHECK LEFT HALF
1595 006334 001401          BEQ         .+4
1596 006336 104004          HLT+4       ;LEFT HALF IS WRONG
1597
1598 006340 026767 177744 172440  CMP         AN44+4,ANS3 ;CHECK RIGHT HALF
1599 006346 001401          BEQ         .+4
1600 006350 104004          HLT+4       ;RIGHT HALF IS WRONG
1601
1602 006352 026767 177734 172430  CMP         AN44+6,ANS4 ;CHECK RIGHT HALF
1603 006360 001401          BEQ         .+4
1604 006362 104004          HLT+4       ;RIGHT HALF IS WRONG
1605

```

1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646

006364 104400  
006366 170127 047600  
006372 172467 000024  
006376 174467 000030  
006402 170200  
006404 022700 047600  
006410 001401  
006412 104000  
  
006414 174067 172362  
006420 000414  
  
006422 040700 000000 000000 N45: .FLT4 6  
006430 000000  
006432 040600 000000 000000 M45: .FLT4 4  
006440 000000  
006442 040300 000000 000000 AN45: .FLT4 1.5  
006450 000000  
  
006452 026767 177764 172322 045: CMP AN45,ANS1 ;CHECK LEFT HALF  
006460 001401 BEQ .+4  
006462 104004 HLT+4 ;LEFT HALF IS WRONG  
  
006464 026767 177754 172312 CMP AN45+2,ANS2 ;CHECK LEFT HALF  
006472 001401 BEQ .+4  
006474 104004 HLT+4 ;LEFT HALF IS WRONG  
  
006476 026767 177744 172302 CMP AN45+4,ANS3 ;CHECK RIGHT HALF  
006504 001401 BEQ .+4  
006506 104004 HLT+4 ;RIGHT HALF IS WRONG  
  
006510 026767 177734 172272 CMP AN45+6,ANS4 ;CHECK RIGHT HALF  
006516 001401 BEQ .+4  
006520 104004 HLT+4 ;RIGHT HALF IS WRONG

\*\*\*\*\*  
:TEST 45 TEST OF DIVD FPU INSTRUCTION  
: 6 / 4 = 1.5  
: USING ACO FPC = 47600 FEC = N/A  
\*\*\*\*\*

SCOPE  
LDFPS #47600&57760  
LDD N45,0 ;LOAD 6 INTO ACO  
DIVD M45,0 ;DIVIDE 6 BY 4  
STFPS FPS ;STORE FLOATING POINT STATUS  
CMP #47600,FPS ;CHECK FLOATING POINT STATUS  
BEQ .+4 ;BRANCH IF OK  
HLT ;FPS NOT EQUAL TO 47600  
  
STD 0,ANS1  
BR 045  
  
N45: .FLT4 6  
M45: .FLT4 4  
AN45: .FLT4 1.5  
  
045: CMP AN45,ANS1 ;CHECK LEFT HALF  
BEQ .+4  
HLT+4 ;LEFT HALF IS WRONG  
  
CMP AN45+2,ANS2 ;CHECK LEFT HALF  
BEQ .+4  
HLT+4 ;LEFT HALF IS WRONG  
  
CMP AN45+4,ANS3 ;CHECK RIGHT HALF  
BEQ .+4  
HLT+4 ;RIGHT HALF IS WRONG  
  
CMP AN45+6,ANS4 ;CHECK RIGHT HALF  
BEQ .+4  
HLT+4 ;RIGHT HALF IS WRONG

1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687

\*\*\*\*\*  
:TEST 46 TEST OF DIVD FPU INSTRUCTION  
: 6 / 3 = 2  
: USING ACO FPC = 47600 FEC = N/A  
\*\*\*\*\*

006522	104400					SCOPE		
006524	170127	047600				LDFPS	#47600&57760	
006530	172467	000024				LDD	M46,0	;LOAD 6 INTO ACO
006534	174467	000030				DIVD	M46,0	;DIVIDE 6 BY 3
006540	170200					STFPS	FPS	;STORE FLOATING POINT STATUS
006542	022700	047600				CMP	#47600,FPS	;CHECK FLOATING POINT STATUS
006546	001401					BEQ	.+4	;BRANCH IF OK
006550	104000					HLT		;FPS NOT EQUAL TO 47600
006552	174067	172224				STD	0,ANS1	
006556	000414					BR	046	
006560	040700	000000	000000	N46:	.FLT4	6		
006566	000000			M46:	.FLT4	3		
006570	040500	000000	000000	AN46:	.FLT4	2		
006576	000000							
006600	040400	000000	000000					
006606	000000							
006610	026767	177764	172164	046:	CMP	AN46,ANS1		;CHECK LEFT HALF
006616	001401				BEQ	.+4		
006620	104004				HLT+4			;LEFT HALF IS WRONG
006622	026767	177754	172154		CMP	AN46+2,ANS2		;CHECK LEFT HALF
006630	001401				BEQ	.+4		
006632	104004				HLT+4			;LEFT HALF IS WRONG
006634	026767	177744	172144		CMP	AN46+4,ANS3		;CHECK RIGHT HALF
006642	001401				BEQ	.+4		
006644	104004				HLT+4			;RIGHT HALF IS WRONG
006646	026767	177734	172134		CMP	AN46+6,ANS4		;CHECK RIGHT HALF
006654	001401				BEQ	.+4		
006656	104004				HLT+4			;RIGHT HALF IS WRONG

```

1688
1689
1690
1691
1692
1693
1694 006660 104400
1695 006662 170127 047600
1696 006666 172467 000024
1697 006672 174467 000030
1698 006676 170200
1699 006700 022700 047600
1700 006704 001401
1701 006706 104000
1702
1703 006710 174067 172066
1704 006714 000414
1705
1706 006716 040700 000000 000000 N47: .FLT4 6
1707 006724 000000
1708 006726 040400 000000 000000 M47: .FLT4 2
1709 006734 000000
1710 006736 040500 000000 000000 AN47: .FLT4 3
1711 006744 000000
1712
1713 006746 026767 177764 172026 047: CMP AN47,ANS1 ;CHECK LEFT HALF
1714 006754 001401 BEQ .+4 ;LEFT HALF IS WRONG
1715 006756 104004 HLT+4
1716
1717 006760 026767 177754 172016 CMP AN47+2,ANS2 ;CHECK LEFT HALF
1718 006766 001401 BEQ .+4 ;LEFT HALF IS WRONG
1719 006770 104004 HLT+4
1720
1721 006772 026767 177744 172006 CMP AN47+4,ANS3 ;CHECK RIGHT HALF
1722 007000 001401 BEQ .+4 ;RIGHT HALF IS WRONG
1723 007002 104004 HLT+4
1724
1725 007004 026767 177734 171776 CMP AN47+6,ANS4 ;CHECK RIGHT HALF
1726 007012 001401 BEQ .+4 ;RIGHT HALF IS WRONG
1727 007014 104004 HLT+4
1728

```

```

*****
:TEST 47 TEST OF DIVD FPU INSTRUCTION
: 6 / 2 = 3
: USING ACO FPC = 47600 FEC = N/A
*****

```















```

*****
: TEST 56 TEST OF DIVD FPU INSTRUCTION
: 1.3333333333333333 / 2 = .666666666666666667
: USING ACC FPC = 47600 FEC = N/A
*****

```

010102	104400					SCOPE		
010104	170127	047600				LDFPS	#47600&57760	
010110	172467	000024				LDD	M56,0	:LOAD 1.3333333333333333 INTO ACC
010114	174467	000030				DIVD	M56,0	:DIVIDE 1.3333333333333333 BY 2
010120	170200					STFPS	FPS	:STORE FLOATING POINT STATUS
010122	022700	047600				CMP	#47600,FPS	:CHECK FLOATING POINT STATUS
010126	001401					BEQ	+.4	:BRANCH IF OK
010130	104000					HLT		:FPS NOT EQUAL TO 47600
010132	174067	170644				STD	0,ANS1	
010136	000414					BR	056	
010140	040252	125252	125252	N56:	.FLT4	1.3333333333333333		
010146	125253							
010150	040400	000000	000000	M56:	.FLT4	2		
010156	000000							
010160	040052	125252	125252	ANS6:	.FLT4	.666666666666666667		
010166	125253							
010170	026767	177764	170604	056:	CMP	ANS6,ANS1		:CHECK LEFT HALF
010176	001401				BEQ	+.4		
010200	104004				HLT+4			:LEFT HALF IS WRONG
010202	026767	177754	170574		CMP	ANS6+2,ANS2		:CHECK LEFT HALF
010210	001401				BEQ	+.4		
010212	104004				HLT+4			:LEFT HALF IS WRONG
010214	026767	177744	170564		CMP	ANS6+4,ANS3		:CHECK RIGHT HALF
010222	001401				BEQ	+.4		
010224	104004				HLT+4			:RIGHT HALF IS WRONG
010226	026767	177734	170554		CMP	ANS6+6,ANS4		:CHECK RIGHT HALF
010234	001401				BEQ	+.4		
010236	104004				HLT+4			:RIGHT HALF IS WRONG



```

*****
:TEST 60 TEST OF DIVD FPU INSTRUCTION
: .66666666666666667 / .5 = 1.3333333333333333
: USING ACD FPC = 47600 FEC = N/A
*****

```

2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097

010376	104400				SCOPE		
010400	170127	047600			LDFPS	#47600&57760	
010404	172467	000024			LDD	N60,0	:LOAD .66666666666666667 INTO ACD
010410	174467	000030			DIVD	M60,0	:DIVIDE .66666666666666667 BY .5
010414	170200				STFPS	FPS	:STORE FLOATING POINT STATUS
010416	022700	047600			CMP	#47600,FPS	:CHECK FLOATING POINT STATUS
010422	001401				BEQ	+.4	:BRANCH IF OK
010424	104000				HLT		:FPS NOT EQUAL TO 47600
010426	174067	170350			STD	0,ANS1	
010432	000414				BR	060	
010434	040052	125252	125252	N60:	.FLT4	.66666666666666667	
010442	125253						
010444	040000	000000	000000	M60:	.FLT4	.5	
010452	000000						
010454	040252	125252	125252	AN60:	.FLT4	1.3333333333333333	
010462	125253						
010464	026767	177764	170310	060:	CMP	AN60,ANS1	:CHECK LEFT HALF
010472	001401				BEQ	+.4	
010474	104004				HLT+4		:LEFT HALF IS WRONG
010476	026767	177754	170300		CMP	AN60+2,ANS2	:CHECK LEFT HALF
010504	001401				BEQ	+.4	
010506	104004				HLT+4		:LEFT HALF IS WRONG
010510	026767	177744	170270		CMP	AN60+4,ANS3	:CHECK RIGHT HALF
010516	001401				BEQ	+.4	
010520	104004				HLT+4		:RIGHT HALF IS WRONG
010522	026767	177734	170260		CMP	AN60+6,ANS4	:CHECK RIGHT HALF
010530	001401				BEQ	+.4	
010532	104004				HLT+4		:RIGHT HALF IS WRONG





K04

```

*****
:TEST 62                TEST OF DIVD FPU INSTRUCTION
:   0 / 0 = 0
:   USING ACO           FPC = 147604   FEC = 4
*****

```

```

1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186

```

```

010676 104400          SCOPE
010700 170127 047600  LDFPS   #147604&57760
010704 172467 000042  LDD     N62,0           ;LOAD 0 INTO ACO
010710 174467 000046  DIVD   M62,0           ;DIVIDE 0 BY 0
010714 170200          STFPS   FPS             ;STORE FLOATING POINT STATUS
010716 170367 170100  STST FEC           ;STORE EXCEPTION CODES
010722 022700 147604  CMP     #147604,FPS    ;CHECK FLOATING POINT STATUS
010726 001401          BEQ     .+4            ;BRANCH IF OK
010730 104000          HLT
                                ;FPS NOT EQUAL TO 147604

010732 022767 000004 170062  CMP     #4,   FEC       ;CHECK FLOATING EXCEPTION CODE
010740 001401          BEQ     .+4            ;BRANCH IF OK
010742 104000          HLT
                                ;FEC NOT EQUAL TO 4

010744 174067 170032          STD     0,ANS1
010750 000414          BR      062

010752 000000 000000 000000 N62:   .FLT4  0
010760 000000          M62:   .FLT4  0
010762 000000 000000 000000 M62:   .FLT4  0
010770 000000          AN62:  .FLT4  0
010772 000000 000000 000000
011000 000000

011002 026767 177764 167772 062:   CMP     AN62,ANS1      ;CHECK LEFT HALF
011010 001401          BEQ     .+4            ;LEFT HALF IS WRONG
011012 104004          HLT+4

011014 026767 177754 167762  CMP     AN62+2,ANS2    ;CHECK LEFT HALF
011022 001401          BEQ     .+4            ;LEFT HALF IS WRONG
011024 104004          HLT+4

011026 026767 177744 167752  CMP     AN62+4,ANS3    ;CHECK RIGHT HALF
011034 001401          BEQ     .+4            ;RIGHT HALF IS WRONG
011036 104004          HLT+4

011040 026767 177734 167742  CMP     AN62+6,ANS4    ;CHECK RIGHT HALF
011046 001401          BEQ     .+4            ;RIGHT HALF IS WRONG
011050 104004          HLT+4

```

2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2213  
2214  
2215  
2216  
2217  
2218  
2219  
2220  
2221  
2222  
2223  
2224  
2225  
2226  
2227  
2228  
2229  
2230  
2231  
2232

011052 104400  
011054 170127 047600  
011060 172467 000042  
011064 174467 000046  
011070 170200  
011072 170367 167724  
011076 022700 147600  
011102 001401  
011104 104000  
011106 022767 000004 167706  
011114 001401  
011116 104000  
011120 174067 167656  
011124 000414  
011126 037652 125252 125252 N63:  
011134 125253  
011136 000000 000000 000000 M63:  
011144 000000  
011146 037652 125252 125252 AN63:  
011154 125253  
011156 026767 177764 167616 063:  
011164 001401  
011166 104004  
011170 026767 177754 167606  
011176 001401  
011200 104004  
011202 026767 177744 167576  
011210 001401  
011212 104004  
011214 026767 177734 167566  
011222 001401  
011224 104004

```
*****
:TEST 63 TEST OF DIVD FPU INSTRUCTION
: .33333333333333333333 / 0 = .33333333333333333333
: USING ACO FPC = 147600 FEC = 4
*****

SCOPE
LDFPS #147600&57760
LDD N63,0 ;LOAD .33333333333333333333 INTO ACO
DIVD M63,0 ;DIVIDE .33333333333333333333 BY 0
STFPS FPS ;STORE FLOATING POINT STATUS
STST FEC ;STORE EXCEPTION CODES
CMP #147600,FPS ;CHECK FLOATING POINT STATUS
BEQ .+4 ;BRANCH IF OK
HLT ;FPS NOT EQUAL TO 147600

CMP #4, FEC ;CHECK FLOATING EXCEPTION CODE
BEQ .+4 ;BRANCH IF OK
HLT ;FEC NOT EQUAL TO 4

STD 0,ANS1
BR 063

.N63: .FLT4 .33333333333333333333
.M63: .FLT4 0
.AN63: .FLT4 .33333333333333333333

CMP AN63,ANS1 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4

CMP AN63+2,ANS2 ;CHECK LEFT HALF
BEQ .+4 ;LEFT HALF IS WRONG
HLT+4

CMP AN63+4,ANS3 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4

CMP AN63+6,ANS4 ;CHECK RIGHT HALF
BEQ .+4 ;RIGHT HALF IS WRONG
HLT+4
```

2233	011226	104400			DCNE:	SCOPE		
2234	011230	032737	002000	177570		BIT	#SW10, @#SWR	;RING THE BELL?
2235	011236	001005				BNE	1\$	;NO!
2236	011240	012767	000007	001242		MOV	#BELL, .TYPE	;TYPE A BELL
2237	011246	000004	012510			TYPE	.TYPE	
2238	011252	005046			1\$:	CLR	-(6)	;CLEAR TRACE TRAP
2239	011254	032737	010000	177570		BIT	#SW12, @#SWR	;RUN WITH TRT?
2240	011262	001010				BNE	2\$	
2241	011264	005167	001222			COM	TRPB	
2242	011270	100005				BPL	2\$	
2243	011272	052716	000020			BIS	#20, (6)	;SET TRACE TRAP
2244	011276	012746	001062			MOV	#BEGIN, -(6)	;JUMP TO START OF TEST
2245	011302	000412				BR	YESRT	
2246	011304	012746	001062		2\$:	MOV	#BEGIN, -(6)	;JUMP TO START OF TEST
2247	011310	013700	000042			MOV	@#42, R0	;GET MONITOR ADDRESS
2248	011314	001404				BEQ	3\$	;IF NONE
2249	011316	004710				JSR	7, (0)	;GO TO MONITOR
2250	011320	000240				NOP		
2251	011322	000240				NOP		
2252	011324	000240				NOP		
2253	011326	000002			3\$:	RTI		
2254	011330	000002			YESRT:	RTI		;RETURN TO PROGRAM FROM TRAP
2255								
2256	011332	032737	000400	177570	.EMT:	BIT	#SW08, @#SWR	;KILL LDUB OR LOOP ON SPEC. TEST
2257	011340	001404				BEQ	1\$	
2258	011342	123767	177570	167430		CMPB	@#SWR, ICNT	;ON RIGHT TEST? *SW7-0*
2259	011350	001437				BEQ	OVER	
2260	011352	113703	177570		1\$:	MOVB	@#SWR, R3	;GET UB BITS
2261	011356	170003				LDUB		
2262	011360	032737	040000	177570		BIT	#SW14, @#SWR	;LOOP ON TEST
2263	011366	001026				BNE	KIT	
2264	011370	032737	004000	177570		BIT	#SW11, @#SWR	;KILL ITERATIONS
2265	011376	001012				BNE	SAVLAD	
2266	011400	105767	167375			TSTB	ICNT+1	
2267	011404	001404				BEQ	2\$	;BRANCH IF FIRST
2268	011406	126767	001106	167365		CMPB	TIMES, ICNT+1	;DONE?
2269	011414	001013				BNE	KIT	;BRANCH IF NOT
2270	011416	112767	000001	167355	2\$:	MOVB	#1, ICNT+1	;FIRST ITERATION
2271	011424	105267	167350		SAVLAD:	INCB	ICNT	;COUNT TEST NUMBERS
2272	011430	011667	001060			MOV	(6), LAD	;SAVE LOOP ADDRESS
2273	011434	016737	167340	177570		MOV	ICNT, @#DISPLAY	;DISPLAY TEST NO. AND ITERATION COUNT
2274	011442	000002				RTI		;RETURN
2275								
2276	011444	105267	167331		KIT:	INCB	ICNT+1	
2277	011450	016737	167324	177570	OVER:	MOV	ICNT, @#DISPLAY	;SET UP DISPLAY
2278	011456	005767	001032			TST	LAD	;FIRST ONE?
2279	011462	001760				BEQ	SAVLAD	
2280	011464	016716	001024			MOV	LAD, (6)	;FUDGE RETURN ADDRESS
2281	011470	000002				RTI		;FIXES PS

2282	011472	032737	002000	177570	.TRP:	BIT	#SW10, @#SWR	; BELL ON ERROR?
2283	011500	001405				BEQ	1\$	; NO - SKIP
2284	011502	012767	000007	001000		MOV	#BELL, .TYPE	; TYPE A BELL
2285	011510	000004	012510			TYPE	.TYPE	
2286	011514	004767	000406		1\$:	JSR	PC, ERROR	; COUNT THE NUMBER OF ERRORS
2287	011520	010446				MOV	R4, -(6)	
2288	011522	032737	020000	177570		BIT	#SW13, @#SWR	; SKIP TYPEOUT IF SET
2289	011530	001072				BNE	4\$	
2290	011532	000004	012456			TYPE	RETURN	
2291	011536	016646	000002			MOV	2(6), -(6)	; PUT ADDRESS OF INSTRUCTION ON STACK
2292	011542	162716	000002			SUB	#2, (6)	
2293	011546	011605				MOV	(6), TTY	; TYPE (6) IN OCTAL
2294	011550	004767	000212			JSR	%7, PRINTR	; TYPE LEADING ZERO'S
2295	011554	000004	012464			TYPE	SPACE+3	
2296	011560	010005				MOV	R0, TTY	; TYPE R0 IN OCTAL
2297	011562	004767	000200			JSR	%7, PRINTR	; TYPE LEADING ZERO'S
2298	011566	000004	012465			TYPE	SPACE+4	
2299	011572	012703	001002			MOV	#ANS1, R3	; ADDRESS OF DATA
2300	011576	113604				MOVB	2(6)+, R4	; AMOUNT OF DATA IN TABLE
2301	011600	001426				BEQ	3\$	
2302	011602	100016				BPL	2\$	; TYPE STACK?
2303	011604	016667	000006	167170		MOV	6(6), ANS1	
2304	011612	016667	000010	167164		MOV	10(6), ANS2	
2305	011620	016667	000012	167160		MOV	12(6), ANS3	
2306	011626	016667	000014	167154		MOV	14(6), ANS4	
2307	011634	042704	177600			BIC	#177600, R4	; CLEAR SIGN
2308	011640	000004	012465		2\$:	TYPE	SPACE+4	
2309	011644	012305				MOV	(3)+, TTY	; TYPE (3)+ IN OCTAL
2310	011646	004767	000114			JSR	%7, PRINTR	; TYPE LEADING ZERO'S
2311	011652	005304				DEC	R4	
2312	011654	001371				BNE	2\$	
2313	011656	005700			3\$:	TST	FPS	
2314	011660	100016				BPL	4\$	
2315	011662	000004	012461			TYPE	SPACE	
2316	011666	170367	167130			STST	FEC	
2317	011672	016705	167124			MOV	FEC, TTY	; TYPE FEC IN OCTAL
2318	011676	004767	000064			JSR	%7, PRINTR	; TYPE LEADING ZERO'S
2319	011702	000004	012464			TYPE	SPACE+3	
2320	011706	016705	167112			MOV	FEA, TTY	; TYPE FEA IN OCTAL
2321	011712	004767	000050			JSR	%7, PRINTR	; TYPE LEADING ZERO'S
2322	011716	012604			4\$:	MOV	(6)+, R4	
2323	011720	005737	177570			TST	@#SWR	; HALT ON ERROR
2324	011724	100001				BPL	+.4	; SKIP IF CONTINUE
2325	011726	000000				HALT		; HALT ON ERROR!
2326	011730	032737	001000	177570		BIT	#SW09, @#SWR	; CHECK FOR INHIBIT LOOP ON ERROR
2327	011736	001001				BNE	+.4	; SKIP IF LOOP ON ERROR
2328	011740	000002				RTI		
2329	011742	105067	167033			CLRB	ICNT+1	
2330	011746	032737	000400	177570		BIT	#SW08, @#SWR	; CHECK FOR LOAD MICROBREAK
2331	011754	001233				BNE	KIT	; BRANCH IF NOT
2332	011756	113703	177570			MOVB	@#SWR, R3	; PUT MICROBREAK ADDRESS IN R3
2333	011762	170003				LDUB		; LOAD MICROBREAK
2334	011764	000627				BR	KIT	; LOOP ON TEST UNTIL NO ERRORS



```

012170 012170 012364 000306 POWDOWN: MOV #ILLUP, 2UPVEC :SET FOR FAST UP
012171 012171 000340 000302 MOV #340, 2UPVEC+2 :PRIO:7
012172 012172 STPS -(6) :GET THE FPS
012173 012173 SETD :
012174 012174 STD AC0, -(6) :SAVE AC'S
012175 012175 STD AC1, -(6)
012176 012176 STD AC2, -(6)
012177 012177 STD AC3, -(6)
012178 012178 LDD AC4, AC0
012179 012179 STD AC0, -(6)
012180 012180 LDD AC5, AC0
012181 012181 STD AC0, -(6)
012182 012182 MOV R0, -(6) :SAVE REGISTERS
012183 012183 MOV R1, -(6)
012184 012184 MOV R2, -(6)
012185 012185 MOV R3, -(6)
012186 012186 MOV R4, -(6)
012187 012187 MOV R5, -(6)
012188 012188 MOV SAVE6, SAVE6 :SAVE SP
012189 012189 MOV #0, 2UPVEC :SET UP VECTOR
012190 012190 HALT

012191 012191 000220 000226 POWUP: MOV SAVE6, SP :GET SP
012192 012192 000204 15: CLR R1 :WAIT LOOP FOR THE TTY
012193 012193 INC R1
012194 012194 BFM R1, 15
012195 012195 MOV (6)+, R0 :GET THE REGISTERS
012196 012196 MOV (6)+, R1
012197 012197 MOV (6)+, R2
012198 012198 MOV (6)+, R3
012199 012199 MOV (6)+, R4
012200 012200 MOV (6)+, R5
012201 012201 SETD :
012202 012202 LDD (6)+, AC0 :RESTORE THE AC'S
012203 012203 STD AC0, AC5
012204 012204 LDD (6)+, AC0
012205 012205 STD AC0, AC4
012206 012206 LDD (6)+, AC3
012207 012207 LDD (6)+, AC2
012208 012208 LDD (6)+, AC1
012209 012209 LDD (6)+, AC0
012210 012210 LDFPS (6)+ :RESTORE FPS
012211 012211 012170 000140 MOV #POWDOWN, 2DOWNVEC :SET UP THE POWER DOWN VECTOR
012212 012212 000340 000134 MOV #340, 2DOWNVEC+2
012213 012213 000004 TYPE :.ASCIZ <15><12>"POWER"
012214 012214 000002 RTI

012215 012215 000000 ILLUP: HALT :THE POWER UP SEQUENCE WAS STARTED
012216 012216 000776 BR : BEFORE THE POWER DOWN WAS COMPLETE

```

010546	000002		.TOT:	MOV	TTY, -(6)	:SAVE TTY
017605				MOV	32(6), TTY	:GET ADDRESS TO BE TYPED
105715			18:	TSTB	(TTY)	:TERMINATOR?
001406				BFC	26	
112537	177566			MOV	(TTY)+, 3#177566	:LOAD AND TYPE THE CHARACTER
105737	177564			TSTB	3#177564	:IS THE PRINTER READY
100376				BPL	1-4	
000770				BRL	16	:GET THE NEXT CHARACTER
017646	000002		28:	MOV	32(6), -(6)	:GET ADDRESS TO BE TYPED
062766	000002	000004		ADD	2, 4(6)	:ADD 2 TO THE ADDRESS
022666	000002			CMP	(6)+, 2(6)	:IS IT .+2?
001006				BNE	36	:NO
052705	000002			ADD	2, TTY	:ADD 2 TO THE ADDRESS
042705	000001			BIC	1, TTY	:BACK UP TO AN EVEN BYTE
010566	000002			MOV	TTY, 2(6)	:RESTORE ADDRESS
012605			38:	MOV	(6)+, TTY	:RESTORE TTY
000002				RTI		:RETURN
012456	005016	000	RETURN:	.ASCIZ	<15><12>	:RETURN AND LINEFEED
012461	011	020012	SPACE:	.ASCIZ	<15><12>" "	:RETURN AND 3 SPACES
012466	000	020040				
012470	000000		.EVEN			
012472	000000		SAVE:	0		
012474	172160		FPTADR:	172160		:FLOATING POINT ADDRESS ON THE 11/20
012476	000244	000024	FVFC:	44		:FLOATING POINT VECTOR ADDRESS
012478	000024	000024	DWVFC:	44		:POWER DOWN VECTOR ADDRESS
012480	000024	000024	UPVFC:	44		:POWER UP VECTOR ADDRESS
012482	000000		TYPE:			
012484	000000		TABLE:			
012486	000000		LOOP:			:LOOP ADDRESS
012488	000000		ERRC:			:ERROR COUNT
012490	000377		TIMES:	377		:ITERATION COUNT
012492	000001		.END			









DEPT OF DEFENSE  
OFFICE OF THE SECRETARY  
GENERAL INVESTIGATIVE DIVISION

LIST OF DIVISIONS AND DIVISION SYMBOLS

Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name	Division Symbol	Division Name
01	...	02	...	03	...	04	...	05	...	06	...	07	...	08	...	09	...	10	...
11	...	12	...	13	...	14	...	15	...	16	...	17	...	18	...	19	...	20	...
21	...	22	...	23	...	24	...	25	...	26	...	27	...	28	...	29	...	30	...
31	...	32	...	33	...	34	...	35	...	36	...	37	...	38	...	39	...	40	...
41	...	42	...	43	...	44	...	45	...	46	...	47	...	48	...	49	...	50	...
51	...	52	...	53	...	54	...	55	...	56	...	57	...	58	...	59	...	60	...
61	...	62	...	63	...	64	...	65	...	66	...	67	...	68	...	69	...	70	...
71	...	72	...	73	...	74	...	75	...	76	...	77	...	78	...	79	...	80	...
81	...	82	...	83	...	84	...	85	...	86	...	87	...	88	...	89	...	90	...
91	...	92	...	93	...	94	...	95	...	96	...	97	...	98	...	99	...	00	...

0007350	1819	1829#
0007506	1860	1870#
0007644	1901	1911#
0100000	1944	1952#
0100144	1980	1992#
0100288	2024	2034#
0017200	596	605#
0104224	2065	2075#
0105996	2108	2118#
0107772	2149	2164#
0111256	2195	2210#
0020160	622	631#
0114560	2259	2277#
0001246	474	478#
0002132	656	660#
0002264	688	686#
0002396	708	712#
0002528	734	738#
0002660	760	764#
0002792	786	790#
0003012	812	816#
0003144	838	842#
0003276	864	868#
0003408	890	894#
0003540	916	920#
0003672	942	946#
0003804	968	972#
0003936	994	998#
0004068	1020	1024#
0004200	1048	1057#
0004332	526	530#
0004464	1089	1098#
0004596	1130	1139#
0004728	1171	1180#
0004860	1212	1221#
0005072	1253	1262#
0005230	1294	1303#
0005366	1335	1344#
0015400	1376	1385#
005524	552	556#
005662	1417	1426#
006020	1458	1467#
006156	1499	1508#
006314	1540	1549#
006452	1581	1590#
006610	1622	1631#
006746	1663	1672#
001636	1704	1713#
007104	578	582#
007242	1745	1754#
007400	1786	1795#
007536	1827	1836#
007674	1868	1877#
010032	1909	1918#
	1950	1959#



1208	1222	1226	1230	1234	1249	1263	1267	1271	1275	1290	1304	1308	1309
1312	1316	1331	1345	1349	1353	1357	1372	1386	1390	1394	1408	1412	1413
1427	1431	1435	1439	1454	1468	1472	1476	1480	1495	1509	1513	1517	1518
1521	1526	1550	1554	1558	1562	1577	1591	1595	1599	1603	1617	1621	1622
1636	1640	1644	1659	1673	1677	1681	1685	1700	1714	1718	1722	1726	1727
1741	1755	1759	1763	1767	1782	1796	1800	1804	1818	1822	1826	1830	1831
1845	1849	1864	1878	1882	1886	1890	1905	1919	1923	1927	1931	1935	1936
1960	1964	1969	1972	1987	2001	2005	2009	2013	2017	2021	2025	2029	2030
2054	2069	2083	2087	2091	2095	2112	2126	2130	2134	2138	2142	2146	2147
2172	2176	2180	2184	2200	2204	2218	2222	2226	2230	2234	2238	2242	2243
2251	2254	2259	2366#	2423	2427	2434	2449#						
.FMT	0111333												
.TOT	0123700												
.TRP	011472												
.TYPE	012510												
	2236*	2237	2264*	2285	2455#								

DUMP	371#	2293	2296	2309	2317	2320								
PRINT	371#	2423												
SDUMP	371#													
STATUS	371#	468	494	520	546	572	598	624	650	676	702	728	754	780
	832	858	884	910	936	962	988	1014	1042	1083	1124	1165	1206	1247
	1329	1370	1411	1452	1493	1534	1575	1616	1657	1698	1739	1780	1821	1862
	1944	1985	2026	2067	2110	2151	2197							
TYPEN	371#	2236	2284											
\$DIVD	459#	1032	1073	1114	1155	1196	1237	1278	1319	1360	1401	1442	1483	1524
	1606	1647	1688	1729	1770	1811	1852	1893	1934	1975	2016	2057	2141	2187
\$DIVDR	459#	2098												
\$DIVF	459#	485	511	537	563	589	615	641	667	693	719	745	771	797
	849	875	901	927	953	979	1005							923





JMP	414															
JSR	2249	2286	2294	2297	2310	2318	2321	2377								
LDC	1040	1081	1122	1163	1204	1245	1286	1327	1368	1409	1450	1491	1532	1573	1614	
	1655	1696	1737	1778	1819	1860	1901	1942	1983	2024	2065	2106	2108	2149	2195	
	2327	2389	2412	2414	2416	2417	2418	2419								
LDF	456	492	518	544	570	596	622	648	674	700	726	752	778	804	830	
	856	882	908	934	960	986	1012									
LDFPS	465	491	517	543	569	595	621	647	673	699	725	751	777	803	829	
	855	881	907	933	959	985	1011	1039	1080	1121	1162	1203	1244	1285	1326	
	1367	1408	1449	1490	1531	1572	1613	1654	1695	1736	1777	1818	1859	1900	1941	
	1982	2023	2064	2105	2148	2194	2420									
LDLB	2261	2333														
MOV	435	436	438	441	444	445	446	447	448	449	450	451	452	453	454	
	455	456	2236	2244	2246	2247	2272	2273	2277	2280	2284	2287	2291	2293	2296	
	2299	2303	2304	2305	2306	2309	2317	2320	2322	2339	2340	2363	2374	2379	2380	
	2391	2392	2393	2394	2395	2396	2397	2398	2401	2405	2406	2407	2408	2409	2410	
	2421	2422	2428	2429	2436	2442	2443									
MOV8	2260	2270	2300	2332	2335	2338	2360	2432								
NOP	2250	2251	2252													
ROL	2344	2346	2348													
ROLB	2345	2347	2349													
RTI	420	2253	2254	2274	2281	2328	2424	2444								
RTS	2364	2378														
SETD	2382	2411														
STD	1047	1088	1129	1170	1211	1252	1293	1334	1375	1416	1457	1498	1539	1580	1621	
	1662	1703	1744	1785	1826	1867	1908	1949	1990	2031	2072	2107	2115	2161	2207	
	2383	2384	2385	2386	2388	2390	2413	2415								
STF	473	499	525	551	577	603	629	655	681	707	733	759	785	811	837	
	863	889	915	941	967	993	1019									
STFPS	417	468	494	520	546	572	598	624	650	676	702	728	754	780	806	
	832	858	884	910	936	962	988	1014	1042	1083	1124	1165	1206	1247	1288	
	1329	1370	1411	1452	1493	1534	1575	1616	1657	1698	1739	1780	1821	1862	1903	
	1944	1985	2026	2067	2110	2151	2197	2381								
STST	418	2152	2198	2316												
SUB	2292															
TRAP	376															
TST	437	2278	2313	2323												
TSTB	2256	2350	2353	2430	2433											
.ASCIZ	2424	2446	2447													
.BLKW	2366															
.ENABL	371															
.END	2460															
.ENDC	469	473	495	499	521	525	547	551	573	577	599	603	625	629	651	
	655	677	681	703	707	729	733	755	759	781	785	807	811	833	837	
	859	863	885	889	911	915	937	941	963	967	989	993	1015	1019	1043	
	1047	1084	1088	1125	1129	1166	1170	1207	1211	1248	1252	1289	1293	1330	1334	
	1371	1375	1412	1416	1453	1457	1494	1498	1535	1539	1576	1580	1617	1621	1658	
	1662	1699	1703	1740	1744	1781	1785	1822	1826	1863	1867	1904	1908	1945	1949	
	1986	1990	2027	2031	2068	2072	2111	2115	2153	2161	2199	2207				
.EVEN	2424	2449														
.FLT2	475	476	477	501	502	503	527	528	529	553	554	555	579	580	581	
	605	606	607	631	632	633	657	658	659	683	684	685	709	710	711	
	735	736	737	761	762	763	787	788	789	813	814	815	839	840	841	
	865	866	867	891	892	893	917	918	919	943	944	945	969	970	971	
	995	996	997	1021	1022	1023										
.FLT4	1050	1052	1054	1091	1093	1095	1132	1134	1136	1173	1175	1177	1214	1216	1218	



