

DQ11

INTERRUPT TESTS
CZDQCE0

AH-8612E-MC
COPYRIGHT ©74-78
FICHE 1 OF 1

JAN 1979
digital
MADE IN USA

This microfiche card contains a grid of frames. The first column of frames contains text, likely test names or descriptions. The subsequent columns contain data, which appears to be binary or hexadecimal representations of test results, organized in a structured format. The frames are arranged in approximately 15 rows and 6 columns.

IDENTIFICATION

PRODUCT CODE: AC-8610E-MC
PRODUCT NAME: CZDQCE0 DQ11 INTR
DATE: JUNE 1978
MAINTAINER: DIAGNOSTIC GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1974, 1978 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASSBUS
DEC	DECUS	DECTAPE	

1. ABSTRACT

THE FUNCTION OF THE DQ11 DIAGNOSTICS ARE TO VERIFY THAT THE OPTION OPERATES ACCORDING TO SPECIFICATIONS.

CURRENTLY THERE ARE SEVEN OFF LINE DIAGNOSTICS THAT ARE TO BE RUN IN SEQUENCE TO INSURE THAT IF AN ERROR SHOULD OCCUR IT WILL BE DETECTED AT AN EARLY STAGE AND INSURING THAT DIAGNOSIS OF ERROR WILL BE IMMEDIATE TO PROBLEM
NOTE: ADDITIONAL DIAGNOSTICS MAY BE ADDED IN THE FUTURE.

THE SEVEN DIAGNOSTICS ARE:

1. CZDQA [REV] BASIS R/W TEST #1
2. CZDQB [REV] BASIC R/W TEST #2
3. CZDQC [REV] BASIC NPR AND INTERRUPT TEST
4. CZDQD [REV] RECEIVER TRANSMITTER EXERCISER TEST
5. CZDQE [REV] MISC. RX AND TX TESTS. PLUS BCC TESTS.
6. CZDQF [REV] CHARACTER DETECT TESTS.
7. CZDQH [REV] CHARACTER LENGTH AND INTERRUPT TESTS.

THERE IS ALSO AN ONLINE TEST TO BE DISCUSSED LATER.

1. CZDQO [REV] ONLINE TEST. (ITEP OVERLAY)

AND A PARAMETER INPUT PROGRAM IS AVAILABLE

1. CZDQG [REV] DQ11 TRIAL PROGRAM (PARAMETER INPUT)

2. REQUIREMENTS

2.1 EQUIPMENT

ANY PDP11 FAMILY CPU (WITH MINIMUM 4K MEMORY)-WITH OR WITHOUT A HARDWARE SWITCH REGISTER (LOC. 177570) ASR 33 (OR EQUIVALENT)
DQ11
SYNC MODEM (ONLY REQUIRED FOR ONLINE TEST)

2.2 STORAGE

PROGRAM WILL LOAD AND RUN IN 4K OF MEMORY.
LOCATION 1400 THRU 1600 ARE ESPECIALLY TO BE NOTED AND TO BE UNTOUCHED BY OPERATOR AFTER DQ11 TRIAL PROGRAM HAS BEEN EXECUTED. OR AFTER THE "AUTO SIZING" HAS BEEN DONE.

3. LOADING PROCEEDURE

3.1 METHOD

ALL PROGRAMS ARE IN ABSOLUTE FORMAT AND

ARE LOADED USING THE ABSOLUTE LOADER.

ABSOLUTE LOADER STARTING ADDRESS *500

MEMORY *
SIZE

4K	17
8K	37
12K	57
16K	77
20K	117
24K	137
28K	157

3.1.1 LOAD THE ADDRESS OF ABS. LOADER (LOC.XXX500)

3.1.2 THEN START

4. STARTING PROCEEDURE

A. LOAD LOC. 200

B. SET SWR TO ZERO FOR 'AUTO SIZING' OR LEAVE
LEAVE SWR BIT 7=1 TO USE EXISTING PARAMETERS SET UP
BY DQ11 TRIAL PROGRAM OR A PREVIOUSLY RUN DQ11 DIAGNOSTIC
THAT USED THE 'AUTO SIZING'.

****REFER TO SECTION 4.1 FOR SOFTWARE SWITCH REGISTER OPERATION
AND OPTIONS.****

NOTE:THE SOFTWARE SWITCH REGISTER IS LOCATED AT LOC.176
SOFTWARE DISPLAY REGISTER IS LOCATED AT LOC.174

C.THEN START

THE PROGRAM WILL TYPE MAINDEC NAME AND PROGRAM NAME
IF THIS WAS THE FIRST START UP OF THE PROGRAM) AND ALSO
THE FOLLOWING:

'MAP OF DQ11 STATUS'

1400	160010
1402	152300
1404	160020
1406	150310

THE ABOVE IS ONLY AN EXAMPLE!

THIS WOULD INDICATE THE STATUS TABLE STARTING AT ADD.
1400 IN THE PROGRAM. THE STATUS TABLE MUST BE VERIFIED BY THE
USER IF AUTO SIZING IS DONE. FOR INFORMATION OF STATUS
TABLE SEE SECTION 8.4 FOR HELP.

****IF THE SOFTWARE SWITCH REGISTER IS SELECTED THEN THE FOLLOWING
WILL BE TYPED AFTER THE PROGRAM IDENTIFIES ITSELF:

SWR=XXXXXX NEW= (REFER TO SECTION 4.1 FOR OPERATOR'S OPTION)****

NOTE:IF USING THE SOFTWARE SWITCH REGISTER WHEN A HARDWARE
SWITCH REGISTER IS AVAILABLE THE PROGRAM WILL NOT
TYPE OUT THE TITLE.

THE PROGRAM WILL TYPE 'R'
AND PROCEED TO RUN THE DIAGNOSTIC

4.1 CONTROL SWITCH SETTINGS

IF THE DIAGNOSTIC IS RUN ON A CPU WITHOUT A SWITCH REGISTER THEN A SOFTWARE SWITCH REGISTER IS USED WHICH ALLOWS THE USER THE SAME SWITCH OPTIONS AS THE HARDWARE SWITCH REGISTER. IF THE HARDWARE SWITCH REGISTER DOES NOT EXIST OR IF ONE DOES AND IT CONTAINS ALL ONES (177777) THEN THE SOFTWARE SWITCH REGISTER (LOC. 176) IS USED.

CONTROL:

THIS PROGRAM ALSO SUPPORTS THE DYNAMIC LOADING OF THE SOFTWARE SWITCH REGISTER (LOC. 176) FROM THE TTY. THIS CAN BE ACCOMPLISHED BY DOING THE FOLLOWING:

- 1) TYPE CONTROL G <^G>; THIS WILL ALLOW THE TTY TO ENTER DATA INTO LOC. 176 AT SELECTED POINTS WITHIN THE PROGRAM.
- 2) THE MACHINE WILL THEN TYPE: SWR=XXXXXXNEW= (XXXXXX IS THE OCTAL CONTENTS OF THE SOFTWARE SWITCH REGISTER.)
- 3) AFTER THE ''NEW='' HAS BEEN TYPED THEN THE OPERATOR CAN DO ONE OF THE FOLLOWING AT THE TTY:
 - A) TYPE A NUMBER TO BE LOADED INTO LOC. 176 FOLLOWED BY A <CR>. (ONLY NUMBERS BETWEEN 0-7 WILL BE ACCEPTED AND ONLY 6 NUMBERS WILL BE ALLOWED) IF A <CR> IS THE FIRST KEY DEPRESSED THE SOFTWARE SWITCH REGISTER CONTENTS WILL NOT BE CHANGED.
 - B) IF A CONTROL U <^U> IS DEPRESSED THEN THE PROGRAM WILL SEND YOU BACK TO STEP 2.

SW 15	SET: HALT ON ERROR
SW 14	SET: LOOP ON CURRENT TEST
SW 13	SET: INHIBIT ERROR PRINT OUT
SW 12	SET: INHIBIT TYPE OUT/BELL ON ERROR.
SW 11	SET: INHIBIT ITERATIONS
SW 10	SET: ESCAPE TO NEXT TEST
SW 09	SET: LOOP WITH CURRENT DATA
SW 08	SET: CATCH ERROR AND LOOP ON IT
SW 07	SET: USE PREVIOUS STATUS TABLE. CLR-DO AUTO SIZE.
SW 06	SET:
SW 05	SET:
SW 04	SET:
SW 03	SET:
SW 02	SET: LOCK ON SELECTED TEST
SW 01	SET: RESTART PROGRAM AT SELECTED TEST
SW 00	SET: RESELECT DQ11'S DESIRED ACTIVE.

4.1.2 SWITCH REGISTER RESTRICTIONS

SW 00 RESELECT DQ11'S DESIRED ACTIVE.
PLEASE NOTE THAT A MESSAGE IS TYPED
OUT FOR SWITCH REGISTER BEING EQUAL TO DQ11'S
ACTIVE. THIS MEANS IF THE SYSTEM HAS
FOUR DQ11S; BITS 00,01,02,03 WILL
BE SET IN LOC 'DQACTV'. USING THIS
SWITCH ALTERS THAT LOCATION; THEREFORE
IF FOUR DQ11S ARE IN THE SYSTEM
DO NOT SET SWITCHS GREATER THAN
SW 03 IN THE UP POSITION. THIS WOULD BE
A FATAL ERROR. DO NOT SELECT MORE ACTIVE
DQ11S THAN HAS BEEN GIVEN INFORMATION
ABOUT IN TRIAL PROGRAM.

METHOD: A: LOAD ADDRESS 200
B: START WITH SW 00=1
C: PROGRAM WILL TYPE MESSAGE
D: CONTINUE THE BINARY NUMBER OF DQ11S DESIRED ACTIVE
EXAMPLE: 1=1 DQ11; 3=2 DQ11; 7=3 DQ11; 17=4 DQ11 37=5 DQ11 ETC.
E: NUMBER (IF VALID) WILL BE IN DATA LIGHTS (EXCLUDING 11/05, 11/04, 11/34)
F: CONTINUE WITH ANY OTHER SWITCH SETTINGS DESIRED.

SW 01 IT IS STRONGLY SUGGESTED THAT
AT LEAST ONE PASS HAS BEEN MADE
BEFORE TRYING TO SELECT A TEST
THAT IS NOT IN THE ORDER OF SEQUENCE
THE REASON BEING IS THAT THE
PROGRAM HAS TO CLEAR AREAS AND SET
UP PARAMETERS. ALSO WHEN A TEST IS
SELECTED ALWAYS START AT THE VERY
BEGINNING OF THAT TEST.

SW 09 LOOP ON CURRENT DATA:
THIS SWITCH WILL ONLY WORK IF
CALL 'SCOPI' IS IN THAT TEST.
THE REASON BEING THAT MOST TESTS
DEAL WITH BLOCKS OF DIFFERENT DATA
TO BE SENT OR RECEIVED ALL AT ONCE
THUS IN BLOCK DATA; ONE PATTERN CANN'T BE SINGLED OUT.

4.1.3 SWITCH REGISTER PRIORITYS

ERROR SWITCHES

1. SW 12 DELETE PRINT OUT/BELL ON ERROR.
2. SW 13 DELETE ERROR PRINTOUT.
3. SW 15 HALT ON THE ERROR.
4. SW 08 GOTO BEGINNING OF THE TEST.
5. SW 10 GOTO NEXT TEST ON ERROR.

****HLT (ERROR) ROUTINE SUPPORTS <^G> OPERATION****

SCOPE SWITCHES

1. SW 09 (IF ENABLED BY "SCOPI")
2. SW 14
3. SW 11

****SCOPE ROUTINE WILL SUPPORT <^G> OPERATION****

4.2 STARTING ADDRESS

STARTING ADDRESS IS AT 000200
THERE ARE NO OTHER STARTING ADDRESSES
FOR THE DQ11 DIAGNOSTICS PREVIOUSLY MENTIONED

NOTE: IF ADDRESS 000042 IS NON-ZERO
THE PROGRAM ASSUMES IT IS UNDER
ACT11 OR DDP CONTROL AND WILL ACT ACCORDINGLY
AFTER *ALL* AVAILABLE DQ11'S ARE TESTED
THE PROGRAM WILL RETURN TO 'DDP2' OR 'ACT-11'.

5. OPERATING PROCEDURE

WHEN PROGRAM IS INITIALLY STARTED MESSAGES AS DESCRIBED IN SECTION
FOUR WILL BE PRINTED.

AND PROGRAM WILL BEGIN RUNNING THE
DIAGNOSTIC

5.2 PROGRAM AND/OR OPERATOR ACTION

THE TYPICAL APPROACH SHOULD BE

1. HALT ON ERROR (VIA SW 15=1)
WHEN EVER AN ERROR OCCURS
2. CLEAR SW 15
3. SET SW 14: (LOOP ON THIS TEST)
4. SET SW 13: (INHIBIT ERROR PRINT OUT)

THE TEST NUMBER AND PC WILL BE TYPED OUT AND
POSSIBLY AN ERROR MESSAGE (THIS DEPENDS ON THE TEST)
TO GIVE THE OPERATOR AN IDEA AS TO THE SOURCE OF THE
PROBLEM. IF IT IS NECESSARY TO KNOW MORE INFORMATION
CONCERNING THE ERROR REPORT; LOOK IN THE LISTING
FOR THAT TEST NUMBER WHICH WAS TYPED OUT
AND THEN NOTE THE PC OF THE ERROR REPORT
THIS WAY THE EXACT FUNCTIONING OF THE TEST
CAN BE INTERPEDITED

6. ERRORS

AS DESCRIBED PREVIOUSLY THERE WILL ALWAYS BE
A TEST NUMBER AND PC TYPED OUT AT THE TIME OF AN
ERROR (PROVIDING SW 13=0 AND SW 12=0). IN MOST CASES ADDITIONAL
INFORMATION WILL BE SUPPLIED THE THE ERROR MESSAGE
WHICH IS TO GIVE THE OPERATOR AN INDICATION OF THE
ERROR.

6.2 ERROR RECOVERY

IF FOR SOME REASON THE DQ11 SHOULD
'HANG THE BUS' (GAIN CONTROL OF BUS SO THAT
CONSOLE MANUAL FUNCTIONS ARE INHIBITED) AN INIT
OR POWER DOWN/UP IS NECESSARY FOR OPERATOR
TO REGAIN CONTROL OF CPU.
IF THIS SHOULD HAPPEN; LOOK IN LOCATION
'TSTNO' (ADDRESS 1226) FOR THE NUMBER OF THE TEST THAT
WAS RUNNING AT THE TIME OF THE CATASTROPHIC
ERROR.
IN THIS WAY THE OPERATOR WILL HAVE AN IDEA AS TO
WHAT THE DQ11 WAS DOING AT THE TIME OF THE ERROR.

6.3 ****HALT RECOVERY WHEN USING SOFTWARE SWITCH REGISTER****

IF THE SOFTWARE SWITCH REGISTER IS TO BE CHANGED AFTER A HALT
THE OPERATOR IS REQUIRED TO TYPE A <^G> BEFORE DEPRESSING CONTINUE.
THE FOLLOWING WILL BE TYPED:

SWR=XXXXXX NEW= (REFER TO SECTION 4.1 FOR OPERATOR OPTION)

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

SEE SECTION 4. (PLEASE)

7.2 OPERATING RESTRICTIONS

DQ11 TRIAL PROGRAM MUST BE RUN PRIOR TO THE
FIRST AND ONLY THE FIRST RUNNING OF ANY DQ11 DIAGNOSTIC

NOTE: IF NO PROGRAM OTHER THAN A
DQ11 DIAGNOSTIC WAS LOADED AFTER DQ11 TRIAL OR
IF CORE MEMORY HAS NOT BEEN CHANGED; OR IF THERE
IS NO DQ11 CONFIGURATION CHANGES; THE
DQ11 TRIAL PROGRAM NEED NEVER BE RUN AGAIN.
HOWEVER IF ANY OF THE ABOVE HAVE BEEN VIOLATED
THE DQ11 TRIAL PROGRAM MUST BE RUN AGAIN
BEFORE RUNNING THE DIAGNOSTICS

NOTE: AN ALTERNATIVE TO THE ABOVE IS ATTEMPTING
THE 'AUTO SIZING' WHEN PROGRAM IS INITIALLY STARTED
WITH SW07=0.

8. MISCELLANEOUS

8.1 EXECUTION TIME

8.2 PASS COMPLETE

WHEN THE DIAGNOSTIC HAS COMPLETED
A PASS THE FOLLOWING IS AN EXAMPLE
OF THE PRINT OUT TO BE EXPECTED.

END PASS AC-8610E-MC CSR: 160000 VEC: 300 PASSES: 000001 ERRORS: 000000

NOTE: THE NUMBERS FOR CSR AND VEC ARE
NOT NECESSARILY THE VALUES FOR THE DEVICE

THEY ARE ONLY FOR THIS EXAMPLE.

8.3 TST1 (MINI MONITOR)

THE VERY FIRST 'TEST' (TST1)
IS *NOT* A TEST OF THE DQ11 HARDWARE
IT IS A MINI-MONITOR USED TO CYCLE DQ11 IN THE
SYSTEM THROUGH THE DIAGNOSTIC.

REMEMBER: TST1 IS NOT A TEST OF DQ11 HARDWARE!!!!!!!

8.4 KEY LOCATIONS

RETURN (1214) CONTAINS THE ADDRESS WHERE PROGRAM WILL
RETURN WHEN ITERATION COUNT IS REACHED
OR IF LOOP ON TEST IS ASSERTED.
NEXT (1216) CONTAINS THE ADDRESS OF THE NEXT TEST
TO BE PERFORMED.
TSTNO (1226) CONTAINS THE NUMBER OF THE TEST NOW
BEING PERFORMED.
RUN (1304) THE BIT IN 'RUN' ALWAYS POINTS ONE
PAST THE DQ11 CURRENTLY BEING TESTED.
EXAMPLE:
(RUN) 1304/0000000001000000
MEANS THAT DQ11 NO.05 IS THE DQ11 NOW
RUNNING.

DQCROO-DQCR17
DQST00-DQST17
(1400)-(1476)

THESE LOCATIONS CONTAIN THE INFORMATION
NEEDED TO TEST UP TO 16 (DECIMAL) DQ11S
SEQUENTIALLY. THEY CONTAIN THE CSR, VECTOR
AND STATUS CONCERNING THE CONFIGURATION
OF EACH DQ11.

DQACTV (1500) EACH BIT SET IN THIS LOCATION INDICATES
THAT THE ASSOCIATED DQ11 WILL BE TESTED
IN TURN.
EXAMPLE:
(DQACTV) 1500/0000000000011111
MEANS THAT DQ11 NO. 00,01,02,03,04
WILL BE TESTED.

EXAMPLE:
(DQACTV) 1500/0000000000010001
MEANS THAT DQ11 NO. 00,04
WILL BE TESTED.

DQCSR (1506) CONTAINS THE RECEIVER CSR OF THE
CURRENT DQ11 UNDER TEST.

DQSTAT (1510) CONTAINS THE STATUS OF THE CURRENT
DQ11 UNDER TEST.

BIT 15 SET: TWO SYNC CHARS/ONE SYNC CHAR
BIT 14 SET: TEST JUMPER INSTALLED/NOT INSTALLED
BIT 13 SET: BB OPTION INSTALLED/NOT INSTALLED
BIT 12 SET: BA OPTION INSTALLED/NOT INSTALLED
BIT 11 SET: ACTIVE ON FIRST NON-SYNC/ACTIVE AFTER NO. OF SYNC
BIT 10 SET: AB OPTION INSTALLED/NOT INSTALLED
BIT 09 SET: ODD VRC/EVEN VRC

BIT 00-08 VECTOR 'A' OF DEVICE

8.5 *** METHOD OF AUTO SIZING ***

8.5.1 FINDING THE CONTROL STATUS REGISTER.

WHEN LOOKING FOR THE CSR IT IS NECESSARY TO TAKE CARE THAT WHEN A CSR IS FOUND THAT IT IS INDEED A DQ11. THAT IS THE METHOD OF MY MADNESS FOR THIS ROUTINE. AN ATTEMPT TO CLEAR THE MISC. REGISTER IS TRIED IF A TIME-OUT TRAP OCCURS POINTERS ARE UPDATED AND ATTEMPTED AGAIN. IF NO TIME-OUT; THE RECEIVER 'ACTIVE BIT' (BIT 12) IS SET AND A *COMPARE* FOR BOTH SYNC1 AND SYNC 2 IS DONE AT THE MISC. REGISTER. IF THEY ARE THERE THIS IS A DQ11. THE INFORMATION IS STORED AWAY.

8.5.2 ONE SYNC BIT OR TWO?

SINCE TOO MUCH HARDWARE MUST BE TURNED ON TO SENSE THE PRESENTS OF ONE SYNC OR TWO. THE PROGRAM ASSUMES TWO SYNC CHARS. NOTE: THIS ASSUMPTION MAY BE ALTERED AFTER AUTO SIZING BY ALTERING BIT 15 IN APPRIOATE DQSTXX: LOCATION.

8.5.3 'BB' OPTION INSTALLED?

TO SENSE FOR THE 'BB' OPTION THE PROGRAM SELECTS THE CHARACTER DET. REGISTER AND THE LOADS IN ALL 1'S; IF ANY ONE OR COMBINATION OF BITS ARE SET THE BB OPTION IS ASSUMED TO EXIST.

8.5.4 'AB' OPTION INSTALLED?

TO SENSE FOR THE 'AB' OPTION THE PROGRAM SELECTS THE POLYNOMIAL REGISTER AND WRITES ALL 1'S INTO IT; IF ANY ONE OR COMBINATION OF BITS ARE SET THE AB OPTION IS ASSUMED TO EXIST.

8.5.5 'BA' OPTION INSTALLED?

TO SENSE FOR 'BA' OPTION REQUEST TO SEND AND DATA TERMINAL READY ARE SET; IF EITHER ONE OR BOTH ARE SET THE PROGRAM ASSUMES THE BA OPTION EXISTS

8.5.6 JUMPER ON END OF CABLE? ***NOTE:CZDQE ONLY***

THE PROGRAM CHECKS TO SEE IF EITHER OR BOTH CLEAR TO SEND AND CARRIER ARE SET; IF SO THE PROGRAM ASSUMES THE TEST JUMPER IS ON THE END OF THE CABLE.

8.5.7 ACTIVE ON FIRST NON-SYNC?

SINCE TOO MUCH HARDWARE MUST BE TURNED ON TO SENSE FOR WHEN THE DQ11 GOES ACTIVE THE PROGRAM ASSUMES 'ACTIVE ON FIRST NON-SYNC'. NOTE: THIS CAN BE CHANGED BY ALTERING BIT 11 IN THE APPRIOATE DQSTXX: AFTER AUTO SIZING

8.5.8 SET FOR ODD OR EVEN PARITY?

AS ABOVE TOO MUCH HARDWARE IS NEED TO SENSE WHICH PARITY WAS SELECTED.SO THE PROGRAM ASSEMES ODD PARITY.
NOTE: THIS CAN BE CHANGED BY ALTERING BIT 9 IN APPRIO-
ATE DQSTXX: LOCATION. AFTER AUTO SIZING

8.5.9 FINDING THE VECTOR.

THE PROGRAM SETS 'PRIMARY DONE','SECONDAY DONE', AND 'INTERUPT ENABLE'
AND LOOKS FOR AN INTERUPT. IF IT INTERUPTS IT IS PICKED
UP AND STORED AWAY. IF NO INTERUPT OCCURES THE PROGRAM
ASSUMES VECTOR =300. THIS PROBLEM WILL BE FIXED IN ONE
OF THE DIAGNOSTICS AND *AUTO SIZING* SHOULD BE REDONE TO
GET THE CORRECT VECTOR.

9. PROGRAM DESCRIPTION

CONTAINED WITHIN LISTING

10. LISTING

FOLLOWING

```
522          177320          NON.EX=177320
523                                     .ENABLE AMA
524
525                                     ;CZDQCE0/<377>/DQ11 INTERRUPT AND NPR LOGIC TEST
526                                     ;COPYRIGHT 1975, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
527
528                                     ;REVISED 16-DEC-76 BY R. BLACK
529                                     :
530                                     :   A)SUPPORTS SOFTWARE SWITCH REGISTER
531                                     :   B)SUPPORTS THE DYNAMIC LOADING OF THE SOFTWARE SWITCH REGISTER
532                                     :   BY <^G>.
533                                     ;STARTING PROCEDURE
534                                     ;LOAD PROGRAM
535                                     ;LOAD ADDRESS 000200
536                                     ;PRESS START
537                                     ;PROGRAM WILL TYPE "CZDQCE0/<377>/DQ11 INTERRUPT AND NPR LOGIC TEST"
538                                     ;PROGRAM WILL TYPE 'R' TO INDICATE THAT TESTING HAS STARTED
539                                     ;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
540                                     ;AND THEN RESUME TESTING
541
542                                     ;SWITCH REGISTER OPTIONS
543
544          100000          SW15=100000          ;=1,HALT ON ERROR
545          040000          SW14=40000          ;=1,LOOP ON CURRENT TEST
546          020000          SW13=20000          ;=1,INHIBIT ERROR TIMEOUT
547          010000          SW12=10000          ;=1,DELETE TIMEOUT/BELL ON ERROR.
548          004000          SW11=4000          ;=1,INHIBIT ITERATIONS
549          002000          SW10=2000          ;=1,ESCAPE TO NEXT TEST ON ERROR
550          001000          SW09=1000          ;=1,LOOP WITH CURRENT DATA
551          000400          SW08=400          ;=1,LOOP ON ERROR
552          000100          SW06=100
553          000040          SW05=40
554          000020          SW04=20
555          000010          SW03=10
556          000004          SW02=4          ;LOCK ON TEST SELECT
557          000002          SW01=2          ;RESTART PROGRAM AT SELECTED TEST
558          000001          SW00=1          ;RESELECT DQ11 DESIRED ACTIVE
559                                     ;NOTE: THIS MUST NOT EXCEED ORIGINAL COUNT
```

GENERAL DEFINATIONS AND EQUIVALENCIES

```
560
561
562           ;REGISTER DEFINITIONS
563
564           R0=%0           ;GENERAL REGISTER
565           R1=%1           ;GENERAL REGISTER
566           R2=%2           ;GENERAL REGISTER
567           R3=%3           ;GENERAL REGISTER
568           R4=%4           ;GENERAL REGISTER
569           R5=%5           ;GENERAL REGISTER
570           SP=%6          ;PROCESSOR STACK POINTER
571           PC=%7          ;PROGRAM COUNTER
572
573           ;LOCATION EQUIVALENCIES
574
575           DSWR= 177570    ;HARDWARE SWITCH REGISTER LOC.
576           DLIGHTS=177570 ;HARDWARE DISPLAY REGISTER LOC.
577           PS=177776      ;PROCESSOR STATUS WORD
578           STACK=1200     ;START OF PROCESSOR STACK
579
580           ;INSTRUCTION DEFINITIONS
581
582           PUSH1SP=5746    ;DECREMENT PROCESSOR STACK 1 WORD
583           POP1SP=5726     ;INCREMENT PROCESSOR STACK 1 WORD
584           PUSHRO=10046   ;SAVE R0 ON STACK
585           POPRO=12600    ;RESTORE R0 FROM STACK
586           PUSH2SP=24646  ;DECREMENT STACK TWICE
587           POP2SP=22626   ;INCREMENT STACK TWICE
588           .EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
589
590
591           BIT15=100000
592           BIT14=40000
593           BIT13=20000
594           BIT12=10000
595           BIT11=4000
596           BIT10=2000
597           BIT9=1000
598           BIT8=400
599           BIT7=200
600           BIT6=100
601           BIT5=40
602           BIT4=20
603           BIT3=10
604           BIT2=4
605           BIT1=2
606           BIT0=1
607
608
609           ;DQ11 OPTIONAL DEFINITIONS
610
611           ABBIT=2000
612           ACTBIT=4000
613           BABIT=10000
614           BBBIT=20000
615           JUMBIT=40000
```

GENERAL DEFINATIONS AND EQUIVALENCIES

616 001000 ODDBIT=1000
617 100000 SYNBIT=100000
618
619

;DQ11 SECONDARY REGISTER DEFINATIONS

620			
621			
622	000000	RXBA.P=0	;RECEIVER BUS ADDRESS PRIMARY.
623	000001	RXWC.P=1	;RECEIVER WORD COUNT PRIMARY.
624	000002	TXBA.P=2	;TRANSMITTER BUS ADDRESS PRIMARY.
625	000003	TXWC.P=3	;TRANSMITTER BUS ADDRESS PRIMARY.
626	000004	RXBA.S=4	;RECEIVER BUS ADDRESS SECONDARY.
627	000005	RXWC.S=5	;RECEIVER WORD COUNT SECONDARY.
628	000006	TXBA.S=6	;TRANSMITTER BUS ADDRESS SECONDARY.
629	000007	TXWC.S=7	;TRANSMITTER WORD COUNT SECONDARY.
630			
631	000010	CHARDT=10	;CHARACTER DETECT REGISTER.
632	000011	SYNC.=11	;SYNC REGISTER.
633	000012	MISC.=12	;MISCELLANEOUS REGISTER.
634	000013	TX.MUX=13	;TRANSMITTER MUX REGISTER.
635	000014	SEQ.=14	;SEQUENCE REGISTER.
636	000015	RX.BCC=15	;RECEIVER BCC REGISTER.
637	000016	TX.BCC=16	;TRANSMITTER BCC REGISTER.
638	000017	POLY.=17	;POLYNOMIAL REGISTER.
639			
640			

TRAPCATCHER FOR UNEXPECTED INTERRUPTS

```

641 ;TRAPCATCAER FOR ILLEGAL INTERRUPTS
642 000000 . =0
643 ;STANDARD INTERRUPT VECTORS
644
645 . =24
646 000024 014564 .PFAIL ;POWER FAIL HANDLER
647 000026 000340 340 ;SERVICE AT LEVEL 7
648 000030 014234 .HLT ;ERROR HANDLER
649 000032 000340 340 ;SERVICE AT LEVEL 7
650 000034 014202 .TRPSRV ;GENERAL HANDLER DISPATCH SERVICE
651 000036 000340 340 ;SERVICE AT LEVEL 7
652 000046 . =46
653 000046 012762 LOGICAL ;ACT HOOKS
654 000052 . =52
655 000052 000000 .WORD 0
656 ;THIS ROUTINE TRIES TO FORCE THE RECEIVER TO INTERRUPT
657 ;TO ITS VECTOR WHERE IT WILL PICK UP THE STATUS LOCATION
658 ;FOR ITS NEW PC; AND PICK UP AN IOT INSTRUCTION FOR ITS
659 ;NEW PS. WHEN THE NEW PC IS FETCHED AN IOT INSTRUCTION IS
660 ;EXECUTED, TRAPPING TO LOCATION 20 WHERE A ROUTINE IS EXECUTED
661 ;TO TAKE THE PC FROM THE STACK AND US IT AS THE VECTOR ADDRESS
662 000056 . =56
663
664 000056 VECMAP:
665 000056 010120 1$: MOV R1,(R0)+ ;START FILLING THE VECTOR AREA
666 000060 012721 000004 MOV #4,(R1)+ ;WITH .+2; IOT (4)
667 000064 022021 CMP (R0)+,(R1)+ ;UPDATE THE POINTERS
668 000066 020127 001000 CMP R1,#1000 ;IS ALL FLOATING VECTOR AREA DONE
669 000072 101771 BLOS 1$ ;BR IF NOT ALL DONE
670 000074 012737 000146 000020 MOV #4$,@#20 ;SET FOR IOT TRAP BY DQ11
671 000102 013737 001500 001244 MOV DQACTV,TEMP1 ;GET THE ACTIVE DQ11 S
672 000110 006037 001244 2$: ROR TEMP1 ;ARE YOU ACTIVE.. DQ11
673 000114 103023 BCC 5$ ;IF CARRY CLEAR.. NO MORE DQ11S
674 000116 005037 177776 CLR PS ;CLEAR PS
675 000122 005722 TST (R2)+ ;PUT POINTER TO STATUS TABLE
676 000124 012772 000340 177776 MOV #340,@-2(R2) ;TRY AND SET PRI/SEC DONE AND IE
677 000132 105200 INCB R0 ;DELAY.....
678 000134 001376 BNE -2 ;.....DELAY
679 000136 112712 000300 MOVB #300,(R2) ;NO INTERRUPT ASSUME 300 FIX IN TEST C
680 000142 005722 3$: TST (R2)+ ;UPDATE POINTERS
681 000144 000761 BR 2$ ;GO DO IT AGAIN
682 000146 051612 4$: BIS (SP),(R2) ;ENTERD BY IOT TRAP BY DQ11
683 000150 042712 000007 BIC #7,(R2) ;CLEAR UNWANTED BITS
684 000154 022626 CMP (SP)+,(SP)+ ;POP IOT JUNK OFF STACK
685 000156 012716 000142 MOV #3$,(SP) ;SET RETURN PC ON STACK
686 000162 000002 RTI ;GC HOME
687 000164 000207 5$: RTS PC ;ALL SIZING IS DONE
688
689 ;****SOFTWARE SWITCH REGISTER****
690 . =174
691 000174 000000 DISPREG: 0 ;SOFTWARE DISPLAY REGISTER
692 000176 000000 SWREG: 0 ;SOFTWARE SWITCH REGISTER
693
694 ;PROGRAM START
695
696 000200 . =200
  
```

```

697 000200 000137 001512          JMP      .START          ;GO TO START OF PROGRAM
698
699                                ;=220
700 000220 012702 001400          CSRMAP: MOV     #1400,R2    ;CLEAR ALL STATUS TABLE
701 000224 005022                    CLR     (R2)+           ;DO CLEAR
702 000226 022702 001512          CMP     #1512,R2       ;ALL TABLE DONE
703 000232 001374                    BNE     -6              ;BR IF MORE TO GO
704 000234 005037 001504          CLR     DQNUM          ;SET NUMBER OF DQ11S TO 0
705 000240 012702 001400          MOV     #1400,R2       ;SET TABLE POINTER
706 000244 012701 160000          MOV     #160000,R1     ;GET FIRST FLOATING ADDRESS
707 000250 012737 000614 000004   MOV     #5$,@#4        ;SET FOR TIME OUT TRAP--NO DEVICE--
708 000256 112761 000012 000005   1$:  MOVVB  #12,5(R1)     ;TRY AND SEL MISC REGISTER
709 000264 005061 000006          CLR     6(R1)          ;TRY AND CLEAR MISC REG
710 000270 012711 010000          MOV     #10000,(R1)    ;TRY AND SET RX ACTIVE
711 000274 022761 030000 000006   CMP     #30000,6(R1)   ;LOOK FOR SYNC 1 AND SYNC 2
712 000302 001071                    BNE     2$              ;THIS IS NOT A DQ11 IF I BRANCH
713 000304 010122                    MOV     R1,(R2)+       ;NOW THIS IS A DQ11 --STORE CSR
714 000306 052712 100000          BIS     #SYNBIT,(R2)   ;SET FOR TWO SYNC CHARS
715 000312 005011                    CLR     (R1)           ;CLEAR DQ ACTIVE BIT
716 000314 112761 000010 000005   MOVVB  #10,5(R1)       ;SEL CHAR DET REGISTER
717 000322 012761 177777 000006   MOV     #-1,6(R1)      ;WRITE INTO CHAR DET REG
718 000330 005761 000006          TST     6(R1)          ;WAS THE REGISTER WRITTEN?
719 000334 001402                    BEQ     +6              ;APPERENTLY NO BB OPTION.
720 000336 052712 020000          BIS     #BBBIT,(R2)    ;SET FOR BB OPTION
721 000342 112761 000017 000005   MOVVB  #17,5(R1)       ;SEL POLYNO. REGISTER
722 000350 012761 177777 000006   MOV     #-1,6(R1)      ;WRITE POLYNO.REGISTER
723 000356 005761 000006          TST     6(R1)          ;WAS REG WRITTEN??
724 000362 001402                    BEQ     +6              ;BR IF NO AB OPTION
725 000364 052712 002000          BIS     #ABBIT,(R2)    ;SET FOR AB OPTION
726 000370 012761 001400 000002   MOV     #1400,2(R1)    ;TRY TO SET .DTR. .RS.
727 000376 032761 001400 000002   BIT     #1400,2(R1)    ;DID ANY OF THEM SET
728 000404 001402                    BEQ     +6              ;BR IF NO BA OPTION
729 000406 052712 010000          BIS     #BABIT,(R2)    ;SET FOR BA OPTION
730 000412 032761 030000 000002   BIT     #30000,2(R1)   ;DID .CS. .CO. SET
731 000420 001402                    BEQ     +6              ;BR IF NO JUMPER
732 000422 052712 040000          BIS     #JUMBIT,(R2)   ;SET FOR JUMPER
733 000426 052712 004000          BIS     #ACTBIT,(R2)   ;SET FOR ACTIVE ON FIRST NON-SYNC
734 000432 052712 001000          BIS     #ODDBIT,(R2)  ;SET FOR ODD VRC.....
735 000436 005722                    TST     (R2)+          ;POP POINTER
736 000440 005011                    CLR     (R1)           ;CLEAR RCSR
737 000442 005061 000002          CLR     2(R1)          ;CLEAR TCSR
738 000446 005061 000002          CLR     2(R1)          ;CLEAR AGAIN
739 000452 005061 000004          CLR     4(R1)          ;CLEAR ERROR REG
740 000456 005061 000006          CLR     6(R1)          ;CLEAR SEC REG
741 000462 005237 001504          INC     DQNUM          ;UPDATE NUMBER OF DQ11S
742 000466 062701 000010 2$:  ADD     #10,R1          ;UPDATE CSR POINTER BY 10 (8)
743 000472 022701 164000          CMP     #164000,R1     ;HAVE ALL FLOATING ADDRESSES BEEN CHECKED??
744 000476 001267                    BNE     1$              ;BR IF NOT ALL DONE
745 000500 005037 001500          CLR     DQACTV         ;ZERO ACTIVE DQ11S
746 000504 005737 001504          TST     DQNUM          ;WERE ANY DQ11S FOUND
747 000510 001434                    BEQ     4$              ;HEY BUDDY. NO DQ11S FOUND IN SYSTEM
748 000512 013701 001504          MOV     DQNUM,R1       ;SAVE NUMBER OF DQ11S
749 000516 010137 001276          MOV     R1,SAVNUM      ;SAVE NUMBER FOR ACT11
750 000522 000241 3$:  CLC                    ;CLEAR CARRY
751 000524 006137 001500          ROL     DQACTV         ;ACTIVE ADDRESS
752 000530 005237 001500          INC     DQACTV         ;SET BIT 0
  
```



```

753 000534 005301          DEC      R1          ;DEC NUMBER OF DQ11S
754 000536 001371          BNE     3$          ;BR IF MORE TO GO
755 000540 012737 000006 000004  MOV     #6,@#4     ;RESET TIME OUT VECTOR
756 000546 013737 001500 001502  MOV     DQACTV,SAVACT ;SAVE ACTIVE
757 000554 012737 000340 000022  MOV     #340,@#22  ;SET IOT TRAP PRIO: TO 7
758 000562 012702 001400          MOV     #1400,R2   ;SET TABLE POINTER
759 000566 012700 000300          MOV     #300,R0    ;SET VECTOR START
760 000572 012701 000302          MOV     #302,R1    ;SET VECTOR+2 START
761 000576 000137 000056          JMP     VECMAP     ;GO FIND THE VECTORS
762 000602 104402          4$:    TYPE          ;TYPE MESSAGE
763 000604 015125          MERR2          ;I DIDN'T FIND ANY DQ11S. DON'T USE AUTO SIZE.
764 000606 005000          CLR     R0        ;
765 000610 000000          HALT          ;HOW CAN I TEST NO DQ11S
766 000612 000776          BR      -2        ;DON'T LET OPR HIT CONT. SW
767 000614 012716 000466          5$:    MOV     #2$, (SP) ;ENTERED BY TIME OUT TRAP
768 000620 000002          RTI          ;GO HOME.
769
770
771          001000          .=1000
772 001000 005377 055103 050504  MTITLE: .ASCIZ <377><12>/CZDQCE0/<377>/DQ11 INTERRUPT AND NPR LOGIC TEST/<377>
773 001006 042503 177460 050504
774 001014 030461 044440 052116
775 001022 051105 052522 052120
776 001030 040440 042116 047040
777 001036 051120 046040 043517
778 001044 041511 052040 051505
779 001052 177524 000
780
781          001200          .=1200
782          ;INDIRECT POINTERS
783
784 001200 177570          SWR:    177570      ;SWITCH REGISTER POINTER
785 001202 177570          LIGHTS: 177570     ;DISPLAY REGISTER POINTER
786 001204 177560          TKCSR:  177560     ;TELETYPE KEYBOARD CONTROL REGISTER
787 001206 177562          TKDBR:  177562     ;TELETYPE KEYBOARD DATA BUFFER
788 001210 177564          TPCSR:  177564     ;TELEPRINTER CONTROL REGISTER
789 001212 177566          TPDBR:  177566     ;TELEPRINTER DATA BUFFER
790
791          ;PROGRAM CONTROL PARAMETERS
792
793 001214 000000          RETURN: 0          ;SCOPE ADDRESS FOR LOOP ON TEST
794 001216 000000          NEXT:   0          ;ADDRESS OF NEXT TEST TO BE EXECUTED
795 001220 000000          LOCK:   0          ;ADDRESS FOR LOCK ON CURRENT DATA
796 001222 000003          ICOUNT: 3         ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE EXECUTED
797 001224 000000          LPCNT:  0         ;NUMBER OF ITERATIONS COMPLETED
798 001226 000000          TSTNO:  C         ;NUMBER OF TEST IN PROGRESS
799 001230 000000          PASCNT: 0         ;NUMBER OF PASSES COMPLETED
800 001232 000000          ERRCNT: 0        ;TOTAL NUMBER OF ERRORS
801 001234 000000          LSTERR: 0        ;PC OF LAST ERROR CALL
802
803          ;PROGRAM VARIABLES
804
805 001236 000000          CHAR1:  0
806 001240 000000          CHAR2:  0
807 001242 000000          CHAR3:  0
808 001244 000000          TEMP1:  0          ;TEMPORARY STORAGE

```

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

809	001246	000000	TEMP2:	0	;TEMPORARY STORAGE
810	001250	000000	TEMP3:	0	;TEMPORARY STORAGE
811	001252	000000	TEMP4:	0	;TEMPORARY STORAGE
812	001254	000000	TEMP5:	0	;TEMPORARY STORAGE
813	001256	000000	SAVR0:	0	;R0 STORAGE
814	001260	000000	SAVR1:	0	;R1 STORAGE
815	001262	000000	SAVR2:	0	;R2 STORAGE
816	001264	000000	SAVR3:	0	;R3 STORAGE
817	001266	000000	SAVR4:	0	;R4 STORAGE
818	001270	000000	SAVR5:	0	;R5 STORAGE
819	001272	000000	SAVSP:	0	;STACK POINTER STORAGE
820	001274	000000	SAVPC:	0	;PROGRAM COUNTER STORAGE
821	001276	000000	SAVNUM:	0	
822	001300	000001	CREAM:	.BLKW 1	
823	001302	000000	RUNFLG:	0	
824	001304	000000	RUN:	0	
825	001306	000000	RUNCNT:	0	

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

```
826
827
828                ;PROGRAM CONTROL FLAGS
829 001310          000          INIFLG: .BYTE 0          ;PROGRAM INITIALIZATION FLAG
830 001311          000          STFLG: .BYTE 0          ;TEST START FLAG
831 001312          000          ERRFLG: .BYTE 0         ;ERROR OCCURED FLAG
832 001313          000          LOKFLG: .BYTE 0         ;LOCK ON CURRENT TEST FLAG
833                000000      $Y=0
834
835                ;DEFINITIONS FOR TRAP SUBROUTINE CALLS
836                ;POINTERS TO SUBROUTINES CAN BE FOUND
837                ;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS
838
839                ;*****
840                ;*****
841 001314          104400      .TRPTAB:
842                SCOPE=TRAP+0          ;CALL TO SCOPE LOOP AND ITERATION HANDLER
843 001314          013036      .SCOPE
844                SCOPE1=TRAP+1         ;CALL TO LOOP ON CURRENT DATA HANDLER
845 001316          013150      .SCOPE1
846                TYPE=TRAP+2          ;CALL TO TELETYPE OUTPUT ROUTINE
847 001320          013170      .TYPE
848                INSTR=TRAP+3         ;CALL TO ASCII STRING INPUT ROUTINE
849 001322          013276      .INSTR
850                INSTER=TRAP+4        ;CALL TO INPUT ERROR HANDLER
851 001324          013414      .INSTER
852                PARAM=TRAP+5         ;CALL TO NUMERICAL DATA INPUT ROUTINE
853 001326          013446      .PARAM
854                SAV05=TRAP+6         ;CALL TO REGISTER SAVE ROUTINE
855 001330          013662      .SAV05
856                RES05=TRAP+7         ;CALL TO REGISTER RESTORE ROUTINE
857 001332          013722      .RES05
858                CONVRT=TRAP+10       ;CALL TO DATA OUTPUT ROUTINE
859 001334          013754      .CONVRT
860                CNVRT=TRAP+11        ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
861 001336          013760      .CNVRT
862                MSTCLR=TRAP+12       ;CALL TO ISSUE MASTER CLEAR
863 001340          015620      .MSTCLR
864                MEMCLR=TRAP+13       ;CALL TO CLEAR ALL SCRATCH PAD MEMORIES
865 001342          015636      .MEMCLR
866                CKSWR=TRAP+14        ;CALL TO ALLOW SWREG TO BE LOADED FROM TTY
867 001344          014662      .CKSWR
868                CNTLU=TRAP+15        ;CALL TO ALLOW LOADING OF SWREG FROM TTY
869 001346          014736      .CNTLU
870
871                ;*****
872                ;*****
873
874                ;DQ11 VECTOR AND REGISTER INDIRECT POINTERS
875
876 001350          000000      DQRVEC: 0          ;POINTER TO DQ11 RECEIVER INTERRUPT VECTOR
877 001352          000000      DQRLVL: 0         ;POINTER TO DQ11 RECEIVER INTERRUPT SERVICE PS
878 001354          000000      DQTVEC: 0         ;POINTER TO DQ11 TRANSMITTER INTERRUPT VECTOR
879 001356          000000      DQTLVL: 0         ;POINTER TO DQ11 TRANSMITTER INTERRUPT SERVICE PS
880 001360          000000      DQRCSR: 0         ;POINTER TO DQ11 RECEIVER CONTROL REGISTER
881 001362          000000      DQRCSH: 0         ;POINTER TO HIGH BYTE OF DQ11 RECEIVER CONTROL REGISTER
```

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

```
882 001364 000000      DQTCR: 0          ;POINTER TO DQ11 TRANSMITTER CONTROL REGISTER
883 001366 000000      DQERR: 0         ;POINTER TO DQ11 ERROR REGISTER
884 001370 000000      DQREG: 0         ;POINTER TO HIGH BYTE OF ERROR REGISTER
885 001372 000000      DQSEC: 0        ;POINTER TO DQ11 SECONDARY REGISTER
886 001374 000000      DQSECH: 0       ;POINTER TO HIGH BYTE OF DQ11 SECONDARY REGISTER
887
888
889
890                      ;DQ11 STATUS TABLE AND ADDRESS ASSIGNMENTS
891
892                      .=1400
893 001400 000001      DQCR00: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 00
894 001402 000001      DQST00: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 00
895 001404 000001      DQCR01: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 01
896 001406 000001      DQST01: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 01
897 001410 000001      DQCR02: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 02
898 001412 000001      DQST02: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 02
899 001414 000001      DQCR03: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 03
900 001416 000001      DQST03: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 03
901 001420 000001      DQCR04: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 04
902 001422 000001      DQST04: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 04
903 001424 000001      DQCR05: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 05
904 001426 000001      DQST05: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 05
905 001430 000001      DQCR06: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 06
906 001432 000001      DQST06: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 06
907 001434 000001      DQCR07: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 07
908 001436 000001      DQST07: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 07
909 001440 000001      DQCR10: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 10
910 001442 000001      DQST10: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 10
911 001444 000001      DQCR11: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 11
912 001446 000001      DQST11: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 11
913 001450 000001      DQCR12: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 12
914 001452 000001      DQST12: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 12
915 001454 000001      DQCR13: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 13
916 001456 000001      DQST13: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 13
917 001460 000001      DQCR14: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 14
918 001462 000001      DQST14: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 14
919 001464 000001      DQCR15: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 15
920 001466 000001      DQST15: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 15
921 001470 000001      DQCR16: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 16
922 001472 000001      DQST16: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 16
923 001474 000001      DQCR17: .BLKW 1   ;CONTROL STATUS REGISTER FOR DEVICE NO: 17
924 001476 000001      DQST17: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS FOR DEVICE NO: 17
925 001500 000001      DQACTV: .BLKW 1   ;HOLD ACTIVE BITS FOR TESTING
926 001502 000001      SAVACT: .BLKW 1   ;SAVE NUMBER OF ACTIVE DQ11S
927 001504 000001      DQNUM: .BLKW 1    ;OCTAL NUMBER OF TOTAL NUMBER OD DQ11S
928 001506 000001      DQCSR: .BLKW 1    ;CSR OF DQ11 UNDER TEST
929 001510 000001      DQSTAT: .BLKW 1   ;VECTOR AND CONFIGURATION STATUS OF DQ11 UNDER TEST
930
931                      ;PROGRAM INITIALIZATION
932                      ;LOCK OUT INTERRUPTS
933                      ;SET UP PROCESSOR STACK
934                      ;SET UP POWER FAIL VECTOR
935                      ;CLEAR PROGRAM CONTROL FLAGS AND COUNTS
936                      ;TYPE TITLE MESSAGE
937
```

PROGRAM INITIALIZATION AND START UP.

```

938 001512 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
939 001520 012706 001200 MOV #STACK,SP ;SET UP STACK
940 001524 012737 014564 000024 MOV #.PFAIL,@#24 ;SET UP POWER FAIL VECTOR
941 001532 013737 001504 001276 MOV DQNUM,SAVNUM
942 001540 105037 001311 CLRB STFLG ;CLEAR START FLAG
943 001544 005037 001230 CLR PASCNT ;CLEAR PASS COUNT
944 001550 105037 001312 CLRB ERRFLG ;CLEAR ERROR FLAG
945 001554 005037 001302 CLR RUNFLG
946 001560 012737 001400 001300 MOV #1400,CREAM
947 001566 005037 001232 CLR ERRCNT ;CLEAR ERROR COUNT
948 001572 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
949 001576 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
950 001604 012737 001512 001214 MOV #.START,RETURN ;SET UP FOR POWER FAIL BEFORE
951 ;TESTING STARTS
952 001612 012737 177570 001200 MOV #DSWR,SWR ;MOV HARDWARE SWR TO SWR
953 001620 012737 177570 001202 MOV #DLIGHTS,LIGHTS ;MOV DISPLAY LIGHTS TO LIGHTS
954 001626 013746 000006 MOV @#6,-(SP) ;SAVE VECTORS
955 001632 013746 000004 MOV @#4,-(SP)
956 001636 012737 001656 000004 MOV #64$,@#4 ;SET UP FOR TIMEOUT
957 001644 022777 177777 177326 CMP #-1,@SWR ;REFERENCE HARDWARE SWITCH REGISTER
958 001652 001402 BEQ 65$
959 001654 000407 BR 66$
960 001656 022626 64$: CMP (SP)+,(SP)+ ;ADJUST STACK
961 001660 012737 000176 001200 65$: MOV #SWREG,SWR ;POINT TO SOFTWARE SWITCH REG
962 001666 012737 000174 001202 MOV #DISPREG,LIGHTS ;POINT TO SOFT DISPLAY REG
963 001674 012637 000004 66$: MOV (SP)+,@#4 ;RESTORE VECTORS
964 001700 012637 000006 MOV (SP)+,@#6
965 001704 005737 000042 TST @#42 ;UNDER MONITOR
966 001710 001014 BNE 67$
967 ;:*****THE NEXT 4 LINES OF CODE MOVED TO SOLVE PR#2757 (JUNE 78)*****
968 001712 105737 001310 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED?
969 001716 001035 BNE 12$ ;IF YES, BR
970 001720 104402 001000 TYPE ,MTITLE ;TYPE TITLE MESSAGE
971 001724 105137 001310 COMB INIFLG ;IF NOT SET FLAG AND INIT
972 001730 022737 000176 001200 CMP #SWREG,SWR ;IS SWREG USED
973 001736 001001 BNE 67$
974 001740 104415 CNTLU
975 001742 105777 177232 67$: TSTB @SWR
976 001746 100402 BMI .+6
977 001750 004737 000220 JSR PC,CSRMAP
978 001754 104402 015412 TYPE ,XHEAD
979 001760 012737 001400 001244 MOV #1400,TEMP1
980 001766 017737 177252 001246 MOV @TEMP1,TEMP2
981 001774 001406 BEQ .+16
982 001776 104410 CONVRT
983 002000 015440 XSTATQ
984 002002 062737 000002 001244 ADD #2,TEMP1
985 002010 000766 BR .-22
986 002012 032777 000001 177160 12$: BIT #SW00,@SWR
987 002020 001424 BEQ 1$
988 002022 104402 TYPE
989 002024 015333 MNEW
990 002026 005000 CLR R0
991 002030 000000 HALT
992 002032 104414 CKSWR
993 002034 027737 177140 001502 CMP @SWR,SAVACT
  
```

PROGRAM INITIALIZATION AND START UP.

```
994 002042 101404 BLOS 11$
995 002044 104402 TYPE
996 002046 015174 MERR3
997 002050 000000 HALT
998 002052 000776 BR
999 002054 017737 177120 001500 11$: MOV @SWR,DQACTV
1000 002062 013700 001500 MOV DQACTV,RO
1001 002066 000000 HALT
1002 002070 104414 CKSWR
1003 002072 012700 000300 1$: MOV #300,RO
1004 002076 012701 000302 MOV #302,R1
1005 002102 010120 2$: MOV R1,(R0)+
1006 002104 005021 CLR (R1)+
1007 002106 022021 CMP (R0)+,(R1)+
1008 002110 022700 001000 CMP #1000,RO
1009 002114 001372 BNE 2$
1010
1011 ;TEST START AND RESTART
1012
1013 002116 012737 000340 177776 .BEGIN: MOV #340,PS ;LOCK OUT INTERRUPTS
1014 002124 012706 001200 MOV #STACK,SP ;SET UP STACK
1015 002130 005737 000042 TST @#42 ;IS PROGRAM UNDER MONITOR CONTROL
1016 002134 001040 BNE 3$
1017 002136 104414 CKSWR ;CHECK FOR <^G>
1018 002140 032777 000004 177032 BIT #BIT2,@SWR ;CHECK FOR LOCK ON TEST
1019 002146 001411 BEQ 1$
1020 002150 104402 015232 TYPE ,MLOCK
1021 002154 012737 000240 013046 MOV #NOP,TTST
1022 002162 012737 000240 013050 MOV #NOP,TTST+2 ;SET UP TO LOCK
1023 002170 000406 BR 2$
1024 002172 013737 013144 013046 1$: MOV BRW,TTST
1025 002200 013737 013146 013050 MOV BRX,TTST+2 ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
1026 002206 032777 000002 176764 2$: BIT #SW01,@SWR ;IF SW01=1, GET STARTING PC
1027 002214 001410 BEQ 3$
1028 002216 104403 INSTR
1029 002220 015220 MTSTPC
1030 002222 104405 PARAM
1031 002224 002254 TST1
1032 002226 012442 TLAST
1033 002230 001214 #RETURN
1034 002232 001 .BYTE 1
1035 002233 001 .BYTE 1
1036 002234 000403 BR 4$
1037 002236 012737 002254 001214 3$: MOV #TST1,RETURN ;START AT TEST 1
1038 002244 104402 015122 4$: TYPE ,MR ;TYPE R
1039 002250 000177 176740 JMP @RETURN ;START TESTING
1040
1041 ; TEST 1
1042 002254 012737 000001 001226 *****
1043 002262 012737 002644 001214 TST1: MOV #1,TSTNO
1044 002270 012737 002644 001216 MOV #TST2,RETURN
1045 002276 105737 001302 MOV #TST2,NEXT
1046 002302 001010 TSTB RUNFLG ;IS THIS MY FIRST TIME HERE?
1047 002304 012737 000001 001304 BNE 1$ ;BR IF FLAG IS SET
1048 002312 012737 000020 001306 MOV #BIT0,RUN ;SET RUN POINTER.
1049 002320 105137 001302 COMB RUNFLG ;SET FOR MAX OF 16 DQ11'S PER SYSTEM
;SET RUN FLAG
```

PROGRAM INITIALIZATION AND START UP.

```

1050 002324 033737 001304 001500 1$: BIT RUN,DQACTV ;FIND AN ACTIVE DQ11 TO TEST.
1051 002332 001032 BNE 3$ ;BR IF I FOUND ONE TO TEST.
1052 002334 005737 001500 TST DQACTV ;FIND OUT IF THERE ARE NO DQ11 ACTIVE.
1053 002340 001423 BEQ 2$ ;BR TO FATAL ERROR. WHY AM I HERE IF NO ACTIVE DQ11'S???
1054 002342 000257 CCC ;CLEAR ALL THE CONDITION CODES OF CPU
1055 002344 006137 001304 ROL RUN ;UPDATE RUN POINTER
1056 002350 062737 000004 001300 ADD #4,CREAM ;UPDATE ADDRESS POINTER.
1057 002356 005337 001306 DEC RUNCNT ;DEC NUMBER OF TIMES I LOOKED AT ACTIVE.
1058 002362 001360 BNE 1$ ;BR AND KEEP LOOKING.
1059 002364 012737 000020 001306 MOV #16,RUNCNT ;START RESTORING MY POINTERS.
1060 002372 012737 001400 001300 MOV #1400,CREAM ;RESTORE ADDRESS POINTER
1061 002400 012737 000001 001304 MOV #1,RUN ;RESTORE RUN POINTER.
1062 002406 000746 BR 1$ ;KEEP ON TESTING.
1063 002410 104402 2$: TYPE ;ALLERT OPERATOR OF FATAL ERROR
1064 002412 015125 MERR2 ;NO DQ11 ACTIVE. WHY AM I HERE???
1065 002414 000000 HALT ;YOU MUST RELOAD DQ11 DIAGNOSTIC!!
1066 002416 000776 BR -2 ;STICK HERE ON CONT.
1067 002420 000257 3$: CCC ;CLEAR CPU COND. CODES
1068 002422 006137 001304 ROL RUN ;UPDATE RUN. ACTIVE DQ11 FOUND.
1069 002426 017737 176646 001506 MOV @CREAM,DQCSR ;PLACE ADDRESS OF DQ11 AT DQCSR
1070 002434 062737 000002 001300 ADD #2,CREAM ;UPDATE ADDRESS POINTER
1071 002442 017737 176632 001510 MOV @CREAM,DQSTAT ;PLACE STATUS OF DQ11 AT DQSTAT
1072 002450 062737 000002 001300 ADD #2,CREAM ;UPDATE ADDRESS POINTER
1073 002456 013737 001506 001360 MOV DQCSR,DQRCSR
1074 002464 013737 001510 001350 MOV DQSTAT,DQRVEC
1075 002472 042737 177007 001350 BIC #177007,DQRVEC
1076 002500 013737 001350 001352 MOV DQRVEC,DQRLVL ;GENERATE ADDRESS OF RECEIVER INTERRUPT SERVICE PS
1077 002506 062737 000002 001352 ADD #2,DQRLVL
1078 002514 013737 001352 001354 MOV DQRLVL,DQTVEC ;GENERATE ADDRESS OF TRANSMITTER INTERRUPT VECTOR
1079 002522 062737 000002 001354 ADD #2,DQTVEC
1080 002530 013737 001354 001356 MOV DQTVEC,DQTLVL ;GENERATE ADDRESS OF TRANSMITTER INTERRUPT SERVICE PS
1081 002536 062737 000002 001356 ADD #2,DQTLVL
1082 002544 013737 001360 001362 MOV DQRCSR,DQRCSH
1083 002552 005237 001362 INC DQRCSH ;GENERATE ADDRESS OF HIGH BYTE
1084 002556 013737 001360 001364 MOV DQRCSR,DQTCSR ;GENERATE ADDRESS OF TRANSMITTER CONTROL REGISTER
1085 002564 062737 000002 001364 ADD #2,DQTCSR
1086 002572 013737 001364 001366 MOV DQTCSR,DQERR ;GENERATE ADDRESS OF ERROR REGISTER
1087 002600 062737 000002 001366 ADD #2,DQERR
1088 002606 013737 001366 001370 MOV DQERR,DQREG ;GENERATE ADDRESS OF HIGH BYTE OF ERROR REGISTER
1089 002614 005237 001370 INC DQREG
1090 002620 013737 001370 001372 MOV DQREG,DQSEC ;GENERATE ADDRESS OF SECONDARY REGISTER
1091 002626 005237 001372 INC DQSEC
1092 002632 013737 001372 001374 MOV DQSEC,DQSECH ;GENERATE ADDRESS OF HIGH BYTE
1093 002640 005237 001374 INC DQSECH
  
```

```
1094  
1095 :STEP MODE VERIFICATION AND CLOCK LOSS TEST  
1096 :SET STEP MODE  
1097 :SET RECEIVER GO  
1098 :SET TRANSMITTER GO  
1099 :EXPECTED RESULTS (AFTER DELAY)  
1100 :  
1101 :          TRANSMITTER CLOCK LOSS = 1  
1102 :          RECEIVER CLOCK LOSS = 1  
1103 :*****NOTE: AS THE "CLOCK UP" OCCURS  
1104 :AN "NPR" SHOULD BE EXECUTED.  
1105 :THEREFORE IF THE DQ11 IS GOING TO "HANG"  
1106 :THE BUS DUE TO NPR'S THIS IS THE  
1107 :FIRST TEST IT WILL HAPPEN IN!!*****  
1108  
1109 : TEST 2  
1110 :*****  
1110 002644 012737 000002 001226 TST2: MOV #2,TSTNO  
1111 002652 012737 000010 001222 MOV #10,ICOUNT  
1112 002660 012737 003014 001216 MOV #TST3,NEXT  
1113 002666 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS  
1114 002674 104413 MEMCLR ;CLEAR MEMORY  
1115 002676 104412 MSTCLR ;INIT DQ11  
1116 002700 005037 001244 CLR TEMP1 ;ZERO DELAY COUNTER  
1117 002704 012737 000010 001246 MOV #10,TEMP2 ;DELAY 8 X 65535 TIMES  
1118 002712 112777 000012 176450 MOVB #12,@DQREG ;SELECT MISC REG  
1119 002720 012777 000002 176444 MOV #BIT1,@DQSEC ;SET AUTO STEP  
1120 002726 012777 010001 176424 MOV #BIT12+BIT0,@DQRCSR ;SET RX GO!!  
1121 002734 012777 000001 176422 MOV #BIT0,@DQTCR ;SET TX GO!!  
1122 002742 005277 176424 INC @DQSEC ;CLOCK UP!!  
1123 002746 005377 176420 DEC @DQSEC ;CLOCK DN!!  
1124 002752 005237 001244 1$: INC TEMP1 ;DO THE DELAY....  
1125 002756 001375 BNE 1$ ; DELAY.....  
1126 002760 042777 010000 176372 BIC #BIT12,@DQRCSR ;CLEAR RX ACTIVE  
1127 002766 005337 001246 DEC TEMP2 ;DELAY.....  
1128 002772 001367 BNE 1$ ;DELAY.....  
1129 002774 012705 000003 MOV #3,R5 ;SET FOR EXPECTED  
1130 003000 117704 176362 MOVB @DQERR,R4 ;READ THE DQERR REGISTER (SEL4)  
1131 003004 020504 CMP R5,R4 ;CLOCK LOSS WORKING??  
1132 003006 001401 BEQ 2$ ;BR IF YES.  
1133 003010 104013 HLT 13 ;TX AND RX CLOCK LOSS ERROR  
1134 003012 104400 2$: SCOPE ;SCOPE THIS TEST.  
1135 :TEST LOOP VERIFICATION  
1136 :SET STEP MODE AND TEST LOOP  
1137 :SET RECEIVER GO  
1138 :SET TRANSMITTER GO  
1139 :EXPECTED RESULTS (AFTER DELAY)  
1140 :  
1141 :          TRANSMITTER CLOCK LOSS=0  
1142 :          RECEIVER CLOCK LOSS=0  
1143  
1144 : TEST 3  
1145 :*****  
1145 003014 012737 000003 001226 TST3: MOV #3,TSTNO  
1146 003022 012737 000010 001222 MOV #10,ICOUNT  
1147 003030 012737 003142 001216 MOV #TST4,NEXT  
1148 003036 104413 MEMCLR  
1149 003040 012737 000340 177776 MOV #340,PS ;SET PS =7 LOCK OUT INTERRUPTS
```


DQ11 INTERRUPT AND NPR LOGIC TESTS.

1150	003046	104412			MSTCLR		:INIT DQ11
1151	003050	005037	001244		CLR	TEMP1	:SET DELAY COUNTER TO 0
1152	003054	012737	000010	001246	MOV	#10,TEMP2	:SET FOR 8 X 65535 TIME DELAY
1153	003062	112777	000012	176300	MOVB	#12,@DQREG	:SELECT MISC REGISTER
1154	003070	012777	000012	176274	MOV	#BIT1+BIT3,@DQSEC	:SET TESTLOOP AND AUTO/STEP
1155	003076	012777	000001	176254	MOV	#BIT0,@DQRCSR	:SET RX GO.
1156	003104	012777	000001	176252	MOV	#BIT0,@DQTCSR	:SET TX GO.
1157	003112	005237	001244		1\$: INC	TEMP1	:D
1158	003116	001375			BNE	1\$:E
1159	003120	005337	001246		DEC	TEMP2	:L
1160	003124	001372			BNE	1\$:A
1161							:Y
1162	003126	005005			CLR	R5	:SET EXPECTED
1163	003130	117704	176232		MOVB	@DQERR,R4	:GET ACTUAL
1164	003134	001401			BEQ	2\$:BR IF LOW BYTE OF DQERR IS 0
1165	003136	104013			HLT	13	:DQ11 ERROR REG NOT 0
1166	003140	104400			2\$: SCOPE		:SCOPE THIS TEST.

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
1167  
1168  
1169 :INDIVIDUAL INTERRUPT ENABLE TESTS  
1170 :SET SELECTED INTERRUPT ENABLE  
1171 :VERIFY THAT NO INTERRUPT OCCURS  
1172  
1173 :INTERRUPT LOGIC TEST  
1174 :SET CHARACTER DETECT INTERRUPT ENABLE  
1175 :VERIFY THAT NO INTERRUPT OCCURS  
1176  
1177 : TEST 4  
1178 003142 012737 000004 001226 *****  
1179 003150 012737 003226 001216 TST4: MOV #4,TSTNO  
1180 003156 104412 MSTCLR :CLEAR INTERFACE  
1181 003160 004737 016042 JSR PC,SETV :SET UP INTERRUPT VECTORS  
1182 003164 003206 1$ :RECEIVER WILL INTERRUPT TO 1$  
1183 003166 003212 2$ :TRANSMITTER WILL INTERRUPT TO 2$  
1184 003170 052777 000020 176162 BIS #BIT4,@DQRCR :SET CHARACTER DETECT INTERRUPT ENABL  
1185 003176 005037 177776 CLR PS :SET PROCESSOR PRIORITY TO 0  
1186 003202 000240 NOP :WINDOW FOR INTERRUPTS  
1187 003204 000403 BR 3$  
1188 003206 104003 1$: HLT 3 :UNEXPECTED RECEIVER INTERRUPT  
1189 003210 000401 BR 3$  
1190 003212 104002 2$: HLT 2 :UNEXPECTED TRANSMITTER INTERRUPT  
1191 003214 012706 001200 3$: MOV #STACK,SP :RESTORE STACK  
1192 003220 004737 016074 JSR PC,RECAT :RESTORE TRAPCATCHER  
1193 003224 104400 4$: SCOPE :CHECK FOR ITERATIONS, LOOP  
1194  
1195 :INTERRUPT LOGIC TEST  
1196 :SET RECEIVE DONE INTERRUPT ENABLE  
1197 :VERIFY THAT NO INTERRUPT OCCURS  
1198  
1199 : TEST 5  
1200 *****  
1201 003226 012737 000005 001226 TST5: MOV #5,TSTNO  
1202 003234 012737 003312 001216 MOV #TST6,NEXT  
1203 003242 104412 MSTCLR :CLEAR INTERFACE  
1204 003244 004737 016042 JSR PC,SETV :SET UP INTERRUPT VECTORS  
1205 003250 003272 1$ :RECEIVER WILL INTERRUPT TO 1$  
1206 003252 003276 2$ :TRANSMITTER WILL INTERRUPT TO 2$  
1207 003254 052777 000040 176076 BIS #BIT5,@DQRCR :SET RECEIVE DONE INTERRUPT ENABL  
1208 003262 005037 177776 CLR PS :SET PROCESSOR PRIORITY TO 0  
1209 003266 000240 NOP :WINDOW FOR INTERRUPTS  
1210 003270 000403 BR 3$  
1211 003272 104003 1$: HLT 3 :UNEXPECTED RECEIVER INTERRUPT  
1212 003274 000401 BR 3$  
1213 003276 104002 2$: HLT 2 :UNEXPECTED TRANSMITTER INTERRUPT  
1214 003300 012706 001200 3$: MOV #STACK,SP :RESTORE STACK  
1215 003304 004737 016074 JSR PC,RECAT :RESTORE TRAPCATCHER  
1216 003310 104400 4$: SCOPE :CHECK FOR ITERATIONS, LOOP  
1217  
1218 :INTERRUPT LOGIC TEST  
1219 :SET ERROR INTERRUPT ENABLE  
1220 :VERIFY THAT NO INTERRUPT OCCURS  
1221  
1222 : TEST 6
```

DQ11 INTERUPT AND NPR LOGIC TESTS.

```
1223 :*****
1224 003312 012737 000006 001226 TST6: MOV #6,TSTNO
1225 003320 012737 003376 001216 MOV #TST7,NEXT
1226 003326 104412 MSTCLR ;CLEAR INTERFACE
1227 003330 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1228 003334 003356 1$ ;RECEIVER WILL INTERRUPT TO 1$
1229 003336 003362 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1230 003340 052777 000010 176016 BIS #BIT3,@DQTCR
1231 003346 005037 177776 CLR PS ;SET ERROR INTERRUPT ENABL
1232 003352 000240 NOP ;SET PROCESSOR PRIORITY TO 0
1233 003354 000403 BR 3$ ;WINDOW FOR INTERRUPTS
1234 003356 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1235 003360 000401 BR 3$
1236 003362 104002 2$: HLT 2 ;UNEXPECTED TRANSMITTER INTERRUPT
1237 003364 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1238 003370 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1239 003374 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1240
1241 ;INTERRUPT LOGIC TEST
1242 ;SET DATASET INTERRUPT ENABLE
1243 ;VERIFY THAT NO INTERRUPT OCCURS
1244
1245 ; TEST 7
1246 :*****
1247 003376 012737 000007 001226 TST7: MOV #7,TSTNO
1248 003404 012737 003462 001216 MOV #TST10,NEXT
1249 003412 104412 MSTCLR ;CLEAR INTERFACE
1250 003414 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1251 003420 003442 1$ ;RECEIVER WILL INTERRUPT TO 1$
1252 003422 003446 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1253 003424 052777 000020 175732 BIS #BIT4,@DQTCR
1254 003432 005037 177776 CLR PS ;SET DATASET INTERRUPT ENABL
1255 003436 000240 NOP ;SET PROCESSOR PRIORITY TO 0
1256 003440 000403 BR 3$ ;WINDOW FOR INTERRUPTS
1257 003442 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1258 003444 000401 BR 3$
1259 003446 104002 2$: HLT 2 ;UNEXPECTED TRANSMITTER INTERRUPT
1260 003450 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1261 003454 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1262 003460 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1263
1264 ;INTERRUPT LOGIC TEST
1265 ;SET TRANSMIT DONE INTERRUPT ENABLE
1266 ;VERIFY THAT NO INTERRUPT OCCURS
1267
1268 ; TEST 10
1269 :*****
1270 003462 012737 000010 001226 TST10: MOV #10,TSTNO
1271 003470 012737 003546 001216 MOV #TST11,NEXT
1272 003476 104412 MSTCLR ;CLEAR INTERFACE
1273 003500 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1274 003504 003526 1$ ;RECEIVER WILL INTERRUPT TO 1$
1275 003506 003532 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1276 003510 052777 000040 175646 BIS #BIT5,@DQTCR
1277 003516 005037 177776 CLR PC ;SET TRANSMIT DONE INTERRUPT ENABL
1278 003522 000240 NOP ;SET PROCESSOR PRIORITY TO 0
;WINDOW FOR INTERRUPTS
```

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
1279 003524 000403          BR      3$
1280 003526 104003          1$:    HLT      3          ;UNEXPECTED RECEIVER INTERRUPT
1281 003530 000401          BR      3$
1282 003532 104002          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1283 003534 012706 001200    3$:    MOV      #STACK,SP  ;RESTORE STACK
1284 003540 004737 016074    JSR     PC,RECAT        ;RESTORE TRAPCATCHER
1285 003544 104400          4$:    SCOPE          ;CHECK FOR ITERATIONS, LOOP
1286
1287          ;INDIVIDUAL INTERRUPT FLAG TESTS
1288          ;SET SELECTED INTERRUPT FLAG
1289          ;VERIFY THAT NO INTERRUPT OCCURS
1290
1291
1292          ;INTERRUPT LOGIC TEST
1293          ;SET RECEIVE DONE S INTERRUPT FLAG
1294          ;VERIFY THAT NO INTERRUPT OCCURS
1295
1296          ; TEST 11
1297          ;*****
1298 003546 012737 000011 001226  TST11: MOV      #11,TSTNO
1299 003554 012737 003632 001216    MOV      #TST12,NEXT
1300 003562 104412          MSTCLR          ;CLEAR INTERFACE
1301 003564 004737 016042    JSR     PC,SETV      ;SET UP INTERRUPT VECTORS
1302 003570 003612          1$          ;RECEIVER WILL INTERRUPT TO 1$
1303 003572 003616          2$          ;TRANSMITTER WILL INTERRUPT TO 2$
1304 003574 052777 000100 175556  BIS     #BIT6,@DQRCSR ;SET RECEIVE DONE S INTERRUPT FLAG
1305 003602 005037 177776    CLR     PS          ;SET PROCESSOR PRIORITY TO 0
1306 003606 000240          NOP          ;WINDOW FOR INTERRUPTS
1307 003610 000403          BR      3$
1308 003612 104003          1$:    HLT      3          ;UNEXPECTED RECEIVER INTERRUPT
1309 003614 000401          BR      3$
1310 003616 104002          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1311 003620 012706 001200    3$:    MOV      #STACK,SP  ;RESTORE STACK
1312 003624 004737 016074    JSR     PC,RECAT        ;RESTORE TRAPCATCHER
1313 003630 104400          4$:    SCOPE          ;CHECK FOR ITERATIONS, LOOP
1314
1315          ;INTERRUPT LOGIC TEST
1316          ;SET RECEIVE DONE P INTERRUPT FLAG
1317          ;VERIFY THAT NO INTERRUPT OCCURS
1318
1319          ; TEST 12
1320          ;*****
1321 003632 012737 000012 001226  TST12: MOV      #12,TSTNO
1322 003640 012737 003716 001216    MOV      #TST13,NEXT
1323 003646 104412          MSTCLR          ;CLEAR INTERFACE
1324 003650 004737 016042    JSR     PC,SETV      ;SET UP INTERRUPT VECTORS
1325 003654 003676          1$          ;RECEIVER WILL INTERRUPT TO 1$
1326 003656 003702          2$          ;TRANSMITTER WILL INTERRUPT TO 2$
1327 003660 052777 000200 175472  BIS     #BIT7,@DQRCSR ;SET RECEIVE DONE P INTERRUPT FLAG
1328 003666 005037 177776    CLR     PS          ;SET PROCESSOR PRIORITY TO 0
1329 003672 000240          NOP          ;WINDOW FOR INTERRUPTS
1330 003674 000403          BR      3$
1331 003676 104003          1$:    HLT      3          ;UNEXPECTED RECEIVER INTERRUPT
1332 003700 000401          BR      3$
1333 003702 104002          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1334 003704 012706 001200    3$:    MOV      #STACK,SP  ;RESTORE STACK
```

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
1335 003710 004737 016074          JSR    PC,RECAT          ;RESTORE TRAPCATCHER
1336 003714 104400          4$:   SCOPE              ;CHECK FOR ITERATIONS, LOOP
1337
1338          ;INTERRUPT LOGIC TEST
1339          ;SET TRANSMIT DONE S INTERRUPT FLAG
1340          ;VERIFY THAT NO INTERRUPT OCCURS
1341
1342          ; TEST 13
1343          ;*****
1344 003716 012737 000013 001226 TST13: MOV    #13,TSTNO
1345 003724 012737 004002 001216      MOV    #TST14,NEXT
1346 003732 104412          MSTCLR          ;CLEAR INTERFACE
1347 003734 004737 016042          JSR    PC,SETV      ;SET UP INTERRUPT VECTORS
1348 003740 003762          1$           ;RECEIVER WILL INTERRUPT TO 1$
1349 003742 003766          2$           ;TRANSMITTER WILL INTERRUPT TO 2$
1350 003744 052777 000100 175412      BIS    #BIT6,@DQTCSR ;SET TRANSMIT DONE S INTERRUPT FLAG
1351 003752 005037 177776          CLR    PS          ;SET PROCESSOR PRIORITY TO 0
1352 003756 000240          NOP              ;WINDOW FOR INTERRUPTS
1353 003760 000403          BR     3$
1354 003762 104003          1$:   HLT    3          ;UNEXPECTED RECEIVER INTERRUPT
1355 003764 000401          BR     3$
1356 003766 104002          2$:   HLT    2          ;UNEXPECTED TRANSMITTER INTERRUPT
1357 003770 012706 001200          3$:   MOV    #STACK,SP ;RESTORE STACK
1358 003774 004737 016074          JSR    PC,RECAT    ;RESTORE TRAPCATCHER
1359 004000 104400          4$:   SCOPE          ;CHECK FOR ITERATIONS, LOOP
1360
1361          ;INTERRUPT LOGIC TEST
1362          ;SET RECEIVE DONE S INTERRUPT FLAG
1363          ;VERIFY THAT NO INTERRUPT OCCURS
1364
1365          ; TEST 14
1366          ;*****
1367 004002 012737 000014 001226 TST14: MOV    #14,TSTNO
1368 004010 012737 004066 001216      MOV    #TST15,NEXT
1369 004016 104412          MSTCLR          ;CLEAR INTERFACE
1370 004020 004737 016042          JSR    PC,SETV      ;SET UP INTERRUPT VECTORS
1371 004024 004046          1$           ;RECEIVER WILL INTERRUPT TO 1$
1372 004026 004052          2$           ;TRANSMITTER WILL INTERRUPT TO 2$
1373 004030 052777 000200 175326      BIS    #BIT7,@DQTCSR ;SET RECEIVE DONE S INTERRUPT FLAG
1374 004036 005037 177776          CLR    PS          ;SET PROCESSOR PRIORITY TO 0
1375 004042 000240          NOP              ;WINDOW FOR INTERRUPTS
1376 004044 000403          BR     3$
1377 004046 104003          1$:   HLT    3          ;UNEXPECTED RECEIVER INTERRUPT
1378 004050 000401          BR     3$
1379 004052 104002          2$:   HLT    2          ;UNEXPECTED TRANSMITTER INTERRUPT
1380 004054 012706 001200          3$:   MOV    #STACK,SP ;RESTORE STACK
1381 004060 004737 016074          JSR    PC,RECAT    ;RESTORE TRAPCATCHER
1382 004064 104400          4$:   SCOPE          ;CHECK FOR ITERATIONS, LOOP
1383
1384          ;INTERRUPT LOGIC TEST
1385          ;SET DATA SET INTERRUPT FLAG
1386          ;VERIFY THAT NO INTERRUPT OCCURS
1387
1388          ; TEST 15
1389          ;*****
1390 004066 012737 000015 001226 TST15: MOV    #15,TSTNO
```

```

1391 004074 012737 004152 001216      MOV      #TST16,NEXT
1392 004102 104412                      MSTCLR
1393 004104 004737 016042                      JSR      PC,SETV
1394 004110 004132                      1$
1395 004112 004136                      2$
1396 004114 052777 100000 175242          BIS      #BIT15,@DQTCSR
1397 004122 005037 177776                      CLR      PS
1398 004126 000240                      NOP
1399 004130 000403                      BR       3$
1400 004132 104003                      1$:    HLT      3
1401 004134 000401                      BR       3$
1402 004136 104002                      2$:    HLT      2
1403 004140 012706 001200          3$:    MOV      #STACK,SP
1404 004144 004737 016074                      JSR      PC,RECAT
1405 004150 104400          4$:    SCOPE
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435

```

: TEST 16

```

TST16:  MOV      #16,TSTNO
        MOV      #TST17,NEXT
        MSTCLR
        JSR      PC,SETV
        1$
        2$
1419 004200 052777 000001 175160          BIS      #BIT0,@DQERR
1420 004206 005037 177776                      CLR      PS
1421 004212 000240                      NOP
1422 004214 000403                      BR       3$
1423 004216 104003                      1$:    HLT      3
1424 004220 000401                      BR       3$
1425 004222 104002                      2$:    HLT      2
1426 004224 012706 001200          3$:    MOV      #STACK,SP
1427 004230 004737 016074                      JSR      PC,RECAT
1428 004234 104400          4$:    SCOPE

```

```

: INTERRUPT LOGIC TEST
: SET T CLOCK LOSS INTERRUPT FLAG
: VERIFY THAT NO INTERRUPT OCCURS

```

: TEST 17

```

1436 004236 012737 000017 001226          TST17:  MOV      #17,TSTNO
1437 004244 012737 004322 001216          MOV      #TST20,NEXT
1438 004252 104412                      MSTCLR
1439 004254 004737 016042                      JSR      PC,SETV
1440 004260 004302                      1$
1441 004262 004306                      2$
1442 004264 052777 000002 175074          BIS      #BIT1,@DQERR
1443 004272 005037 177776                      CLR      PS
1444 004276 000240                      NOP
1445 004300 000403                      BR       3$
1446 004302 104003          1$:    HLT      3

```

: UNEXPECTED RECEIVER INTERRUPT

```

1447 004304 000401          BR      3$
1448 004306 104002          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1449 004310 012706 001200    3$:    MOV      #STACK,SP ;RESTORE STACK
1450 004314 004737 016074    JSR     PC,RECAT ;RESTORE TRAPCATCHER
1451 004320 104400          4$:    SCOPE ;CHECK FOR ITERATIONS, LOOP
1452
1453          ;INTERRUPT LOGIC TEST
1454          ;SET T LATENCY INTERRUPT FLAG
1455          ;VERIFY THAT NO INTERRUPT OCCURS
1456

```

: TEST 20

:*****

```

1458          :TST20: MOV      #20,TSTNO
1459 004322 012737 000020 001226  MOV      #TST21,NEXT
1460 004330 012737 004406 001216  MSTCLR
1461 004336 104412          JSR     PC,SETV ;CLEAR INTERFACE
1462 004340 004737 016042          1$ ;SET UP INTERRUPT VECTORS
1463 004344 004366          2$ ;RECEIVER WILL INTERRUPT TO 1$
1464 004346 004372          BIS     #BIT2,@DQERR ;TRANSMITTER WILL INTERRUPT TO 2$
1465 004350 052777 000004 175010 CLR     PS ;SET T LATENCY INTERRUPT FLAG
1466 004356 005037 177776          NOP ;SET PROCESSOR PRIORITY TO 0
1467 004362 000240          BR      3$ ;WINDOW FOR INTERRUPTS
1468 004364 000403          1$:    HLT      3          ;UNEXPECTED RECEIVER INTERRUPT
1469 004366 104003          BR      3$
1470 004370 000401          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1471 004372 104002          3$:    MOV      #STACK,SP ;RESTORE STACK
1472 004374 012706 001200    JSR     PC,RECAT ;RESTORE TRAPCATCHER
1473 004400 004737 016074    4$:    SCOPE ;CHECK FOR ITERATIONS, LOOP
1474 004404 104400
1475
1476          ;INTERRUPT LOGIC TEST
1477          ;SET R LATENCY INTERRUPT FLAG
1478          ;VERIFY THAT NO INTERRUPT OCCURS
1479

```

: TEST 21

:*****

```

1480          :TST21: MOV      #21,TSTNO
1481          MOV      #TST22,NEXT
1482 004406 012737 000021 001226  MSTCLR
1483 004414 012737 004472 001216  JSR     PC,SETV ;CLEAR INTERFACE
1484 004422 104412          1$ ;SET UP INTERRUPT VECTORS
1485 004424 004737 016042          2$ ;RECEIVER WILL INTERRUPT TO 1$
1486 004430 004452          3$ ;TRANSMITTER WILL INTERRUPT TO 2$
1487 004432 004456          BIS     #BIT3,@DQERR ;SET R LATENCY INTERRUPT FLAG
1488 004434 052777 000010 174724 CLR     PS ;SET PROCESSOR PRIORITY TO 0
1489 004442 005037 177776          NOP ;WINDOW FOR INTERRUPTS
1490 004446 000240          BR      3$
1491 004450 000403          1$:    HLT      3          ;UNEXPECTED RECEIVER INTERRUPT
1492 004452 104003          BR      3$
1493 004454 000401          2$:    HLT      2          ;UNEXPECTED TRANSMITTER INTERRUPT
1494 004456 104002          3$:    MOV      #STACK,SP ;RESTORE STACK
1495 004460 012706 001200    JSR     PC,RECAT ;RESTORE TRAPCATCHER
1496 004464 004737 016074    4$:    SCOPE ;CHECK FOR ITERATIONS, LOOP
1497 004470 104400
1498
1499          ;INTERRUPT LOGIC TEST
1500          ;SET T NON-EX MEM INTERRUPT FLAG
1501          ;VERIFY THAT NO INTERRUPT OCCURS
1502

```

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
1503 : TEST 22
1504 :*****
1505 004472 012737 000022 001226 TST22: MOV #22,TSTNO
1506 004500 012737 004556 001216 MOV #TST23,NEXT
1507 004506 104412 MSTCLR ;CLEAR INTERFACE
1508 004510 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1509 004514 004536 1$ ;RECEIVER WILL INTERRUPT TO 1$
1510 004516 004542 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1511 004520 052777 000020 174640 BIS #BIT4,@DQERR ;SET T NON-EX MEM INTERRUPT FLAG
1512 004526 005037 177776 CLR PS ;SET PROCESSOR PRIORITY TO 0
1513 004532 000240 NOP ;WINDOW FOR INTERRUPTS
1514 004534 000403 BR 3$
1515 004536 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1516 004540 000401 BR 3$
1517 004542 104002 2$: HLT 2 ;UNEXPECTED TRANSMITTER INTERRUPT
1518 004544 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1519 004550 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1520 004554 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1521
1522 ;INTERRUPT LOGIC TEST
1523 ;SET R NON-EX MEM INTERRUPT FLAG
1524 ;VERIFY THAT NO INTERRUPT OCCURS
1525
1526 : TEST 23
1527 :*****
1528 004556 012737 000023 001226 TST23: MOV #23,TSTNO
1529 004564 012737 004642 001216 MOV #TST24,NEXT
1530 004572 104412 MSTCLR ;CLEAR INTERFACE
1531 004574 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1532 004600 004622 1$ ;RECEIVER WILL INTERRUPT TO 1$
1533 004602 004626 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1534 004604 052777 000040 174554 BIS #BIT5,@DQERR ;SET R NON-EX MEM INTERRUPT FLAG
1535 004612 005037 177776 CLR PS ;SET PROCESSOR PRIORITY TO 0
1536 004616 000240 NOP ;WINDOW FOR INTERRUPTS
1537 004620 000403 BR 3$
1538 004622 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1539 004624 000401 BR 3$
1540 004626 104002 2$: HLT 2 ;UNEXPECTED TRANSMITTER INTERRUPT
1541 004630 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1542 004634 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1543 004640 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1544
1545 ;INTERRUPT LOGIC TEST
1546 ;SET R BCC ERROR INTERRUPT FLAG
1547 ;VERIFY THAT NO INTERRUPT OCCURS
1548
1549 : TEST 24
1550 :*****
1551 004642 012737 000024 001226 TST24: MOV #24,TSTNO
1552 004650 012737 004726 001216 MOV #TST25,NEXT
1553 004656 104412 MSTCLR ;CLEAR INTERFACE
1554 004660 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1555 004664 004706 1$ ;RECEIVER WILL INTERRUPT TO 1$
1556 004666 004712 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1557 004670 052777 000100 174470 BIS #BIT6,@DQERR ;SET R BCC ERROR INTERRUPT FLAG
1558 004676 005037 177776 CLR PS ;SET PROCESSOR PRIORITY TO 0
```



```

1559 004702 000240      NOP                ;WINDOW FOR INTERRUPTS
1560 004704 000403      BR                3$
1561 004706 104003      1$: HLT           3      ;UNEXPECTED RECEIVER INTERRUPT
1562 004710 000401      BR                3$
1563 004712 104002      2$: HLT           2      ;UNEXPECTED TRANSMITTER INTERRUPT
1564 004714 012706 001200 3$: MOV          #STACK,SP ;RESTORE STACK
1565 004720 004737 016074 JSR              PC,RECAT ;RESTORE TRAPCATCHER
1566 004724 104400      4$: SCOPE          ;CHECK FOR ITERATIONS, LOOP
1567
1568                ;INTERRUPT LOGIC TEST
1569                ;SET R VRC ERROR INTERRUPT FLAG
1570                ;VERIFY THAT NO INTERRUPT OCCURS
1571
1572                ; TEST 25
1573                ;*****
1574 004726 012737 000025 001226 TST25: MOV        #25,TSTNO
1575 004734 012737 005012 001216      MOV        #TST26,NEXT
1576 004742 104412      MSTCLR          ;CLEAR INTERFACE
1577 004744 004737 016042      JSR        PC,SETV  ;SET UP INTERRUPT VECTORS
1578 004750 004772      1$              ;RECEIVER WILL INTERRUPT TO 1$
1579 004752 004776      2$              ;TRANSMITTER WILL INTERRUPT TO 2$
1580 004754 052777 000200 174404 BIS          #BIT7,@DQERR ;SET R VRC ERROR INTERRUPT FLAG
1581 004762 005037 177776      CLR        PS      ;SET PROCESSOR PRIORITY TO 0
1582 004766 000240      NOP                ;WINDOW FOR INTERRUPTS
1583 004770 000403      BR                3$
1584 004772 104003      1$: HLT           3      ;UNEXPECTED RECEIVER INTERRUPT
1585 004774 000401      BR                3$
1586 004776 104002      2$: HLT           2      ;UNEXPECTED TRANSMITTER INTERRUPT
1587 005000 012706 001200 3$: MOV          #STACK,SP ;RESTORE STACK
1588 005004 004737 016074 JSR              PC,RECAT ;RESTORE TRAPCATCHER
1589 005010 104400      4$: SCOPE          ;CHECK FOR ITERATIONS, LOOP
1590
1591                ;INDIVIDUAL INTERRUPT TESTS
1592                ;SET SELECTED INTERRUPT ENABLE AND FLAG
1593                ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT ADDRESS
1594
1595
1596                ;INTERRUPT LOGIC TEST
1597                ;SET CHARACTER DETECT INTERRUPT ENABLE
1598                ;SET CHARACTER DETECT INTERRUPT FLAG
1599                ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1600
1601                ; TEST 26
1602                ;*****
1603 005012 012737 000026 001226 TST26: MOV        #26,TSTNO
1604 005020 012737 005102 001216      MOV        #TST27,NEXT
1605 005026 104412      MSTCLR          ;CLEAR INTERFACE
1606 005030 004737 016042      JSR        PC,SETV  ;SET UP INTERRUPT VECTORS
1607 005034 005064      1$              ;RECEIVER WILL INTERRUPT TO 1$
1608 005036 005066      2$              ;TRANSMITTER WILL INTERRUPT TO 2$
1609 005040 052777 000020 174312 BIS          #BIT4,@DQRCSR ;SET CHARACTER DETECT INTERRUPT ENABL
1610 005046 052777 100000 174304 BIS          #BIT15,@DQRCSR ;SET CHARACTER DETECT INTERRUPT FLAG
1611 005054 005037 177776      CLR        PS      ;SET PROCESSOR PRIORITY TO 0
1612 005060 000240      NOP                ;WINDOW FOR INTERRUPTS
1613 005062 104000      HLT           0      ;RECEIVER DID NOT INTERRUPT
1614 005064 000401      1$: BR                3$ ;RECEIVER SHOULD INTERRUPT TO THIS LOCATION

```


DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
1671                                     ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1672
1673                                     ; TEST 31
1674                                     ;*****
1675 005262 012737 000031 001226 TST31: MOV #31,TSTNO
1676 005270 012737 005354 001216      MOV #TST32,NEXT
1677 005276 104412                    MSTCLR
1678 005300 004737 016042                    JSR PC,SETV
1679 005304 005336                    1$
1680 005306 005340                    2$
1681 005310 052777 000040 174046      BIS #BIT5,@DQTCR
1682 005316 052777 000100 174040      BIS #BIT6,@DQTCR
1683 005324 005037 177776                    CLR PS
1684 005330 000240                    NOP
1685 005332 104001                    HLT 1
1686 005334 000402                    BR 3$
1687
1688 005336 104003                    1$: HLT 3
1689 005340 000240                    2$: NOP
1690 005342 012706 001200                    3$: MOV #STACK,SP
1691 005346 004737 016074                    JSR PC,RECAT
1692 005352 104400                    4$: SCOPE
1693
1694                                     ;CLEAR INTERFACE
1695                                     ;SET UP INTERRUPT VECTORS
1696                                     ;RECEIVER WILL INTERRUPT TO 1$
1697                                     ;TRANSMITTER WILL INTERRUPT TO 2$
1698                                     ;SET TRANSMIT DONE INTERRUPT ENABL
1699                                     ;SET TRANSMIT DONE S INTERRUPT FLAG
1700                                     ;SET PROCESSOR PRIORITY TO 0
1701                                     ;WINDOW FOR INTERRUPTS
1702                                     ;TRANSMITTER DID NOT INTERRUPT
1703                                     ;WITH TRANSMIT DONE INTERRUPT ENABL AND
1704                                     ;TRANSMIT DONE S INTERRUPT FLAG SET
1705                                     ;UNEXPECTED RECEIVER INTERRUPT
1706                                     ;TRANSMITTER SHOULD INTERRUPT TO HERE
1707                                     ;RESTORE STACK
1708                                     ;RESTORE TRAPCATCHER
1709                                     ;CHECK FOR ITERATIONS, LOOP
1710
1711                                     ;INTERRUPT LOGIC TEST
1712                                     ;SET TRANSMIT DONE INTERRUPT ENABLE
1713                                     ;SET TRANSMIT DONE P INTERRUPT FLAG
1714                                     ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1715
1716                                     ; TEST 32
1717                                     ;*****
1718 005354 012737 000032 001226 TST32: MOV #32,ISTNO
1719 005362 012737 005446 001216      MOV #TST33,NEXT
1720 005370 104412                    MSTCLR
1721 005372 004737 016042                    JSR PC,SETV
1722 005376 005430                    1$
1723 005400 005432                    2$
1724 005402 052777 000040 173754      BIS #BIT5,@DQTCR
1725 005410 052777 000200 173746      BIS #BIT7,@DQTCR
1726 005416 005037 177776                    CLR PS
1727 005422 000240                    NOP
1728 005424 104001                    HLT 1
1729 005426 000402                    BR 3$
1730
1731 005430 104003                    1$: HLT 3
1732 005432 000240                    2$: NOP
1733 005434 012706 001200                    3$: MOV #STACK,SP
1734 005440 004737 016074                    JSR PC,RECAT
1735 005444 104400                    4$: SCOPE
1736
1737                                     ;CLEAR INTERFACE
1738                                     ;SET UP INTERRUPT VECTORS
1739                                     ;RECEIVER WILL INTERRUPT TO 1$
1740                                     ;TRANSMITTER WILL INTERRUPT TO 2$
1741                                     ;SET TRANSMIT DONE INTERRUPT ENABL
1742                                     ;SET TRANSMIT DONE P INTERRUPT FLAG
1743                                     ;SET PROCESSOR PRIORITY TO 0
1744                                     ;WINDOW FOR INTERRUPTS
1745                                     ;TRANSMITTER DID NOT INTERRUPT
1746                                     ;WITH TRANSMIT DONE INTERRUPT ENABL AND
1747                                     ;TRANSMIT DONE P INTERRUPT FLAG SET
1748                                     ;UNEXPECTED RECEIVER INTERRUPT
1749                                     ;TRANSMITTER SHOULD INTERRUPT TO HERE
1750                                     ;RESTORE STACK
1751                                     ;RESTORE TRAPCATCHER
1752                                     ;CHECK FOR ITERATIONS, LOOP
1753
1754                                     ;INTERRUPT LOGIC TEST
1755                                     ;SET ERROR INTERRUPT ENABLE
1756                                     ;SET T CLOCK LOSS INTERRUPT FLAG
1757                                     ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1758
1759                                     ; TEST 33
1760                                     ;*****
```

```

1727 005446 012737 000033 001226 TST33: MOV #33,TSTNO
1728 005454 012737 005540 001216 MOV #TST34,NEXT
1729 005462 104412 MSTCLR ;CLEAR INTERFACE
1730 005464 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1731 005470 005522 1$ ;RECEIVER WILL INTERRUPT TO 1$
1732 005472 005524 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1733 005474 052777 000010 173662 BIS #BIT3,@DQTCSR ;SET ERROR INTERRUPT ENABL
1734 005502 052777 000001 173656 BIS #BIT0,@DQERR ;SET T CLOCK LOSS INTERRUPT FLAG
1735 005510 005037 177776 CLR PS ;SET PROCESSOR PRIORITY TO 0
1736 005514 000240 NOP ;WINDOW FOR INTERRUPTS
1737 005516 104001 HLT 1 ;TRANSMITTER DID NOT INTERRUPT
1738 005520 000402 BR 3$ ;WITH ERROR INTERRUPT ENABL AND
1739 ;T CLOCK LOSS INTERRUPT FLAG SET
1740 005522 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1741 005524 000240 2$: NOP ;TRANSMITTER SHOULD INTERRUPT TO HERE
1742 005526 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1743 005532 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1744 005536 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1745
1746 ;INTERRUPT LOGIC TEST
1747 ;SET ERROR INTERRUPT ENABLE
1748 ;SET R CLOCK LOSS INTERRUPT FLAG
1749 ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1750

```

: TEST 34

```

1751
1752
1753 005540 012737 000034 001226 TST34: MOV #34,TSTNO
1754 005546 012737 005632 001216 MOV #TST35,NEXT
1755 005554 104412 MSTCLR ;CLEAR INTERFACE
1756 005556 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
1757 005562 005614 1$ ;RECEIVER WILL INTERRUPT TO 1$
1758 005564 005616 2$ ;TRANSMITTER WILL INTERRUPT TO 2$
1759 005566 052777 000010 173570 BIS #BIT3,@DQTCSR ;SET ERROR INTERRUPT ENABL
1760 005574 052777 000002 173564 BIS #BIT1,@DQERR ;SET R CLOCK LOSS INTERRUPT FLAG
1761 005602 005037 177776 CLR PS ;SET PROCESSOR PRIORITY TO 0
1762 005606 000240 NOP ;WINDOW FOR INTERRUPTS
1763 005610 104001 HLT 1 ;TRANSMITTER DID NOT INTERRUPT
1764 005612 000402 BR 3$ ;WITH ERROR INTERRUPT ENABL AND
1765 ;R CLOCK LOSS INTERRUPT FLAG SET
1766 005614 104003 1$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
1767 005616 000240 2$: NOP ;TRANSMITTER SHOULD INTERRUPT TO HERE
1768 005620 012706 001200 3$: MOV #STACK,SP ;RESTORE STACK
1769 005624 004737 016074 JSR PC,RECAT ;RESTORE TRAPCATCHER
1770 005630 104400 4$: SCOPE ;CHECK FOR ITERATIONS, LOOP
1771
1772 ;INTERRUPT LOGIC TEST
1773 ;SET ERROR INTERRUPT ENABLE
1774 ;SET T LATENCY INTERRUPT FLAG
1775 ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1776

```

: TEST 35

```

1777
1778
1779 005632 012737 000035 001226 TST35: MOV #35,TSTNO
1780 005640 012737 005724 001216 MOV #TST36,NEXT
1781 005646 104412 MSTCLR ;CLEAR INTERFACE
1782 005650 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS

```

```

1783 005654 005706 1$ :RECEIVER WILL INTERRUPT TO 1$
1784 005656 005710 2$ :TRANSMITTER WILL INTERRUPT TO 2$
1785 005660 052777 000010 173476 BIS #BIT3,@DQTCR :SET ERROR INTERRUPT ENABL
1786 005666 052777 000004 173472 BIS #BIT2,@DQERR :SET T LATENCY INTERRUPT FLAG
1787 005674 005037 177776 CLR PS :SET PROCESSOR PRIORITY TO 0
1788 005700 000240 NOP :WINDOW FOR INTERRUPTS
1789 005702 104001 HLT 1 :TRANSMITTER DID NOT INTERRUPT
1790 005704 000402 BR 3$ :WITH ERROR INTERRUPT ENABL AND
1791 :T LATENCY INTERRUPT FLAG SET
1792 005706 104003 1$: HLT 3 :UNEXPECTED RECEIVER INTERRUPT
1793 005710 000240 2$: NOP :TRANSMITTER SHOULD INTERRUPT TO HERE
1794 005712 012706 001200 3$: MOV #STACK,SP :RESTORE STACK
1795 005716 004737 016074 JSR PC,RECAT :RESTORE TRAPCATCHER
1796 005722 104400 4$: SCOPE :CHECK FOR ITERATIONS, LOOP
1797
1798 :INTERRUPT LOGIC TEST
1799 :SET ERROR INTERRUPT ENABLE
1800 :SET R LATENCY INTERRUPT FLAG
1801 :VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1802

```

: TEST 36

```

1803 :*****
1804 :TST36: MOV #36,TSTNO
1805 005724 012737 000036 001226 MOV #TST37,NEXT
1806 005732 012737 006016 001216 MSTCLR :CLEAR INTERFACE
1807 005740 104412 JSR PC,SETV :SET UP INTERRUPT VECTORS
1808 005742 004737 016042 1$ :RECEIVER WILL INTERRUPT TO 1$
1809 005746 006000 2$ :TRANSMITTER WILL INTERRUPT TO 2$
1810 005750 006002 BIS #BIT3,@DQTCR :SET ERROR INTERRUPT ENABL
1811 005752 052777 000010 173404 BIS #BIT3,@DQERR :SET R LATENCY INTERRUPT FLAG
1812 005760 052777 000010 173400 CLR PS :SET PROCESSOR PRIORITY TO 0
1813 005766 005037 177776 NOP :WINDOW FOR INTERRUPTS
1814 005772 000240 HLT 1 :TRANSMITTER DID NOT INTERRUPT
1815 005774 104001 BR 3$ :WITH ERROR INTERRUPT ENABL AND
1816 005776 000402 1$: HLT 3 :R LATENCY INTERRUPT FLAG SET
1817 :UNEXPECTED RECEIVER INTERRUPT
1818 006000 104003 2$: NOP :TRANSMITTER SHOULD INTERRUPT TO HERE
1819 006002 000240 3$: MOV #STACK,SP :RESTORE STACK
1820 006004 012706 001200 JSR PC,RECAT :RESTORE TRAPCATCHER
1821 006010 004737 016074 4$: SCOPE :CHECK FOR ITERATIONS, LOOP
1822 006014 104400
1823 :INTERRUPT LOGIC TEST
1824 :SET ERROR INTERRUPT ENABLE
1825 :SET T NON-EX MEM INTERRUPT FLAG
1826 :VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1827

```

: TEST 37

```

1828 :*****
1829 :TST37: MOV #37,TSTNO
1830 006016 012737 000037 001226 MOV #TST40,NEXT
1831 006024 012737 006110 001216 MSTCLR :CLEAR INTERFACE
1832 006032 104412 JSR PC,SETV :SET UP INTERRUPT VECTORS
1833 006034 004737 016042 1$ :RECEIVER WILL INTERRUPT TO 1$
1834 006040 006072 2$ :TRANSMITTER WILL INTERRUPT TO 2$
1835 006042 006074 BIS #BIT3,@DQTCR :SET ERROR INTERRUPT ENABL
1836 006044 052777 000010 173312 BIS #BIT4,@DQERR :SET T NON-EX MEM INTERRUPT FLAG
1837 006044 052777 000020 173306
1838

```

```

1839 006060 005037 177776          CLR    PS          ;SET PROCESSOR PRIORITY TO 0
1840 006064 000240          NOP                    ;WINDOW FOR INTERRUPTS
1841 006066 104001          HLT     1          ;TRANSMITTER DID NOT INTERRUPT
1842 006070 000402          BR      3$         ;WITH ERROR INTERRUPT ENABL AND
1843                                     ;T NON-EX MEM INTERRUPT FLAG SET
1844 006072 104003          1$:  HLT     3          ;UNEXPECTED RECEIVER INTERRUPT
1845 006074 000240          2$:  NOP                    ;TRANSMITTER SHOULD INTERRUPT TO HERE
1846 006076 012706 001200          3$:  MOV     #STACK,SP ;RESTORE STACK
1847 006102 004737 016074          JSR    PC,RECAT    ;RESTORE TRAPCATCHER
1848 006106 104400          4$:  SCOPE                   ;CHECK FOR ITERATIONS, LOOP
1849

```

```

1850                                     ;INTERRUPT LOGIC TEST
1851                                     ;SET ERROR INTERRUPT ENABLE
1852                                     ;SET R NON-EX MEM INTERRUPT FLAG
1853                                     ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1854

```

: TEST 40

```

1855                                     ;*****
1856                                     ;*****
1857 006110 012737 000040 001226  TST40: MOV     #40,TSTNO
1858 006116 012737 006202 001216      MOV     #TST41,NEXT
1859 006124 104412          MSTCLR                   ;CLEAR INTERFACE
1860 006126 004737 016042          JSR    PC,SETV          ;SET UP INTERRUPT VECTORS
1861 006132 006164          1$                    ;RECEIVER WILL INTERRUPT TO 1$
1862 006134 006166          2$                    ;TRANSMITTER WILL INTERRUPT TO 2$
1863 006136 052777 000010 173220      BIS     #BIT3,@DQTCSR   ;SET ERROR INTERRUPT ENABL
1864 006144 052777 000040 173214      BIS     #BIT5,@DQERR   ;SET R NON-EX MEM INTERRUPT FLAG
1865 006152 005037 177776          CLR    PS          ;SET PROCESSOR PRIORITY TO 0
1866 006156 000240          NOP                    ;WINDOW FOR INTERRUPTS
1867 006160 104001          HLT     1          ;TRANSMITTER DID NOT INTERRUPT
1868 006162 000402          BR      3$         ;WITH ERROR INTERRUPT ENABL AND
1869                                     ;R NON-EX MEM INTERRUPT FLAG SET
1870 006164 104003          1$:  HLT     3          ;UNEXPECTED RECEIVER INTERRUPT
1871 006166 000240          2$:  NOP                    ;TRANSMITTER SHOULD INTERRUPT TO HERE
1872 006170 012706 001200          3$:  MOV     #STACK,SP ;RESTORE STACK
1873 006174 004737 016074          JSR    PC,RECAT    ;RESTORE TRAPCATCHER
1874 006200 104400          4$:  SCOPE                   ;CHECK FOR ITERATIONS, LOOP
1875

```

```

1876                                     ;INTERRUPT LOGIC TEST
1877                                     ;SET ERROR INTERRUPT ENABLE
1878                                     ;SET R BCC ERROR INTERRUPT FLAG
1879                                     ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1880

```

: TEST 41

```

1881                                     ;*****
1882                                     ;*****
1883 006202 012737 000041 001226  TST41: MOV     #41,TSTNO
1884 006210 012737 006274 001216      MOV     #TST42,NEXT
1885 006216 104412          MSTCLR                   ;CLEAR INTERFACE
1886 006220 004737 016042          JSR    PC,SETV          ;SET UP INTERRUPT VECTORS
1887 006224 006256          1$                    ;RECEIVER WILL INTERRUPT TO 1$
1888 006226 006260          2$                    ;TRANSMITTER WILL INTERRUPT TO 2$
1889 006230 052777 000010 173126      BIS     #BIT3,@DQTCSR   ;SET ERROR INTERRUPT ENABL
1890 006236 052777 000100 173122      BIS     #BIT6,@DQERR   ;SET R BCC ERROR INTERRUPT FLAG
1891 006244 005037 177776          CLR    PS          ;SET PROCESSOR PRIORITY TO 0
1892 006250 000240          NOP                    ;WINDOW FOR INTERRUPTS
1893 006252 104001          HLT     1          ;TRANSMITTER DID NOT INTERRUPT
1894 006254 000402          BR      3$         ;WITH ERROR INTERRUPT ENABL AND

```

```

1895
1896 006256 104003          1$:   HLT      3          ;R BCC ERROR INTERRUPT FLAG SET
1897 006260 000240          2$:   NOP                      ;UNEXPECTED RECEIVER INTERRUPT
1898 006262 012706 001200  3$:   MOV      #STACK,SP      ;TRANSMITTER SHOULD INTERRUPT TO HERE
1899 006266 004737 016074  JSR      PC,RECAT        ;RESTORE STACK
1900 006272 104400          4$:   SCOPE                    ;RESTORE TRAPCATCHER
                                ;CHECK FOR ITERATIONS, LOOP
1901
1902                                ;INTERRUPT LOGIC TEST
1903                                ;SET ERROR INTERRUPT ENABLE
1904                                ;SET R VRC ERROR INTERRUPT FLAG
1905                                ;VERIFY THAT AN INTERRUPT OCCURS TO THE CORRECT VECTOR
1906
1907                                ; TEST 42
1908                                ;*****
1909 006274 012737 000042 001226 TST42: MOV      #42,TSTNO
1910 006302 012737 006366 001216      MOV      #TST43,NEXT
1911 006310 104412          MSTCLR                    ;CLEAR INTERFACE
1912 006312 004737 016042          JSR      PC,SETV          ;SET UP INTERRUPT VECTORS
1913 006316 006350          1$:   HLT      3          ;RECEIVER WILL INTERRUPT TO 1$
1914 006320 006352          2$:   HLT      3          ;TRANSMITTER WILL INTERRUPT TO 2$
1915 006322 052777 000010 173034 BIS      #BIT3,@DQTCR    ;SET ERROR INTERRUPT ENABL
1916 006330 052777 000200 173030 BIS      #BIT7,@DQERR    ;SET R VRC ERROR INTERRUPT FLAG
1917 006336 005037 177776          CLR      PS              ;SET PROCESSOR PRIORITY TO 0
1918 006342 000240          NOP                      ;WINDOW FOR INTERRUPTS
1919 006344 104001          HLT      1              ;TRANSMITTER DID NOT INTERRUPT
1920 006346 000402          BR       3$             ;WITH ERROR INTERRUPT ENABL AND
                                ;R VRC ERROR INTERRUPT FLAG SET
1921                                ;UNEXPECTED RECEIVER INTERRUPT
1922 006350 104003          1$:   HLT      3          ;TRANSMITTER SHOULD INTERRUPT TO HERE
1923 006352 000240          2$:   NOP                      ;RESTORE STACK
1924 006354 012706 001200  3$:   MOV      #STACK,SP      ;RESTORE TRAPCATCHER
1925 006360 004737 016074  JSR      PC,RECAT        ;CHECK FOR ITERATIONS, LOOP
1926 006364 104400          4$:   SCOPE
1927
1928                                ;TEST THAT THE RECEIVER WILL INTERUPT
1929                                ;BEFORE THE TRANSMITTER WHEN
1930                                ;THEY ARE BOTH ENABLED AT THE
1931                                ;SAME TJME.
1932
1933                                ;
1934
1935                                ; TEST 43
1936                                ;*****
1936 006366 012737 000043 001226 TST43: MOV      #43,TSTNO
1937 006374 012737 006502 001216      MOV      #TST44,NEXT
1938 006402 104412          MSTCLR                    ;INIT DQ11
1939 006404 004737 016042          JSR      PC,SETV          ;SET THE VECTORS
1940 006410 006454          1$:   HLT      3          ;THIS FOR RX
1941 006412 006456          2$:   HLT      3          ;THIS FOR TX
1942 006414 012737 000340 177776 MOV      #340,PS         ;LOCK OUT INTERUPTS
1943 006422 012777 000240 172734 MOV      #240,@DQTCR    ;SET TX PRI DONE AND IE
1944 006430 012777 000240 172722 MOV      #240,@DQRCR    ;SET RX PRI DONE AND IE
1945 006436 000240          NOP                      ;INTERUPT YET.
1946 006440 005037 177776          CLR      PS              ;ZERO PROC. STATUS
1947 006444 000240          NOP                      ;WAIT ONE INSTR. TIME
1948 006446 000240          NOP
1949 006450 104001          HLT      1              ;TX AND RX FAILED TO INTERUPT
1950 006452 104000          HLT      0

```

1951	006454	000401			1\$:	BR	3\$:GOOD FOR RX
1952	006456	104002			2\$:	HLT	2		:TX SHOULD NOT HAVE INTERUPTED
1953	006460	005077	172674		3\$:	CLR	@DQRCR		:CLEAR RXCSR
1954	006464	005077	172674			CLR	@DQTCR		: CLEAR TX CSR
1955	006470	012706	001200			MOV	#STACK,SP		:RESTORE STACK POINTER
1956	006474	004737	016074			JSR	PC,RECAT		:RESET VECTORS
1957	006500	104400				SCOPE			:SCOPE THE TEST

1958
1959
1960 :VERIFY THAT THE TRANSMITTER INTERUPTS
1961 :ONLY ONCE WHEN IT IS ENABLED.
1962
1963

1964 : TEST 44
:*****

1965	006502	012737	000044	001226	TST44:	MOV	#44,TSTNO		
1966	006510	012737	006606	001216		MOV	#TST45,NEXT		
1967	006516	104412				MSTCLR			
1968	006520	004737	016042			JSR	PC,SETV		
1969	006524	006572				1\$			
1970	006526	006576				2\$			
1971	006530	012737	000340	177776		MOV	#340,PS		
1972	006536	012777	000240	172620		MOV	#240,@DQTCR		
1973	006544	012700	177777			MOV	#-1,R0		
1974	006550	005002				CLR	R2		
1975	006552	005037	177776			CLR	PS		
1976	006556	105202				INCB	R2		
1977	006560	001376				BNE	.-2		
1978	006562	005700				TST	R0		
1979	006564	001401				BEQ	+.4		
1980	006566	104001				HLT	1		
1981	006570	104400				SCOPE			
1982	006572	104003			1\$:	HLT	3		
1983	006574	000002				RTI			
1984	006576	005100			2\$:	COM	R0		
1985	006600	001401				BEQ	+.4		
1986	006602	104002				HLT	2		
1987	006604	000002				RTI			

1988 :VERIFY THAT THE RECEIVER INTERUPTS
1989 :ONLY ONCE WHEN IT IS ENABLED.
1990

1991 : TEST 45
:*****

1993	006606	012737	000045	001226	TST45:	MOV	#45,TSTNO		
1994	006614	012737	006712	001216		MOV	#TST46,NEXT		
1995	006622	104412				MSTCLR			:INIT DQ11
1996	006624	004737	016042			JSR	PC,SETV		:GO AND SET VECTORS
1997	006630	006676				1\$:RX TO 1\$
1998	006632	006706				2\$:TX TO 2\$
1999	006634	012737	000340	177776		MOV	#340,PS		:LOCK OUT INTERUPTS
2000	006642	012777	000240	172510		MOV	#240,@DQRCR		:SET RX PRI DONE AND IE
2001	006650	012700	177777			MOV	#-1,R0		:SET FOR CKECK
2002	006654	005002				CLR	R2		:ZERO COUNTER
2003	006656	005037	177776			CLR	PS		:ENABLE INTERUPTS
2004	006662	105202				INCB	R2		:START COUNTING
2005	006664	001376				BNE	.-2		:LOOP HERE
2006	006666	005700				TST	R0		:IS CHECKER 0


```
2007 006670 001401 BEQ .+4 ;BR IF YES
2008 006672 104000 HLT 0 ;EITHER RX DID NOT INTERRUPT; OR MORE THAN ONCE
2009 006674 104400 SCOPE ;SCOPE THE TEST
2010 006676 005100 1$: COM R0 ;CHECK INTERRUPT
2011 006700 001401 BEQ .+4 ;BR IF FIRST TIME HERE
2012 006702 104003 HLT 3 ;RX INTERRUPTED MORE THAN ONCE
2013 006704 000002 RTI ;GO BACK AND DELAY
2014 006706 104002 2$: HLT 2 ;UNEXPECTED TX INTERRUPT
2015 006710 000002 RTI ;RETURN
```

```
2016
2017
2018 ;TEST TO SEE IF THE
2019 ;DQ11 TRANSMITTER WILL
2020 ;INTERUPT AT PS LEVEL
2021 ;OF 7 PRIORITY.
2022
2023
```

```
2024 : TEST 46
2025 :*****
```

```
2026 006712 012737 000046 001226 TST46: MOV #46,TSTNO
2027 006720 012737 007014 001216 MOV #TST47,NEXT
2028 006726 104412 MSTCLR
2029 006730 004737 016042 JSR PC,SETV ;INIT DQ11
2030 006734 006766 1$: 1$ ;SET VECTORS
2031 006736 006772 2$: 2$ ;RX INTERRUPTS TO 1$
2032 006740 012700 177777 MOV #-1,R0 ;TX INTERRUPTS TO 2$
2033 006744 012737 000340 177776 MOV #340,PS ;SET CHECKER
2034 006752 012777 000240 172404 MOV #240,@DQTCR ;SET PRIORITY
2035 006760 000240 NOP ;SET PRI DONE AND IE
2036 006762 000240 NOP
2037 006764 000403 BR 3$ ;CONTINUE TEST
2038 006766 104003 1$: HLT 3 ;UNEXPECTED RX INTERRUPT
2039 006770 000002 RTI ;CONTINUE TEST
2040 006772 005100 2$: COM R0 ;CHECK INTERRUPT
2041 006774 012706 001200 3$: MOV #STACK,SP ;SET STACK POINTER
2042 007000 005700 TST R0 ;CHECK INTERRUPT POINTER
2043 007002 001001 BNE .+4
2044 007004 104002 HLT 2
2045 007006 005077 172352 CLR @DQTCR
2046 007012 104400 SCOPE
```

```
2047
2048 ;TEST TO SEE IF THE
2049 ;DQ11 TRANSMITTER WILL
2050 ;INTERUPT AT PS LEVEL
2051 ;OF 6 PRIORITY.
2052
2053
```

```
2054 : TEST 47
2055 :*****
```

```
2056 007014 012737 000047 001226 TST47: MOV #47,TSTNO
2057 007022 012737 007116 001216 MOV #TST50,NEXT
2058 007030 104412 MSTCLR
2059 007032 004737 016042 JSR PC,SETV ;INIT DQ11
2060 007036 007070 1$: 1$ ;SET VECTORS
2061 007040 007074 2$: 2$ ;RX INTERRUPTS TO 1$
2062 007042 012700 177777 MOV #-1,R0 ;TX INTERRUPTS TO 2$
;SET CHECKER
```

```

2063 007046 012737 000300 177776      MOV    #300,PS      ;SET PRIORITY
2064 007054 012777 000240 172302      MOV    #240,@DQTCR ;SET PRI DONE AND IE
2065 007062 000240                NOP
2066 007064 000240                NOP
2067 007066 000403                BR     3$           ;CONTINUE TEST
2068 007070 104003      1$:    HLT    3           ;UNEXPECTED RX INTERUPT
2069 007072 000002                RTI
2070 007074 005100      2$:    COM    R0          ;CONTINUE TEST
2071 007076 012706 001200      3$:    MOV    #STACK,SP ;CHECK INTERUPT
2072 007102 005700                TST    R0          ;SET STACK POINTER
2073 007104 001001                BNE    .+4         ;CHECK INTERUPT POINTER
2074 007106 104002                HLT    2
2075 007110 005077 172250      CLR    @DQTCR
2076 007114 104400                SCOPE
2077
2078                ;TEST TO SEE IF THE
2079                ;DQ11 TRANSMITTER WILL
2080                ;INTERUPT AT PS LEVEL
2081                ;OF 5 PRIORITY.
2082
2083                ;
2084                ; TEST 50
2085                ;*****
2086 007116 012737 000050 001226  TST50: MOV    #50,TSTNO
2087 007124 012737 007220 001216      MOV    #TST51,NEXT
2088 007132 104412                MSTCLR
2089 007134 004737 016042                JSR    PC,SETV
2090 007140 007172                1$
2091 007142 007176                2$
2092 007144 012700 177777      MOV    #-1,R0
2093 007150 012737 000240 177776      MOV    #240,PS      ;SET PRIORITY
2094 007156 012777 000240 172200      MOV    #240,@DQTCR ;SET PRI DONE AND IE
2095 007164 000240                NOP
2096 007166 000240                NOP
2097 007170 000403                BR     3$           ;CONTINUE TEST
2098 007172 104003      1$:    HLT    3           ;UNEXPECTED RX INTERUPT
2099 007174 000002                RTI
2100 007176 005100      2$:    COM    R0          ;CONTINUE TEST
2101 007200 012706 001200      3$:    MOV    #STACK,SP ;CHECK INTERUPT
2102 007204 005700                TST    R0          ;SET STACK POINTER
2103 007206 001001                BNE    .+4         ;CHECK INTERUPT POINTER
2104 007210 104002                HLT    2
2105 007212 005077 172146      CLR    @DQTCR
2106 007216 104400                SCOPE
2107
2108                ;TEST TO SEE IF THE
2109                ;DQ11 TRANSMITTER WILL
2110                ;INTERUPT AT PS LEVEL
2111                ;OF 4 PRIORITY.
2112                ;
2113                ;
2114                ; TEST 51
2115                ;*****
2116 007220 012737 000051 001226  TST51: MOV    #51,TSTNO
2117 007226 012737 007322 001216      MOV    #CHKBA,NEXT
2118 007234 104412                MSTCLR

```

;INIT DQ11

2172 007424 000240

CHKCA1: NOP

```

2173
2174
2175 :RECEIVER BASIC NPR LOGIC TEST (USING PRIMARY BUS ADDRESS AND CHARACTER COUNT)
2176 :EXPECTED RESULTS
2177 :
2178 :RECEIVER DONE INTERRUPT OCCURS
2179 :RECEIVER DONE (PRIMARY) = 1
2180 :RECEIVER GO = 0
2181 :RECEIVER P/S = 1
2182 :NO ERROR FLAGS ARE SET
2183
2184 :RECEIVER BUS ADDRESS (PRIMARY) = RBUFF+1
2185 :RECEIVER CHARACTER COUNT (PRIMARY) = 0
2186 :CONTENTS OF RBUFF = 0
2187

```

: TEST 53

```

2188 007426 012737 000053 001226 TST53: MOV #53,TSTNO
2189 007434 012737 007450 001214 MOV #99$,RETURN
2190 007442 012737 007752 001216 MOV #TST54,NEXT
2191 007450 104413 99$: MEMCLR
2192 007452 104412 1$: MSTCLR
2193 007454 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS
2194 007462 012737 000000 017170 MOV #0,TBUFF
2195 007470 004737 016024 JSR PC,SETMNT ;SET MAINTENANCE MODE
2196 007474 004737 016042 JSR PC,SETV ;SET UP INTERRUPT VECTORS
2197 007500 007576 3$: ;RECEIVER WILL INTERRUPT TO 3$
2198 007502 007600 4$: ;TRANSMITTER WILL INTERRUPT TO 4$
2199 007504 004737 016122 JSR PC,SETBABC ;SELECT RECEIVER BUS ADDRESS (PRIMARY)
2200 007510 000 000 .BYTE 0,0 ;LOAD BUS ADDRESS
2201 007512 017166 RBUFF
2202 007514 177777 -1 ;SELECT RECEIVER CHARACTER COUNT (PRIMARY)
2203 007516 012777 000040 171634 MOV #BIT5,@DQRCSR ;CHARACTER COUNT=1
2204 007524 052777 000001 171626 BIS #BIT0,@DQRCSR ;SET RECEIVER PRIMARY INTERRUPT ENABLE
2205 007532 112777 000012 171630 MOV #12,@DQREG ;SET RECEIVER GO
2206 007540 052777 000020 171624 BIS #BIT4,@DQSEC ;SELECT MISCELLANEOUS REGISTER
2207 007546 005037 177776 CLR PS ;FORCE RECEIVER INTERRUPT
2208 007552 012737 002000 001244 MOV #2000,TEMP1 ;ENABLE INTERRUPTS
2209 007560 005337 001244 2$: DEC TEMP1 ;SET UP DELAY
2210 007564 001375 BNE 2$ ;WAIT FOR INTERRUPTS AND NPRS
2211 007566 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS
2212 007574 104000 HLT 0 ;RECEIVER DID NOT INTERRUPT
2213 007576 000401 3$: BR 5$
2214 007600 104002 4$: HLT 2 ;UNEXPECTED TRANSMITTER INTERRUPT
2215 007602 012706 001200 5$: MOV #STACK,SP ;RESTORE PROCESSOR STACK
2216 007606 012705 000244 MOV #244,R5 ;(R5)=EXPECTED DATA IN RECEIVER CONTROL REGISTER
2217
2218 ;DONE (PRIMARY)=1, INTERRUPT ENABLE=1,
2219 ;P/S=1
2220 007612 017704 171542 MOV @DQRCSR,R4 ;(R4)=ACTUAL DATA IN RECEIVER CONTROL REGISTER
2221 007616 042704 177400 BIC #177400,R4 ;CLEAR UNWANTED BITS
2222 007622 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME
2223 007624 001401 BEQ 6$
2224 007626 104004 HLT 4 ;RECEIVER STATUS ERROR
2225 007630 005005 6$: CLR R5 ;(R5)=EXPECTED DATA IN ERROR REGISTER, 0
2226 007632 013703 001366 MOV DQERR,R3 ;ADDRESS OF ERROR REGISTER
2227 007636 117704 171524 MOV @DQERR,R4 ;(R4)TUAL DATA IN ERROR REGISTER
2228 007642 001401 BEQ 7$

```

```

2228 007644 104006          HLT      6          ;ERROR FLAG(S) SET
2229 007646 112777 000000 171514 7$:  MOV     #0,@DQREG ;SELECT RECEIVER BUS ADDRESS (PRIMARY)
2230 007654 012702 000000          MOV     #0,R2      ;ADDRESS OF RECEIVER BUS ADDRESS
2231                                ;SECONDARY REGISTER
2232 007660 013703 001372          MOV     DQSEC,R3   ;ADDRESS OF SECONDARY REGISTER
2233 007664 012705 017167          MOV     #RBUF+1,R5 ;(R5)=EXPECTED DATA IN
2234                                ;RECEIVER BUS ADDRESS (PRIMARY) REGISTER,
2235                                ;RBUF+1
2236 007670 017704 171476          MOV     @DQSEC,R4  ;(R4)=ACTUAL DATA IN RECEIVER
2237                                ;BUS ADDRESS REGISTER (PRIMARY)
2238 007674 020504          CMP     R5,R4     ;ARE EXPECTED AND RECEIVED DATA THE SAME
2239 007676 001401          BEQ    10$
2240 007700 104007          HLT    7          ;BUS ADDRESS ERROR
2241 007702 105277 171462          INCB   @DQREG     ;SELECT CHARACTER COUNT ADD.
2242 007706 005202          INC    R2        ;UPDATE POINTER
2243 007710 012705 000000          MOV     #0,R5     ;SET FOR EXPECTED.
2244 007714 017704 171452          MOV     @DQSEC,R4 ;READ THE ACTUAL.
2245 007720 020504          CMP     R5,R4     ;ARE THEY EQUAL?
2246 007722 001401          BEQ    11$
2247 007724 104010          HLT    10        ;BR IF YES
2248 007726 012705 000000          MOV     #0,R5     ;CHARACTER COUNT ERROR
2249 007732 012703 017166          MOV     #RBUF,R3  ;SET POINTER.
2250 007736 013704 017166          MOV     RBUF,R4
2251 007742 020504          CMP     R5,R4
2252 007744 001401          BEQ    12$
2253 007746 104011          HLT    11
2254 007750 104400          HLT    11
2255                                ;
2256                                ;TRANSMITTER BASIC NPR LOGIC TEST (USING PRIMARY BUS ADDRESS AND CHARACTER COUNT
2257                                ;EXPECTED RESULTS
2258                                ;
2259                                ;TRANSMITTER DONE INTERRUPT OCCURS
2260                                ;TRANSMITTER DONE (PRIMARY) = 1
2261                                ;TRANSMITTER GO = 0
2262                                ;TRANSMITTER P/S = 1
2263                                ;
2264                                ;NO ERROR FLAGS ARE SET
2265                                ;
2266                                ;TRANSMITTER BUS ADDRESS (PRIMARY) = TBUF+1
2267                                ;TRANSMITTER CHARACTER COUNT (PRIMARY) = 0
2268                                ;CONTENTS OF TRANSMITTER BUFFER = 52525
2269                                ;
2270                                ; TEST 54
2271                                ;*****
2272 TST54: MOV     #54,TSTNO
2273      MOV     #1$,RETURN
2274      MOV     #TST55,NEXT
2275 99$: MEMCLR
2276 1$:  MSTCLR
2277      MOV     #340,PS          ;LOCK OUT INTERRUPTS
2278      MOV     #52525,TBUFF
2279      JSR     PC,SETMNT       ;SET MAINTENANCE MODE
2280      JSR     PC,SETV         ;SET UP INTERRUPT VECTORS
2281      3$
2282      4$
2283      JSR     PC,SETBABC      ;RECEIVER WILL INTERRUPT TO 3$
2284                                ;TRANSMITTER WILL INTERRUPT TO 4$
2285                                ;SELECT TRANSMITTER BUS ADDRESS (PRIMARY)
2286 .BYTE 2,0 ;LOAD BUS ADDRESS
2287      TBUFF ;SELECT TRANSMITTER CHARACTER COUNT (PRIMARY)
    
```


DQ11 INTERRUPT AND NPR LOGIC TESTS.

```

2340 : RECEIVER DONE INTERRUPT OCCURS
2341 : RECEIVER DONE (SECONDARY) = 1
2342 : RECEIVER GO = 0
2343 : RECEIVER P/S = 1
2344 : NO ERROR FLAGS ARE SET
2345 :
2346 : RECEIVER BUS ADDRESS (SECONDARY) = RBUFF+1
2347 : RECEIVER CHARACTER COUNT (SECONDARY) = 0
2348 : CONTENTS OF RBUFF = 0
2349 :
2350 : TEST 55
2351 : *****
2352 010272 012737 000055 001226 TST55: MOV #55,TSTNO
2353 010300 012737 010704 001216 MOV #TST56,NEXT
2354 010306 104412 MSTCLR :ISSUE A MASTER CLEAR.
2355 010310 004737 016006 JSR PC,SETLOP :SET TEST LOOP
2356 010314 105077 171050 CLR @DQREG :SELECT RX BA PRI.
2357 010320 012777 017166 171044 MOV #RBUFF,@DQSEC :SET RX BA
2358 010326 105277 171036 INCB @DQREG :SELECT RX WC PRI.
2359 010332 012777 177777 171032 MOV #-1,@DQSEC :SET FOR ONE CHAR.
2360 010340 052777 010001 171012 BIS #BIT12+BIT0,@DQRCR :SET ACTIVE AND GO!!
2361 010346 012700 007000 MOV #7000,R0 :SET FOR TIME OUT DELAY
2362 010352 005300 DEC R0 :DELAY.....
2363 010354 001376 BNE .-2 : DONE?
2364 010356 012705 000204 MOV #204,R5 :SET EXPECTED. PRI. DONE AND P/S
2365 010362 017704 170772 MOV @DQRCR,R4 :READ RX CSR.
2366 010366 042704 177400 BIC #177400,R4 :MASK UNWANTED BITS.
2367 010372 020405 CMP R4,R5 :IS IT CORRECT?
2368 010374 001401 BEQ .+4 :BR IF YES.
2369 010376 104004 HLT 4 :RECEIVER STATUS ERROR.
2370 010400 005077 170754 CLR @DQRCR :CLEAR ALL BUT RX P/S
2371 010404 012737 000340 177776 MOV #340,PS :LOCK OUT INTERRUPTS
2372 010412 012737 000000 017170 MOV #0,TBUFF
2373 010420 104413 1$: MEMCLR :CLEAR INTERFACE MEMORIES
2374 010422 004737 016024 JSR PC,SETMNT :SET MAINTENANCE MODE
2375 010426 004737 016042 JSR PC,SETV :SET UP INTERRUPT VECTORS
2376 010432 010530 3$: :RECEIVER WILL INTERRUPT TO 3$
2377 010434 010532 4$: :TRANSMITTER WILL INTERRUPT TO 4$
2378 010436 004737 016122 JSR PC,SETBABC :SELECT RECEIVER BUS ADDRESS (SECONDARY)
2379 010442 004 000 .BYTE 4,0 :LOAD BUS ADDRESS
2380 010444 017166 RBUFF :SELECT RECEIVER CHARACTER COUNT (SECONDARY)
2381 010446 177777 -1 :CHARACTER COUNT=1
2382 010450 012777 000040 170702 MOV #BITS,@DQRCR :SET RECEIVER SECONDARY INTERRUPT ENABLE
2383 010456 052777 000001 170674 BIS #BIT0,@DQRCR :SET RECEIVER GO
2384 010464 112777 000012 170676 MOV #12,@DQREG :SELECT MISCELLANEOUS REGISTER
2385 010472 052777 000020 170672 BIS #BIT4,@DQSEC :FORCE RECEIVER INTERRUPT
2386 010500 005037 177776 CLR PS :ENABLE INTERRUPTS
2387 010504 012737 002000 001244 MOV #2000,TEMP1 :SET UP DELAY
2388 010512 005337 001244 2$: DEC TEMP1 :WAIT FOR INTERRUPTS AND NPRS
2389 010516 001375 BNE 2$
2390 010520 012737 000340 177776 MOV #340,PS :LOCK OUT INTERRUPTS
2391 010526 104000 HLT 0 :RECEIVER DID NOT INTERRUPT
2392 010530 000401 3$: BR 5$
2393 010532 104002 4$: HLT 2 :UNEXPECTED TRANSMITTER INTERRUPT
2394 010534 012706 001200 5$: MOV #STACK,SP :RESTORE PROCESSOR STACK
2395 010540 012705 000140 MOV #140,R5 : (R5)=EXPECTED DATA IN RECEIVER CONTROL REGISTER

```

```

2396                                     ;DONE (SECONDARY)=1, INTERRUPT ENEABLE=1,
2397                                     ;P/S=1
2398 010544 017704 170610                MOV    @DQRCR,R4
2399 010550 042704 177400                BIC    #177400,R4
2400 010554 020504                      CMP    R5,R4
2401 010556 001401                      BEQ    6$
2402 010560 104004                      HLT    4
2403 010562 005005                      6$:   CLR    R5
2404 010564 013703 001366                MOV    DQERR,R3
2405 010570 117704 170572                MOV    @DQERR,R4
2406 010574 001401                      BEQ    7$
2407 010576 104006                      HLT    6
2408 010600 112777 000004 170562 7$:   MOV    #4,@DQREG
2409 010606 012702 000004                MOV    #4,R2
2410                                     ;ADDRESS OF RECEIVER BUS ADDRESS
2411 010612 013703 001372                MOV    DQSEC,R3
2412 010616 012705 017167                MOV    #RBUF+1,R5
2413                                     ;SECONDARY REGISTER
2414                                     ;ADDRESS OF SECONDARY REGISTER
2415 010622 017704 170544                MOV    @DQSEC,R4
2416                                     ;(R4)=ACTUAL DATA IN RECEIVER
2417 010626 020504                      CMP    R5,R4
2418 010630 001401                      BEQ    10$
2419 010632 104007                      HLT    7
2420 010634 105277 170530                10$:  INCB  @DQREG
2421 010640 005202                      INC    R2
2422 010642 012705 000000                MOV    #0,R5
2423 010646 017704 170520                MOV    @DQSEC,R4
2424 010652 020504                      CMP    R5,R4
2425 010654 001401                      BEQ    11$
2426 010656 104010                      HLT    10
2427 010660 012705 000000                11$:  MOV    #0,R5
2428 010664 012703 017166                MOV    #RBUF,R3
2429 010670 013704 017166                MOV    RBUF,R4
2430 010674 020504                      CMP    R5,R4
2431 010676 001401                      BEQ    QZX
2432 010700 104011                      HLT    11
2433 010702 104400                      QZX:  SCOPE
2434
2435                                     ;TRANSMITTER BASIC NPR LOGIC TEST (USING SECONDARY BUS ADDRESS AND CHARACTER COU
2436                                     ;EXPECTED RESULTS
2437                                     ;
2438                                     ;       TRANSMITTER DONE INTERRUPT OCCURS
2439                                     ;       TRANSMITTER DONE (SECONDARY) = 1
2440                                     ;       TRANSMITTER GO = 0
2441                                     ;       TRANSMITTER P/S = 1
2442                                     ;       NO ERROR FLAGS ARE SET
2443                                     ;
2444                                     ;       TRANSMITTER BUS ADDRESS (SECONDARY) = TBUF+1
2445                                     ;       TRANSMITTER CHARACTER COUNT (SECONDARY) = 0
2446                                     ;       CONTENTS OF TRANSMITTER BUFFER = 177777
2447
2448                                     ; TEST 56
2449 010704 012737 000056 001226          TST56: MOV    #56,TSTNO
2450 010712 012737 010730 001214          MOV    #1$,RETURN
2451 010720 012737 011330 001216          MOV    #TST57,NEXT

```


2452	010726	104413			MEMCLR					:ISSUE A MEMORY CLEAR.
2453	010730	104412			MSTCLR					:MASTER CLEAR DQ11
2454	010732	104413			MEMCLR					:
2455	010734	112777	000012	170426	MOVB	#12,@DQREG				:SELECT MISC.REG
2456	010742	012777	004010	170422	MOV	#4010,@DQSEC				:SET FOR EIGHT BITS AND TEST LOOP
2457	010750	112777	000002	170412	MOVB	#2,@DQREG				:SEL TX BA PRI.
2458	010756	012777	017170	170406	MOV	#TBUF,@DQSEC				:SET BUS ADDRESS
2459	010764	105277	170400		INCB	@DQREG				:SELECT TX WC PRI.
2460	010770	012777	177777	170374	MOV	#-1,@DQSEC				:SET FOR ONE CHAR.
2461	010776	005277	170362		INC	@DQTCSR				:SET TX GO!!
2462	011002	012700	000010		MOV	#10,R0				:SET FOR TIME OUT.
2463	011006	005300			DEC	R0				:DELAY
2464	011010	001376			BNE	.-2				:BR IF MORE DELAY
2465	011012	012705	000204		MOV	#204,R5				:SET FOR EXPECTED.
2466	011016	017704	170342		MOV	@DQTCSR,R4				:READ THE TX CSR
2467	011022	020405			CMP	R4,R5				:EXPECTED=ACTUAL?
2468	011024	001401			BEQ	.+4				:BR IF YES
2469	011026	104005			HLT	5				:TX STATUS REG ERROR
2470	011030	005077	170330		CLR	@DQTCSR				:CLEAR ALL BUT P/S BIT
2471	011034	012737	000340	177776	MOV	#340,PS				:LOCK OUT INTERRUPTS
2472	011042	012737	177777	017170	MOV	#177777,TBUF				:SET CHARACTER
2473	011050	104413			MEMCLR					:CLEAR INTERFACE MEMORIES
2474	011052	004737	016006		JSR	PC,SETLOP				:SET MAINTENANCE MODE
2475	011056	004737	016042		JSR	PC,SETV				:SET UP INTERRUPT VECTORS
2476	011062	011146			3\$:RECEIVER WILL INTERRUPT TO 3\$
2477	011064	011150			4\$:TRANSMITTER WILL INTERRUPT TO 4\$
2478	011066	004737	016122		JSR	PC,SETBABC				:SELECT TRANSMITTER BUS ADDRESS (SECONDARY)
2479	011072	006	000		6,0					:LOAD BUS ADDRESS
2480	011074	017170			TBUF					:SELECT TRANSMITTER CHARACTER COUNT (SECONDARY)
2481	011076	177777			-1					:CHARACTER COUNT=1
2482	011100	012777	000040	170256	MOV	#BIT5,@DQTCSR				:SET TRANSMITTER SECONDARY INTERRUPT ENABLE
2483	011106	052777	000001	170250	BIS	#BIT0,@DQTCSR				:SET TRANSMITTER GO
2484	011114	005037	177776		CLR	PS				:ENABLE INTERRUPTS
2485	011120	012737	002000	001244	MOV	#2000,TEMP1				:SET UP DELAY
2486	011126	005337	001244		2\$:	DEC	TEMP1			:WAIT FOR INTERRUPTS AND NPRS
2487	011132	001375			BNE	2\$				
2488	011134	012737	000340	177776	MOV	#340,PS				:LOCK OUT INTERRUPTS
2489	011142	104001			HLT	1				:TRANSMITTER DID NOT INTERRUPT
2490	011144	000402			BR	5\$				
2491	011146	104003			3\$:	HLT	3			:UNEXPECTED RECEIVER INTERRUPT
2492	011150	000240			4\$:	NOP				
2493	011152	012706	001200		5\$:	MOV	#STACK,SP			:RESTORE PROCESSOR STACK
2494	011156	012705	000140		MOV	#140,R5				:(R5)=EXPECTED DATA IN TRANSMITTER CONTROL REGIS
2495										:DONE (SECONDARY)=1, INTERRUPT ENFABLE=1,
2496										:P/S=1
2497	011162	017704	170176		MOV	@DQTCSR,R4				:(R4)=ACTUAL DATA IN TRANSMITTER CONTROL REGISTE
2498	011166	042704	177400		BIC	#177400,R4				:CLEAR UNWANTED BITS
2499	011172	020504			CMP	R5,R4				:ARE EXPECTED AND RECEIVED DATA THE SAME
2500	011174	001401			BEQ	6\$				
2501	011176	104005			HLT	5				:TRANSMITTER STATUS ERROR
2502	011200	005005			6\$:	CLR	R5			:(R5)=EXPECTED DATA IN ERROR REGISTER, 0
2503	011202	013703	001366		MOV	DQERR,R3				:ADDRESS OF ERROR REGISTER
2504	011206	117704	170154		MOVB	@DQERR,R4				:(R4)TUAL DATA IN ERROR REGISTER
2505	011212	001401			BEQ	7\$				
2506	011214	104006			HLT	6				:ERROR FLAG(S) SET
2507	011216	112777	000006	170144	7\$:	MOVB	#6,@DQREG			:SELECT TRANSMITTER BUS ADDRESS (SECONDARY)

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```
2508 011224 012702 000006      MOV      #6,R2      ;ADDRESS OF TRANSMITTER BUS ADDRESS
2509                                ;SECONDARY REGISTER
2510 011230 013703 001372      MOV      DQSEC,R3   ;ADDRESS OF SECONDARY REGISTER
2511 011234 012705 017171      MOV      #TBUFF+1,R5 ;(R5)=EXPECTED DATA IN
2512                                ;TRANSMITTER BUS ADDRESS (SECONDARY) REGISTER,
2513                                ;TBUFF+1
2514 011240 017704 170126      MOV      @DQSEC,R4  ;(R4)=ACTUAL DATA IN TRANSMITTER
2515                                ;BUS ADDRESS REGISTER (SECONDARY)
2516 011244 020504              CMP      R5,R4      ;ARE EXPECTED AND RECEIVED DATA THE SAME
2517 011246 001401              BEQ      10$
2518 011250 104007              HLT      7          ;BUS ADDRESS ERROR
2519 011252 105277 170112      10$:  INCB   @DQREG
2520 011256 005202              INC      R2
2521 011260 012705 000000      MOV      #0,R5
2522 011264 017704 170102      MOV      @DQSEC,R4
2523 011270 020504              CMP      R5,R4
2524 011272 001401              BEQ      11$
2525 011274 104010              HLT      10        ;CHARACTER COUNT ERROR
2526 011276 012705 177777      11$:  MOV      #177777,R5
2527 011302 112777 000013 170060  MOVB     #13,@DQREG
2528 011310 012702 000013      MOV      #13,R2
2529 011314 017704 170052      MOV      @DQSEC,R4
2530 011320 020504              CMP      R5,R4
2531 011322 001401              BEQ      12$
2532 011324 104012              HLT      12
2533 011326 104400      12$:  SCOPE
2534
2535                                ;RECEIVER NON-EXISTANT MEMORY TIMEOUT TEST
2536                                ; (USING PRIMARY BUS ADDRESS AND CHARACTER COUNT)
2537                                ;EXPECTED RESULTS
2538                                ;
2539                                ; RECEIVER DONE INTERRUPT OCCURS
2540                                ; RECEIVER DONE (PRIMARY) = 1
2541                                ; RECEIVER GO = 0
2542                                ; RECEIVER P/S = 1
2543                                ; RECEIVER NON EXISTANT MEMORY ERROR FLAG = 1
2544                                ;
2545                                ; RECEIVER BUS ADDRESS (PRIMARY) = RBUFF+1
2546                                ; RECEIVER CHARACTER COUNT (PRIMARY) = 0
2547
2548                                ; TEST 57
2549                                ;*****
2549 011330 012737 000057 001226  TST57:  MOV      #57,TSTNO
2550 011336 012737 011362 001214      MOV      #1$,RETURN
2551 011344 012737 011624 001216      MOV      #TST60,NEXT
2552 011352 012737 000340 177776      MOV      #340,PS
2553 011360 104413              MEMCLR
2554 011362 104412      1$:  MSTCLR
2555 011364 004737 016024      JSR      PC,SETMNT
2556 011370 004737 016042      JSR      PC,SETV
2557 011374 011472              3$
2558 011376 011474              4$
2559 011400 004737 016122      JSR      PC,SETBABC
2560 011404 000 140      .BYTE  0,140
2561 011406 177320              NON.EX
2562 011410 177777              -1
2563 011412 012777 000040 167740  MOV      #BITS,@DQRCR ;SET RECEIVER PRIMARY INTERRUPT ENABLE
```

DQ11 INTERRUPT AND NPR LOGIC TESTS.

```

2564 011420 052777 000001 167732      BIS      #BIT0,@DQRCSR      ;SET RECEIVER GO
2565 011426 112777 000012 167734      MOV      #12,@DQREG      ;SELECT MISCELLANEOUS REGISTER
2566 011434 052777 000020 167730      BIS      #BIT4,@DQSEC    ;FORCE RECEIVER INTERRUPT
2567 011442 005037 177776      CLR      PS              ;ENABLE INTERRUPTS
2568 011446 012737 002000 001244      MOV      #2000,TEMP1     ;SET UP DELAY
2569 011454 005337 001244      2$:     DEC      TEMP1      ;WAIT FOR INTERRUPTS AND NPRS
2570 011460 001375      BNE      2$
2571 011462 012737 000340 177776      MOV      #340,PS        ;LOCK OUT INTERRUPTS
2572 011470 104000      HLT      0              ;RECEIVER DID NOT INTERRUPT
2573 011472 000401      3$:     BR       5$
2574 011474 104002      4$:     HLT      2
2575 011476 012706 001200      5$:     MOV      #STACK,SP     ;UNEXPECTED TRANSMITTER INTERRUPT
2576 011502 012705 000244      MOV      #244,R5        ;RESTORE PROCESSOR STACK
2577      ;(R5)=EXPECTED DATA IN RECEIVER CONTROL REGISTER
2578      ;DONE (PRIMARY)=1, INTERRUPT ENEABLE=1,
2579      ;P/S=1
2579 011506 017704 167646      MOV      @DQRCSR,R4     ;(R4)=ACTUAL DATA IN RECEIVER CONTROL REGISTER
2580 011512 042704 177400      BIC      #177400,R4     ;CLEAR UNWANTED BITS
2581 011516 020504      CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME
2582 011520 001401      BEQ      6$
2583 011522 104004      HLT      4              ;RECEIVER STATUS ERROR
2584 011524 005005      6$:     CLR      R5         ;(R5)=EXPECTED DATA IN ERROR REGISTER, 0
2585 011526 013703 001366      MOV      DQERR,R3      ;ADDRESS OF ERROR REGISTER
2586 011532 017704 167630      MOV      @DQERR,R4     ;(R4)TUAL DATA IN ERROR REGISTER
2587 011536 100401      BMI      7$
2588 011540 104006      HLT      6              ;ERROR FLAG(S) NOT SET
2589 011542 112777 000000 167620 7$:     MOV      #0,@DQREG     ;SELECT RECEIVER BUS ADDRESS (PRIMARY)
2590 011550 012702 000000      MOV      #0,R2         ;ADDRESS OF RECEIVER BUS ADDRESS
2591      ;SECONDARY REGISTER
2592 011554 013703 001372      MOV      DQSEC,R3      ;ADDRESS OF SECONDARY REGISTER
2593 011560 012705 177321      MOV      #NON.EX+1,R5  ;(R5)=EXPECTED DATA IN
2594      ;RECEIVER BUS ADDRESS (PRIMARY) REGISTER,
2595      ;RBUF+1
2596 011564 017704 167602      MOV      @DQSEC,R4     ;(R4)=ACTUAL DATA IN RECEIVER
2597      ;BUS ADDRESS REGISTER (PRIMARY)
2598 011570 020504      CMP      R5,R4         ;ARE EXPECTED AND RECEIVED DATA THE SAME
2599 011572 001401      BEQ      10$
2600 011574 104007      HLT      7              ;BUS ADDRESS ERROR
2601 011576 105277 167566      10$:    INCB     @DQREG
2602 011602 005202      INC      R2
2603 011604 012705 000000      MOV      #0,R5
2604 011610 017704 167556      MOV      @DQSEC,R4
2605 011614 020504      CMP      R5,R4
2606 011616 001401      BEQ      11$
2607 011620 104010      HLT      10            ;CHARACTER COUNT ERROR
2608 011622 104400      11$:    SCOPE
2609
2610      ;TRANSMITTER NON-EXISTANT MEMORY TIMEOUT TEST
2611      ; (USING PRIMARY BUS ADDRESS AND CHARACTER COUNT)
2612      ;EXPECTED RESULTS
2613      ;
2614      ; TRANSMITTER DONE INTERRUPT OCCURS
2615      ; TRANSMITTER DONE (PRIMARY) = 1
2616      ; TRANSMITTER GO = 0
2617      ; TRANSMITTER P/S = 1
2618      ; TRANSMITTER NON EXISTANT MEMORY ERROR FLAG = 1
2619      ; TRANSMITTER BUS ADDRESS (PRIMARY) = TBUF+1

```

DQ11 INTERRUPT AND NPR LOGIC TESTS.

TRANSMITTER CHARACTER COUNT (PRIMARY) = 0

```
2620                                     :
2621                                     :
2622                                     : TEST 60
2623 :*****
2624 011624 012737 000060 001226 TST60: MOV #60,TSTNO
2625 011632 012737 011656 001214 MOV #1$,RETURN
2626 011640 012737 012106 001216 MOV #TST61,NEXT
2627 011646 012737 000340 177776 MOV #340,PS
2628 011654 104413 MEMCLR ;LOCK OUT INTERRUPTS
2629 011656 104412 MSTCLR ;CLEAR INTERFACE MEMORIES
2630 011660 004737 016024 JSR PC,SETMNT ;MASTER CLEAR INTERFACE
2631 011664 004737 016042 JSR PC,SETV ;SET MAINTENANCE MODE
2632 011670 011754 3$ ;SET UP INTERRUPT VECTORS
2633 011672 011756 4$ ;RECEIVER WILL INTERRUPT TO 3$
2634 011674 004737 016122 JSR PC,SETBABC ;TRANSMITTER WILL INTERRUPT TO 4$
2635 011700 002 140 .BYTE 2, 140
2636 011702 177320 NON.EX
2637 011704 177777 -1
2638 011706 012777 000040 167450 MOV #BIT5,@DQTCR ;SET TRANSMITTER PRIMARY INTERRUPT ENABLE
2639 011714 052777 000001 167442 BIS #BIT0,@DQTCR ;SET TRANSMITTER GO
2640 011722 005037 177776 CLR PS ;ENABLE INTERRUPTS
2641 011726 012737 002000 001244 MOV #2000,TEMP1 ;SET UP DELAY
2642 011734 005337 001244 2$: DEC TEMP1 ;WAIT FOR INTERRUPTS AND NPRS
2643 011740 001375 BNE 2$
2644 011742 012737 000340 177776 MOV #340,PS ;LOCK OUT INTERRUPTS
2645 011750 104001 HLT 1 ;TRANSMITTER DID NOT INTERRUPT
2646 011752 000402 BR 5$
2647 011754 104003 3$: HLT 3 ;UNEXPECTED RECEIVER INTERRUPT
2648 011756 000240 4$: NOP
2649 011760 012706 001200 5$: MOV #STACK,SP ;RESTORE PROCESSOR STACK
2650 011764 012705 000244 MOV #244,R5 ;(R5)=EXPECTED DATA IN TRANSMITTER CONTROL REGIS
2651 ;DONE (PRIMARY)=1, INTERRUPT ENEABLE=1,
2652 ;P/S=1
2653 011770 017704 167370 MOV @DQTCR,R4 ;(R4)=ACTUAL DATA IN TRANSMITTER CONTROL REGISTE
2654 011774 042704 177400 BIC #177400,R4 ;CLEAR UNWANTED BITS
2655 012000 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME
2656 012002 001401 BEQ 6$
2657 012004 104005 HLT 5 ;TRANSMITTER STATUS ERROR
2658 012006 005005 6$: CLR R5 ;(R5)=EXPECTED DATA IN ERROR REGISTER, 0
2659 012010 013703 001366 MOV DQERR,R3 ;ADDRESS OF ERROR REGISTER
2660 012014 017704 167346 MOV @DQERR,R4 ;(R4)TUAL DATA IN ERROR REGISTER
2661 012020 100401 BMI 7$
2662 012022 104006 HLT 6 ;ERROR FLAG(S) NOT SET
2663 012024 112777 000002 167336 7$: MOVB #2,@DQREG ;SELECT TRANSMITTER BUS ADDRESS (PRIMARY)
2664 012032 012702 000002 MOV #2,R2 ;ADDRESS OF TRANSMITTER BUS ADDRESS
2665 ;SECONDARY REGISTER
2666 012036 013703 001372 MOV DQSEC,R3 ;ADDRESS OF SECONDARY REGISTER
2667 012042 012705 177321 MOV #NON.EX+1,R5 ;(R5)=EXPECTED DATA IN
2668 ;TRANSMITTER BUS ADDRESS (PRIMARY) REGISTER,
2669 ;TBUF+1
2670 012046 017704 167320 MOV @DQSEC,R4 ;(R4)=ACTUAL DATA IN TRANSMITTER
2671 ;BUS ADDRESS REGISTER (PRIMARY)
2672 012052 020504 CMP R5,R4 ;ARE EXPECTED AND RECEIVED DATA THE SAME
2673 012054 001401 BEQ 10$
2674 012056 104007 HLT 7 ;BUS ADDRESS ERROR
2675 012060 105277 167304 10$: INCB @DQREG
```

```

2676 012064 005202          INC      R2
2677 012066 012705 000000  MOV     #0,R5
2678 012072 017704 167274  MOV     @DQSEC,R4
2679 012076 020504          CMP     R5,R4
2680 012100 001401          BEQ     11$
2681 012102 104010          HLT     10          ;CHARACTER COUNT ERROR
2682 012104 104400          11$: SCOPE
2683
2684          ;RECEIVER P/S MASTER CLEAR TEST
2685          ;EXECUTE 1 NPR CYCLE TO FORCE RECEIVER P/S TO A 1
2686          ;ISSUE MASTER CLEAR
2687          ;VERIFY THAT RECEIVER P/S WAS CLEARED
2688
2689          : TEST 61
2690          :*****
2691 012106 012737 000061 001226  TST61: MOV     #61,TSTNO
2692 012114 012737 012140 001214  MOV     #1$,RETURN
2693 012122 012737 012272 001216  MOV     #TST62,NEXT
2694 012130 012737 000340 177776  MOV     #340,PS          ;LOCK OUT INTERRUPTS.
2695 012136 104413          MEMCLR
2696 012140 104412          1$: MSTCLR          ;MASTER CLEAR INTERFACE
2697 012142 004737 016024          JSR     PC,SETMNT      ;SET MAINTENANCE MODE
2698 012146 004737 016122          JSR     PC,SETBABC
2699 012152 000000          .BYTE 0,0
2700 012154 017166          RBUF
2701 012156 177777          -1
2702 012160 052777 000001 167172  BIS     #BIT0,@DQRCR
2703 012166 112777 000012 167174  MOVB   #12,@DQREG      ;SELECT MISC REGISTER
2704 012174 052777 000020 167170  BIS     #BIT4,@DQSEC    ;FORCE RX NPR
2705 012202 012737 002000 001244  MOV     #2000,TEMP1    ;SET FOR TIME OUT
2706 012210 105777 167144          2$: TSTB   @DQRCR      ;PRIMARY DONE UP
2707 012214 100412          BMI     3$            ;BR IF PRI DONE SET.
2708 012216 005337 001244          DEC     TEMP1         ;DELAY.....
2709 012222 001372          BNE     2$            ;KEEP WAITING
2710 012224 017704 167130          MOV     @DQRCR,R4     ;SAVE THE CSR
2711 012230 042704 177400          BIC     #177400,R4    ;CLEAR UNWANTED BITS.
2712 012234 012705 000204          MOV     #204,R5       ;SET EXPECTED.
2713 012240 104004          HLT     4
2714 012242 104412          3$: MSTCLR
2715 012244 032777 000020 167106  BIT     #BIT4,@DQRCR
2716 012252 001406          BEQ     4$
2717 012254 005005          CLR     R5
2718 012256 017704 167076          MOV     @DQRCR,R4
2719 012262 042704 177400          BIC     #177400,R4
2720 012266 104004          HLT     4
2721 012270 104400          4$: SCOPE
2722
2723          ;TRANSMITTER P/S MASTER CLEAR TEST
2724          ;EXECUTE 1 NPR CYCLE TO FORCE TRANSMITTER P/S TO A 1
2725          ;ISSUE MASTER CLEAR
2726          ;VERIFY THAT TRANSMITTER P/S WAS CLEARED
2727
2728          : TEST 62
2729          :*****
2730 012272 012737 000062 001226  TST62: MOV     #62,TSTNO
2731 012300 012737 012324 001214  MOV     #1$,RETURN

```

```

2732 012306 012737 012442 001216      MOV      #TST63,NEXT
2733 012314 012737 000340 177776      MOV      #340,PS                ;LOCK OUT INTERUPTS.
2734 012322 104413                      MEMCLR
2735 012324 104412      1$:      MSTCLR                ;MASTER CLEAR INTERFACE
2736 012326 004737 016024      JSR      PC,SETMNT              ;SET MAINTENANCE MODE
2737 012332 004737 016122      JSR      PC,SETBABC
2738 012336 002 000      .BYTE 2,0
2739 012340 017170      TBUF
2740 012342 177777      -1
2741 012344 052777 000001 167012      BIS      #BIT0,@DQTCR
2742 012352 012737 002000 001244      MOV      #2000,TEMP1          ;SET FOR TIME OUT
2743 012360 105777 167000      2$:      TSTB      @DQTCR          ;PRIMARY DONE UP
2744 012364 100412                      BMI      3$                    ;BR IF PRI DONE SET.
2745 012366 005337 001244                      DEC      TEMP1                 ;DELAY.....
2746 012372 001372                      BNE      2$                    ;KEEP WAITING
2747 012374 017704 166764      MOV      @DQTCR,R4             ;SAVE THE CSR
2748 012400 042704 177400      BIC      #177400,R4           ;CLEAR UNWANTED BITS.
2749 012404 012705 000204      MOV      #204,R5              ;SET EXPECTED.
2750 012410 104005                      HLT      5
2751 012412 104412      3$:      MSTCLR
2752 012414 032777 000020 166742      BIT      #BIT4,@DQTCR
2753 012422 001406                      BEQ      4$
2754 012424 005005                      CLR      R5
2755 012426 017704 166732      MOV      @DQTCR,R4
2756 012432 042704 177400      BIC      #177400,R4
2757 012436 104005                      HLT      5
2758 012440 104400      4$:      SCOPE
2759
2760      ;TRANSMITTER NPR DATA TEST (STEP MODE)
2761      ;EXECUTE 1 TRANSMITTER NPR CYCLE FOR EACH DATA PATTERN 0-177777
2762      ;VERIFY THAT TRANSMITTER BUFFER CONTAINS THE CORRECT DATA
2763
2764      : TEST 63
2765      :*****
2766 012442 012737 000063 001226      TST63: MOV      #63,TSTNO
2767 012450 012737 012510 001214      MOV      #1$,RETURN
2768 012456 012737 000010 001222      MOV      #10,ICOUNT
2769 012464 012737 012650 001216      MOV      #.EOP,NEXT
2770 012472 012737 012532 001220      MOV      #2$,LOCK
2771 012500 012737 000340 177776      MOV      #340,PS                ;LOCK OUT INTERUPTS.
2772 012506 104413                      MEMCLR                ;CLEAR ALL MEMEORIES
2773 012510 104412      1$:      MSTCLR                ;INITIALIZE DEVICE
2774 012512 005037 017172      CLR      ZDATA                ;CLEAR POINTER
2775 012516 012700 000000      MOV      #0,R0
2776 012522 013703 001372      MOV      DQSEC,R3
2777 012526 012702 000013      MOV      #13,R2                ;SET FOR ERROR
2778 012532 104412      2$:      MSTCLR                ;SET FOR ERROR (TX MUX)
2779 012534 004737 015770      JSR      PC,SETSTP            ;GIVE ANOTHER MASTER CLEAR
2780 012540 004737 016122      JSR      PC,SETBABC
2781 012544 002 000      .BYTE 2,0                ;SET BUS ADDR. AND WC
2782 012546 017170      TBUF
2783 012550 177777      -1
2784 012552 013705 017172      MOV      ZDATA,R5
2785 012556 010537 017170      MOV      R5,TBUF
2786 012562 012777 000001 166574      MOV      #BIT0,@DQTCR
2787 012570 012737 002000 001244      MOV      #2000,TEMP1          ;SET EXPECTED
                                     ;LOAD CHARACTER
                                     ;SET TX GO.
                                     ;SET FOR DELAY

```

```

2788 012576 105777 166562      3$:  TSTB  @DQTCR      ;TX PRI DONE?
2789 012602 100404              BMI  4$           ;BR IF YES
2790 012604 005337 001244      DEC  TEMP1       ;DELAY.
2791 012610 001372              BNE  3$           ;KEEP DELAYING
2792 012612 104003              HLT  3           ;TX PRI DONE FAILED TO SET
2793 012614 112777 000013 166546 4$:  MOVB  #13,@DQREG ;SELECT TX MUX REG.
2794 012622 017704 166544      MOV  @DQSEC,R4   ;READ MUX
2795 012626 020504              CMP  R5,R4       ;GOOD CHARACTER?
2796 012630 001401              BEQ  5$           ;BR IF GOOD
2797 012632 104012              HLT  12          ;DATA COMPARISON ERROR
2798 012634 104401              5$:  SCOP1          ;LOCK ON DATA (SW09=1)
2799 012636 005237 017172      INC  ZDATA       ;UPDATE CHARACTER
2800 012642 005300              DEC  R0           ;UPDATE COUNTER
2801 012644 001332              BNE  2$           ;GO DO MORE CHARACTERS
2802 012646 104400              6$:  SCOPE          ;SCOPE THIS TEST.
2803
2804
2805              ;END OF PASS
2806              ;TYPE NAME OF TEST
2807              ;UPDATE PASS COUNT
2808              ;CHECK FOR EXIT TO ACT-11
2809              ;RESTART TEST
2810 012650 005037 001234      .EOP: CLR  LSTERR      ;CLEAR LAST ERROR PC
2811 012654 005037 001312      CLR  ERRFLG      ;CLEAR ERROR FLAG
2812 012660 005237 001230      INC  PASCNT      ;UPDATE PASS COUNT
2813 012664 104402              TYPE
2814 012666 015100              MEPASS
2815 012670 104402              TYPE
2816 012672 015261              MCSRX
2817 012674 104411              CNVRT
2818 012676 013006              XCSR
2819 012700 104402              TYPE
2820 012702 015267              MVECX
2821 012704 104411              CNVRT
2822 012706 013014              XVEC
2823 012710 104402              TYPE
2824 012712 015275              MPASSX
2825 012714 104411              CNVRT
2826 012716 013022              XPASS
2827 012720 104402              TYPE
2828 012722 015306              MERRX
2829 012724 104411              CNVRT
2830 012726 013030              XERR
2831 012730 013777 001230 166244  MOV  PASCNT,@LIGHTS ;DISPLAY PASS COUNT
2832 012736 005337 001276      DEC  SAVNUM
2833 012742 001013              BNE  RESTR
2834 012744 013737 001504 001276  MOV  DQNUM,SAVNUM
2835 012752 013701 000042      MOV  @#42,R1
2836 012756 001405              BEQ  RESTR
2837 012760 000005              RESET
2838 012762              LOGICAL:
2839 012762 004711              JSR  PC,(R1)
2840 012764 000240              NOP
2841 012766 000240              NOP
2842 012770 000240              NOP
2843 012772 104414              RESTRT: CKSWR

```

```

2844 012774 012737 002254 001214      MOV      #TST1,RETURN
2845 013002 000137 002254          JMP      TST1
2846 013006 000001          XCSR:    1
2847 013010          006          002      .BYTE   6,2
2848 013012 001360          DQRCR   1
2849 013014 000001          XVEC:    1
2850 013016          003          002      .BYTE   3,2
2851 013020 001350          DQRV   1
2852 013022 000001          XPASS:   1
2853 013024          006          002      .BYTE   6,2
2854 013026 001230          PASCNT  1
2855 013030 000001          XERR:    1
2856 013032          006          002      .BYTE   6,2
2857 013034 001232          ERRCNT
2858
2859          ;SCOPE LOOP AND INTERATION HANDLER
2860
2861 013036 104414          .SCOPE: CKSWR
2862 013040 032777 040000 166132  BIT      #BIT14,@SWR
2863 013046 001407          TTST:   BEQ      1$
2864 013050 000432          BR      3$
2865 013052 105777 166126          TSTB    @TKCSR
2866 013056 100027          BPL     3$
2867 013060 017700 166122          MOV     @TKDBR,R0
2868 013064 000412          BR      2$
2869 013066 032777 004000 166104 1$:  BIT     #SW11,@SWR
2870 013074 001006          BNE     2$
2871 013076 005237 001224          INC     LPCNT
2872 013102 023737 001224 001222          CMP     LPCNT,ICOUNT
2873 013110 001012          BNE     3$
2874 013112 105037 001312          2$:  CLRB   ERRFLG
2875 013116 005037 001224          CLR     LPCNT
2876 013122 012737 000012 001222          MOV     #10,ICOUNT
2877 013130 013737 001216 001214          MOV     NEXT,RETURN
2878 013136 013716 001214          3$:  MOV     RETURN,(SP)
2879 013142 000002          RTI
2880 013144 001407          BRW:    1407
2881 013146 000432          BRX:    432
2882
2883          ;CHECK FOR FREEZE ON CURRENT DATA
2884
2885 013150 104414          .SCOPE1: CKSWR
2886 013152 032777 001000 166020  BIT     #SW09,@SWR
2887 013160 001402          BEQ     1$
2888 013162 013716 001220          MOV     LOCK,(SP)
2889 013166 000002          1$:  RTI
2890
2891          ;TELETYPE OUTPUT ROUTINE
2892
2893 013170 010546          .TYPE:  MOV     R5,-(SP)
2894 013172 017605 000002          MOV     @2(SP),R5
2895 013176 062766 000002 000002          ADD     #2,2(SP)
2896 013204 005737 014660          1$:  TST     @#RDSW
2897 013210 001004          BNE     300$
2898 013212 032777 010000 165760          BIT     #C:12,@SWR
2899 013220 001024          BNE     3$
  
```


GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```

2900 013222 105715          300$: TSTB (R5)
2901 013224 100014          BPL 2$
2902 013226 105777 165756  TSTB @TPCSR
2903 013232 100375          BPL -4
2904 013234 012777 000015 165750 MOV #15,@TPDBR
2905 013242 105777 165742  TSTB @TPCSR
2906 013246 100375          BPL -4
2907 013250 012777 000012 165734 MOV #12,@TPDBR
2908 013256 105777 165726 2$: TSTB @TPCSR
2909 013262 100375          BPL 2$
2910 013264 112577 165722  MOVB (R5)+,@TPDBR
2911 013270 001345          BNE 1$
2912 013272 012605          3$: MOV (SP)+,R5
2913 013274 000002          RTI
2914
2915
2916
2917 013276 010346          .INSTR: MOV R3,-(SP)
2918 013300 010446          MOV R4,-(SP)
2919 013302 017637 000004 013320  MOV @4(SP),.MSG
2920 013310 062766 000002 000004  ADD #2,4(SP)
2921 013316 104402          .INST1: TYPE
2922 013320 000000          .MSG: 0
2923 013322 012704 015452  MOV #INBUF,R4
2924 013326 012703 000007  MOV #7,R3
2925 013332 105777 165646 1$: TSTB @TKCSR
2926 013336 100375          BPL 1$
2927 013340 117714 165642  MOVB @TKDBR,(R4)
2928 013344 142714 000200  BICB #200,(R4)
2929 013350 121427 000025  CMPB (R4),#25
2930 013354 001003          BNE 200$
2931 013356 104402 015040  TYPE,MCRLF
2932 013362 000755          BR .INST1
2933 013364 122427 000015 200$: CMPB (R4)+,#15
2934 013370 001423          BEQ INSTR2
2935 013372 117777 165610 165612  MOVB @TKDBR,@TPDBR
2936 013400 105777 165604 2$: TSTB @TPCSR
2937 013404 100375          BPL 2$
2938 013406 005303          DEC R3
2939 013410 001350          BNE 1$
2940 013412 000402          BR .INSTG
2941 013414 010346          .INSTE: MOV R3,-(SP)
2942 013416 010446          MOV R4,-(SP)
2943 013420 104402          .INSTG: TYPE
2944 013422 015034          MQM
2945 013424 005737 014660  TST @#RDSW
2946 013430 001402          BEQ 400$
2947 013432 104402 015040  TYPE,MCRLF
2948 013436 000727          400$: BR .INST1
2949 013440 012604  INSTR2: MOV (SP)+,R4
2950 013442 012603          MOV (SP)+,R3
2951 013444 000002          RTI
2952
2953
2954
2955 013446 010546          .PARAM: MOV R5,-(SP)

```

:IS IT <^G>

:CONVERT ASCII STRING TO OCTAL

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

2956	013450	010446		MOV	R4,-(SP)	
2957	013452	016605	000004	MOV	4(SP),R5	
2958	013456	012537	013652	MOV	(R5)+,LOLIM	
2959	013462	012537	013654	MOV	(R5)+,HILIM	
2960	013466	012537	013656	MOV	(R5)+,DEVADR	
2961	013472	112537	013660	MOVB	(R5)+,LOBITS	
2962	013476	112537	013661	MOVB	(R5)+,ADRCNT	
2963	013502	010566	000004	MOV	R5,4(SP)	
2964	013506	005005		PARAM1: CLR	R5	
2965	013510	012704	015452	MOV	#INBUF,R4	
2966	013514	122714	000015	CMPB	#15,(R4)	
2967	013520	001420		BEQ	PARERR	
2968	013522	121427	000060	1\$: CMPB	(R4),#60	
2969	013526	002415		BLT	PARERR	
2970	013530	121427	000067	CMPB	(R4),#67	
2971	013534	003012		BGT	PARERR	
2972	013536	142714	000060	BICB	#60,(R4)	
2973	013542	152405		BISB	(R4)+,R5	
2974	013544	122714	000015	CMPB	#15,(R4)	
2975	013550	001414		BEQ	LIMITS	
2976	013552	006305		ASL	R5	
2977	013554	006305		ASL	R5	
2978	013556	006305		ASL	R5	
2979	013560	000760		BR	1\$	
2980	013562	122714	000015	PARERR: CMPB	#15,(R4)	;IS FIRST CHARACTER A <CR>
2981	013566	001003		BNE	120\$	
2982	013570	005737	014660	TST	@#RDSW	;IS CKSWR ROUTINE BEING USED
2983	013574	001023		BNE	PARTI	
2984	013576	104404		120\$: INSTER		
2985	013600	000742		BR	PARAM1	
2986						
2987						;TEST TO SEE IF NUMBER IS WITHIN LIMITS
2988						
2989	013602	020537	013654	LIMITS: CMP	R5,HILIM	
2990	013606	101365		BHI	PARERR	
2991	013610	020537	013652	CMP	R5,LOLIM	
2992	013614	103762		BLO	PARERR	
2993	013616	133705	013660	BITB	LOBITS,R5	
2994	013622	001357		BNE	PARERR	
2995						
2996						;STORE NUMBER AT SPECIFIED ADDRESS
2997						
2998	013624	013704	013656	1\$: MOV	DEVADR,R4	
2999	013630	010524		MOV	R5,(R4)+	
3000	013632	062705	000002	ADD	#2,R5	
3001	013636	105337	013661	DECB	ADRCNT	
3002	013642	001372		BNE	1\$	
3003	013644	012604		PARTI: MOV	(SP)+,R4	
3004	013646	012605		MOV	(SP)+,R5	
3005	013650	000002		RTI		
3006	013652	000000		LOLIM:	0	
3007	013654	000000		HILIM:	0	
3008	013656	000000		DEVADR:	0	
3009	013660	000000		LOBITS:	0	
3010		013661		ADRCNT=LOBITS+1		
3011						

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```

3012                                     ;SAVE PC OF TEST THAT FAILED AND R0-R5
3013
3014 013662 016637 000004 001274 .SAV05: MOV    4(SP),SAVPC
3015
3016                                     ;SAVE R0-R5
3017
3018 013670 010537 001270          SV05:  MOV    R5,SAVR5
3019 013674 010437 001266          MOV    R4,SAVR4
3020 013700 010337 001264          MOV    R3,SAVR3
3021 013704 010237 001262          MOV    R2,SAVR2
3022 013710 010137 001260          MOV    R1,SAVR1
3023 013714 010037 001256          MOV    R0,SAVR0
3024 013720 000002                RTI
3025
3026                                     ;RESTORE R0-R5
3027
3028 013722 013700 001256          .RES05: MOV    SAVR0,R0
3029 013726 013701 001260          MOV    SAVR1,R1
3030 013732 013702 001262          MOV    SAVR2,R2
3031 013736 013703 001264          MOV    SAVR3,R3
3032 013742 013704 001266          MOV    SAVR4,R4
3033 013746 013705 001270          MOV    SAVR5,R5
3034 013752 000002                RTI
3035
3036                                     ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
3037
3038 013754 104402          .CONVR: TYPE
3039 013756 015040          MCRLF
3040 013760 010046          .CNVRT: MOV    R0,-(SP)
3041 013762 010146          MOV    R1,-(SP)
3042 013764 010346          MOV    R3,-(SP)
3043 013766 010446          MOV    R4,-(SP)
3044 013770 010546          MOV    R5,-(SP)
3045 013772 017601 000012          MOV    @12(SP),R1
3046 013776 013737 015514 001250          MOV    TEMP,TEMP3
3047 014004 062766 000002 000012          ADD    #2,12(SP)
3048 014012 012137 014174          MOV    (R1)+,WRDCNT
3049 014016 112137 014176          1$:  MOVB  (R1)+,CHRCNT
3050 014022 112137 014177          MOVB  (R1)+,SPACNT
3051 014026 013137 014200          MOV    @ (R1)+,BINWRD
3052 014032 013704 014200          2$:  MOV    BINWRD,R4
3053 014036 113705 014176          MOVB  CHRCNT,R5
3054 014042 012700 015514          MOV    #TEMP,R0
3055 014046 010403          3$:  MOV    R4,R3
3056 014050 042703 177770          BIC    #177770,R3
3057 014054 062703 000060          ADD    #060,R3
3058 014060 110320          MOVB  R3,(R0)+
3059 014062 000241          CLC
3060 014064 006004          ROR   R4
3061 014066 000241          CLC
3062 014070 006004          ROR   R4
3063 014072 000241          CLC
3064 014074 006004          ROR   R4
3065 014076 005305          DEC   R5
3066 014100 001362          BNE   3$
3067 014102 012703 015556          MOV    #MDATA,R3

```

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```

3068 014106 114023          4$:  MOV  -(R0),(R3)+
3069 014110 105337 014176    DECB  CHRCNT
3070 014114 001374          BNE   4$
3071 014116 105737 014177    TSTB  SPACNT
3072 014122 001405          BEQ   6$
3073 014124 112723 000040    5$:  MOV  #040,(R3)+
3074 014130 105337 014177    DECB  SPACNT
3075 014134 001373          BNE   5$
3076 014136 105013          6$:  CLRB  (R3)
3077 014140 104402          TYPE
3078 014142 015556          MDATA
3079 014144 005337 014174    DEC   WRDCNT
3080 014150 001322          BNE   1$
3081 014152 013737 001250 015514    MOV   TEMP3,TEMP
3082 014160 012605          MOV   (SP)+,R5
3083 014162 012604          MOV   (SP)+,R4
3084 014164 012603          MOV   (SP)+,R3
3085 014166 012601          MOV   (SP)+,R1
3086 014170 012600          MOV   (SP)+,R0
3087 014172 000002          RTI
3088 014174 000000          WRDCNT: 0
3089 014176 000000          CHRCNT: 0
3090          SPACNT=CHRCNT+1
3091 014200 000000          BINWRD: 0
3092          ;TRAP DISPATCH SERVICE
3093          ;ARGUMENT OF TRAP IS EXTRACTED
3094          ;AND USED AS OFFSET TO OBTAIN POINTER
3095          ;TO SELECTED SUBROUTINE
3096
3097 014202 011646          .TRPSR: MOV   (SP),-(SP)          ;GET PC OF RETURN
3098 014204 162716 000002    SUB   #2,(SP)          ;=PC OF TRAP
3099 014210 017616 000000    MOV   @ (SP),(SP)      ;GET TRP
3100 014214 006316          TRPOK: ASL   (SP)          ;MULTIPLY TRAP ARG BY 2
3101 014216 042716 177001    BIC   #177001,(SP)     ;CLEAR UNWANTED BITS
3102 014222 062716 001314    ADD   #.TRPTAB,(SP)    ;POINTER TO SUBROUTINE ADDRESS
3103 014226 017616 000000    MOV   @ (SP),(SP)      ;SUBROUTINE ADDRESS
3104 014232 000136          JMP   @ (SP)+          ;GO TO SUBROUTINE
3105
3106          ;ERROR HANDLER
3107
3108 014234 104414          .HLT:  CKSWR
3109 014236 032777 010000 164734    BIT   #SW12,@SWR
3110 014244 001406          BEQ   XBX
3111 014246 105777 164736          TSTB  @TPCSR
3112 014252 100003          BPL   XBX
3113 014254 112777 000207 164730    MOVB  #207,@TPDBR
3114 014262 032777 020000 164710    XBX:  BIT   #SW13,@SWR
3115 014270 001074          BNE   HALTS
3116 014272 021637 001234          CMP   (SP),LSTERR
3117 014276 001404          BEQ   1$
3118 014300 011637 001234          MOV   (SP),LSTERR
3119 014304 105037 001312          CLRB  ERRFLG
3120 014310 104406          1$:  SAVO5
3121 014312 011605          MOV   (SP),R5
3122 014314 162705 000002          SUB   #2,R5
3123 014320 011504          MOV   (R5),R4

```

3124	014322	006304			ASL	R4
3125	014324	061504			ADD	(R5),R4
3126	014326	006304			ASL	R4
3127	014330	042704	177001		BIC	#177001,R4
3128	014334	062704	016744		ADD	#.ERRTAB,R4
3129	014340	012437	014432		MOV	(R4)+,ERRMSG
3130	014344	012437	014444		MOV	(R4)+,DATAHD
3131	014350	011437	014456		MOV	(R4),DATABP
3132	014354	105737	001312		TSTB	ERRFLG
3133	014360	001403			BEQ	TYPMSG
3134	014362	005737	014456		TST	DATABP
3135	014366	001027			BNE	TYPDAT
3136	014370	104402			TYPMSG:	TYPE
3137	014372	015317			MTSTN	
3138	014374	104411			CNVRT	
3139	014376	014556			XTSTN	
3140	014400	104402			TYPE	
3141	014402	015405			MERRPC	
3142	014404	104411			CNVRT	
3143	014406	014550			ERTABO	
3144	014410	104402			TYPE	
3145	014412	015040			MCRLF	
3146	014414	112737	177777	001312	MOVB	#-1,ERRFLG
3147	014422	005737	014432		TST	ERRMSG
3148	014426	001402			BEQ	WRKO.FM
3149	014430	104402			TYPE	
3150	014432	000000			ERRMSG:	0
3151	014434				WRKO.FM:	
3152	014434	005737	014444		TST	DATAHD
3153	014440	001402			BEQ	TYPDAT
3154	014442	104402			TYPE	
3155	014444	000000			DATAHD:	0
3156	014446	005737	014456		TYPDAT:	TST
3157	014452	001402			BEQ	DATABP
3158	014454	104410			CONVRT	RESREG
3159	014456	000000			DATABP:	0
3160	014460	104407			RESREG:	RES05
3161	014462	005777	164512		HALTS:	TST
3162	014466	100005			BPL	@SWR
3163	014470	010046			PUSHRO	EXITER
3164	014472	016600	000002		MOV	2(SP),R0
3165	014476	000000			HALT	
3166	014500	012600			POPPO	
3167	014502	104414			EXITER:	CKSWR
3168	014504	005237	001232		INC	ERRCNT
3169	014510	032777	000400	164462	BIT	#SW08,@SWR
3170	014516	001007			BNE	1\$
3171	014520	032777	002000	164452	BIT	#SW10,@SWR
3172	014526	001407			BEQ	2\$
3173	014530	013737	001216	001214	MOV	NEXT,RETURN
3174	014536	012706	001200		1\$:	MOV
3175	014542	000177	164446		JMP	#STACK,SP
3176	014546	000002			2\$:	JMP
3177	014550	000001			RTI	@RETURN
3178	014552	006	002		ERTABO:	1
3179	014554	001274			.BYTE	6,2
					SAVPC	

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```

3180 014556 000001          XTSTN: 1
3181 014560      003      002      .BYTE 3,2
3182 014562 001226          TSTNO
3183                                     ;ENTER HERE ON POWER FAILURE
3184
3185
3186 014564          .PFAIL:
3187 014564 012737 014576 000024  MOV    #RESTART,24          ;SET UP FOR POWER UP TRAP
3188 014572 000000          HALT          ;HALT ON POWER DOWN NORMAL
3189 014574 000777          BR      .
3190
3191                                     ;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED
3192
3193 014576          RESTAR:
3194 014576 012737 014564 000024  MOV    #.PFAIL,24          ;SET UP FOR POWER FAILURE
3195 014604 012706 001200          MOV    #STACK,SP
3196 014610 005037 015514          CLR    TEMP
3197 014614 005237 015514          INC    TEMP
3198 014620 001375          BNE    .-4
3199 014622 104402          TYPE
3200 014624 015042          MPFAIL
3201 014626 104411          CNVRT
3202 014630 014652          PFTAB
3203 014632 005037 001312          CLR    ERRFLG
3204 014636 005037 001234          CLR    LSTERR
3205 014642 104412          MSTCLR
3206 014644 104413          MEMCLR
3207 014646 000177 164342          JMP    @RETURN
3208 014652 000001          PFTAB: 1
3209 014654      003      002      .BYTE 3,2
3210 014656 001226          TSTNO
3211
3212
3213                                     ;CHECK SWITCH REGISTER ROUTINE. CHECKS FOR ^G TO ALLOW CHANGING
3214                                     ;OF LOC.176.
3215                                     ;LOCATIONS USED:
3216 014660 000000          RDSW: .WORD 0
3217
3218
3219 014662 005737 000042          .CKSWR: TST    @#42
3220 014666 001042          BNE    OUT
3221 014670 022737 000176 001200  CMP    #SWREG,SWR          ;SOFTWARE SWITCH REGISTER PRESENT
3222 014676 001036          BNE    OUT          ;NO, GET OUT
3223 014700 105777 164300          TSTB  @TKCSR          ;YES, WAIT FOR
3224 014704 100033          BPL    OUT          ;READY, GET CHARACTER
3225 014706 017737 164274 013320  MOV    @TKDBR,.MSG          ;AND STRIP OFF
3226 014714 042737 177600 013320  BIC    #177600,.MSG          ;THE GARBAGE
3227 014722 122737 000007 013320  CMPB  #7,.MSG          ;IS IT A <^G>
3228 014730 001021          BNE    OUT
3229 014732 104402 015010          TYPE ,SCNTG
3230 014736 005137 014660          .CNTLU: COM    @#RDSW
3231 014742 104402 015014          TYPE ,SMSWR
3232 014746 104411 015002          CNVRT ,SWREGC
3233 014752 104403 015023          INSTR ,SMNEW
3234 014756 104405          PARAM
3235 014760 000000          0

```

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```

3236 014762 :177777          177777
3237 014764 000176          SWREG
3238 014766      000      001      .BYTE      0,1
3239 014770 104402 015040          TYPE,MCRLF
3240 014774 005037 014660          OUT:      CLR      @#RDSW
3241 015000 000002          RTI
3242 015002 000001          SWREGC: 1
3243 015004      006      002      .BYTE      6,2
3244 015006 000176          SWREG
3245 015010 057377 000107          $CNTG: .ASCIZ <377>/^G/
3246 015014 051777 051127 020075 $MSWR: .ASCIZ <377>/SWR= /
3247 015022      000
3248 015023      040 047040 053505 $MNEW: .ASCIZ / NEW= /
3249 015030 020075      000
3250      015034          .EVEN
3251 015034 020040 000077          MQM: .ASCIZ / ?/
3252 015040 000377          MCRLF: .ASCIZ <377>
3253 015042 050377 051127 043040          MPFAIL: .ASCIZ <377>/PWR FAILED. RESTART AT TEST /
3254 015050 044501 042514 027104
3255 015056 051040 051505 040524
3256 015064 052122 040440 020124
3257 015072 042524 052123 000040
3258 015100 042777 042116 050040          MEPASS: .ASCIZ <377>/END PASS CZDQC /
3259 015106 051501 020123 055103
3260 015114 050504 020103 000040
3261 015122 051377      000
3262 015125      377 051120 043517          MR: .ASCIZ <377>/R/
3263 015132 040522 020115 047111          MERR2: .ASCIZ <377>/PROGRAM INDICATES NO DEVICES PRESENT./
3264 015140 044504 040503 042524
3265 015146 020123 047516 042040
3266 015154 053105 041511 051505
3267 015162 050040 042522 042523
3268 015170 052116 000056
3269 015174 044777 051516 043125          MERR3: .ASCIZ <377>/INSUFFICIENT DATA!/
3270 015202 044506 044503 047105
3271 015210 020124 040504 040524
3272 015216 000041
3273 015220 052377 051505 020124          MTSTPC: .ASCIZ <377>/TEST PC-/
3274 015226 041520 000055
3275 015232 046377 041517 020113          MLOCK: .ASCIZ <377>/LOCK ON SELECTED TEST/
3276 015240 047117 051440 046105
3277 015246 041505 042524 020104
3278 015254 042524 052123      000
3279 015261      103 051123 020072          MCSRX: .ASCIZ /CSR: /
3280 015266      000
3281 015267      126 041505 020072          MVECX: .ASCIZ /VEC: /
3282 015274      000
3283 015275      120 051501 042523          MPASSX: .ASCIZ /PASSES: /
3284 015302 035123 000040
3285 015306 051105 047522 051522          MERRX: .ASCIZ /ERRORS: /
3286 015314 020072      000
3287 015317      377 052_77 051505          MTSTN: .ASCIZ <377><377> /TEST NO: /
3288 015324 020124 047516 020072
3289 015332      000
3290 015333      377 042523 020124          MNEW: .ASCIZ <377>/SET SWITCH REG TO DQ11'S DESIRED ACTIVE./
3291 015340 053523 052111 044103

```

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

3292	015346	051040	043505	052040	
3293	015354	020117	050504	030461	
3294	015362	051447	042040	051505	
3295	015370	051111	042105	040440	
3296	015376	052103	053111	027105	
3297	015404	000			
3298	015405	120	035103	000040	MERRFC: .ASCIZ /PC: /
3299	015412	046777	050101	047440	XHEAD: .ASCIZ <377>/MAP OF DQ11 STATUS/<377>
3300	015420	020106	050504	030461	
3301	015426	051440	040524	052524	
3302	015434	177523	000		
3303		015440			.EVEN
3304	015440	000002			XSTATQ: 2
3305	015442	006	003		.BYTE 6,3
3306	015444	001244			TEMP1
3307	015446	006	002		.BYTE 6,2
3308	015450	001246			TEMP2
3309					.EVEN
3310					
3311					:BUFFERS FOR INPUT-OUTPUT
3312					
3313	015452	000000			INBUF: 0
3314		015514			.=. +40
3315	015514	000000			TEMP: 0
3316		015556			.=. +40
3317	015556	000000			MDATA: 0
3318		015620			.=. +40
3319					
3320					:MASTER CLEAR DQ11 INTERFACE
3321					
3322	015620				.MSTCLR:
3323	015620	112777	000012	163542	MOVB #12,@DQREG
3324	015626	012777	000040	163536	MOV #BIT5,@DQSEC
3325	015634	000002			RTI
3326					
3327					:CLEAR INTERFACE MEMORIES
3328					
3329	015636				.MEMCLR:
3330	015636	105077	163526		CLRB @DQREG
3331	015642	012700	000020		MOV #16,R0
3332	015646	152777	000020	163514	1\$: BISB #BIT4,@DQREG
3333	015654	142777	000140	163506	BICB #140,@DQREG
3334	015662	005077	163504		CLR @DQSEC
3335	015666	105277	163476		INCB @DQREG
3336	015672	005300			DEC R0
3337	015674	001364			BNE 1\$
3338	015676	105077	163466		CLRB @DQREG
3339	015702	105077	163454		CLRB @DQRC5H
3340	015706	012700	000020		MOV #16,R0
3341	015712	112777	000010	163450	2\$: MOVB #10,@DQREG
3342	015720	005077	163446		CLR @DQSEC
3343	015724	112777	000014	163436	MOVB #14,@DQREG
3344	015732	005077	163434		CLR @DQSEC
3345	015736	105277	163420		INCB @DQRC5H
3346	015742	005300			DEC R0
3347	015744	001362			BNE 2\$


```

3348 015746 105077 163410 CLR @DQRC SH
3349 015752 005077 163402 CLR @DQRC SR
3350 015756 005077 163402 CLR @DQT CS R
3351 015762 005077 163400 CLR @DQERR
3352 015766 000002 RTI
3353
3354 ;SET STEP MODE
3355
3356 015770 112777 000012 163372 SETSTP: MOVB #12,@DQREG
3357 015776 052777 000002 163366 BIS #BIT1,@DQSEC
3358 016004 000207 RTS PC
3359
3360 ;SET TEST LOOP
3361
3362 016006 112777 000012 163354 SETLOP: MOVB #12,@DQREG
3363 016014 052777 000010 163350 BIS #BIT3,@DQSEC
3364 016022 000207 RTS PC
3365
3366 ;SET MAINTENANCE MODE
3367
3368 016024 112777 000012 163336 SETMNT: MOVB #12,@DQREG
3369 016032 052777 000012 163332 BIS #BIT1+BIT3,@DQSEC
3370 016040 000207 RTS PC
3371
3372 ;SET INTERRUPT VECTORS
3373
3374 016042 011605 SETV: MOV (SP),R5
3375 016044 012577 163300 MOV (R5)+,@DQRVEC
3376 016050 012777 000340 163274 MOV #340,@DQRLVL
3377 016056 012577 163272 MOV (R5)+,@DQTVEC
3378 016062 012777 000340 163266 MOV #340,@DQTLVL
3379 016070 010516 MOV R5,(SP)
3380 016072 000207 RTS PC
3381
3382 ;RESTORE TRAPCATCHER
3383
3384 016074 013777 001352 163246 RECAT: MOV DQRLVL,@DQRVEC
3385 016102 005077 163244 CLR @DQRLVL
3386 016106 013777 001356 163240 MOV DQTLVL,@DQTVEC
3387 016114 005077 163236 CLR @DQTLVL
3388 016120 000207 RTS PC
3389
3390 ;SET UP BUS ADDRESS AND CHARACTER COUNTS
3391 ;FOR SELECTED FUNCTION
3392
3393 016122 011605 SETBABC: MOV (SP),R5
3394 016124 112577 163240 MOVB (R5)+,@DQREG
3395 016130 152777 000020 163232 BISB #BIT4,@DQREG
3396 016136 152577 163226 BISB (R5)+,@DQREG
3397 016142 012577 163224 MOV (R5)+,@DQSEC
3398 016146 142777 000040 163214 BICB #BIT5,@DQREG
3399 016154 105277 163210 INCB @DQREG
3400 016160 012577 163206 MOV (R5)+,@DQSEC
3401 016164 010516 MOV R5,(SP)
3402 016166 000207 RTS PC
3403

```

3404
 3405
 3406
 3407

;TABLE OF ERROR MESSAGES

016170	042522	042503	053111	EM0:	.ASCIZ	/RECEIVER DID NOT INTERRUPT/
016223	124	040522	051516	EM1:	.ASCIZ	/TRANSMITTER DID NOT INTERRUPT/
016261	125	042516	050130	EM2:	.ASCIZ	/UNEXPECTED TRANSMITTER INTERRUPT/
016322	047125	054105	042520	EM3:	.ASCIZ	/UNEXPECTED RECEIVER INTERRUPT/
016360	042522	042503	053111	EM4:	.ASCIZ	/RECEIVER STATUS ERROR/
016406	051124	047101	046523	EM5:	.ASCIZ	/TRANSMITTER STATUS ERROR/
016437	105	051122	051117	EM6:	.ASCIZ	/ERROR FLAG(S) SET/
016461	102	051525	040440	EM7:	.ASCIZ	/BUS ADDRESS ERROR/
016503	103	040510	040522	EM10:	.ASCIZ	/CHARACTER COUNT ERROR/
016531	122	041505	044505	EM11:	.ASCIZ	/RECEIVED DATA ERROR/
016555	124	040522	051516	EM12:	.ASCIZ	/TRANSMITTER BUFFER DATA ERROR/
016613	103	047514	045503	EM13:	.ASCIZ	/CLOCK LOSS ERROR/

;TABLE OF DATA HEADERS

016634	042777	050130	041505	DH0:	.ASCIZ	<377>/EXPECTED	RECEIVED	REG	ADDRESS/
016675	377	054105	042520	DH1:	.ASCIZ	<377>/EXPECTED	RECEIVED	SEC	ADR SEC REG/
				.EVEN					

3408
 3409

;TABLE OF POINTERS FOR ERROR OUTPUT

3410	016744	016170	.ERRTAB:EM0
3411	016746	000000	0
3412	016750	000000	0
3413	016752	016223	EM1
3414	016754	000000	0
3415	016756	000000	0
3416	016760	016261	EM2
3417	016762	000000	0
3418	016764	000000	0
3419	016766	016322	EM3
3420	016770	000000	0
3421	016772	000000	0
3422	016774	016360	EM4
3423	016776	016634	DH0
3424	017000	017054	DT0
3425	017002	016406	EM5
3426	017004	016634	DH0
3427	017006	017072	DT1
3428	017010	016437	EM6
3429	017012	016634	DH0
3430	017014	017150	DT4
3431	017016	016461	EM7
3432	017020	016675	DH1
3433	017022	017126	DT3
3434	017024	016503	EM10
3435	017026	016675	DH1
3436	017030	017126	DT3
3437	017032	016531	EM11
3438	017034	016634	DH0
3439	017036	017150	DT4
3440	017040	016555	EM12
3441	017042	016675	DH1

GENERAL UTILITIES (TYPE OUT,ERROR,SCOPE,ETC.)

```
3442 017044 017126 DT3
3443 017046 016613 EM13
3444 017050 016634 DHO
3445 017052 017110 DT2
3446
3447 ;DATA TABLES FOR ERROR OUTPUT
3448
3449 017054 000003 DT0: 3
3450 017056 006 004 .BYTE 6.4
3451 017060 001270 SAVR5
3452 017062 006 004 .BYTE 6.4
3453 017064 001266 SAVR4
3454 017066 006 004 .BYTE 6.4
3455 017070 001360 DQRCR
3456 017072 000003 DT1: 3
3457 017074 006 004 .BYTE 6.4
3458 017076 001270 SAVR5
3459 017100 006 004 .BYTE 6.4
3460 017102 001266 SAVR4
3461 017104 006 004 .BYTE 6.4
3462 017106 001364 DQTCSR
3463 017110 000003 DT2: 3
3464 017112 003 007 .BYTE 3.7
3465 017114 001270 SAVR5
3466 017116 003 007 .BYTE 3.7
3467 017120 001266 SAVR4
3468 017122 006 000 .BYTE 6.0
3469 017124 001366 DQERR
3470 017126 000004 DT3: 4
3471 017130 006 004 .BYTE 6.4
3472 017132 001270 SAVR5
3473 017134 006 004 .BYTE 6.4
3474 017136 001266 SAVR4
3475 017140 006 004 .BYTE 6.4
3476 017142 001372 DQSEC
3477 017144 002 000 .BYTE 2.0
3478 017146 001262 SAVR2
3479 017150 000003 DT4: 3
3480 017152 006 004 .BYTE 6.4
3481 017154 001270 SAVR5
3482 017156 006 004 .BYTE 6.4
3483 017160 001266 SAVR4
3484 017162 006 004 .BYTE 6.4
3485 017164 001264 SAVR3
3486 017166 000000 RBUFF: 0
3487 017170 000000 TBUFF: 0
3488 017172 000000 ZDATA: 0
3489 000001 .END
```


CZDQC MACY11 30A(1052) 07-JUL-78 08:20 PAGE 77
CZDQCE.P11 22-JUN-78 08:42 CROSS REFERENCE TABLE -- USER SYMBOLS

K 6

SEQ 0075

. ABS. 017174 000

ERRORS DETECTED: 0

DSKZ:CZDQCE,DSKZ:CZDQCE,SEQ=DSKZ:CZDQXX.MAC,DSKZ:CZDQCE.P11
RUN-TIME: 10 14 1 SECONDS
RUN-TIME RATIO: 66/25=2.6
CORE USED: 23K (45 PAGES)

DOCUMENT PAGES: 75