

PDP11-70/74

11/70 CACHE #1
CEKBCDO

AH-0010D-MC
FICHE 1 OF 1

MAY 1980
COPYRIGHT © 75 80
MADE IN USA



The main body of the document is a large grid of approximately 15 columns and 25 rows of small, faint tables. Each cell in the grid contains a small table with multiple columns and rows of text, likely representing data points or system parameters. The text is too small to be legible, but the overall structure is a dense matrix of data.

IDENTIFICATION

PRODUCT CODE: AC-0009D-MC
PRODUCT NAME: CEKBCDO 11/70 CACHE #1
DATE CREATED: MAY, 1980
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHOR: ANTHONY VEZZA

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975,1980 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASSBUS
DEC	DECUS	DECTAPE	DECX/11

CONTENTS

1. ABSTRACT
2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
 - 3.1 METHOD
4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND OPERATOR ACTION
 - 4.4 SPECIAL OPERATOR INTERVENTION OPTIONS
5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.3 OPERATOR ACTION
6. ERRORS
 - 6.1 ERROR HALTS AND DESCRIPTION
 - 6.2 ERROR RECOVERY
7. RESTRICTIONS
 - 7.1 STARTING RESTRICTIONS
 - 7.2 OPERATING RESTRICTIONS
8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 PASS COUNT
 - 8.4 ITERATIONS
 - 8.5 OSCILLOSCOPE SYNC POINTS
 - 8.6 RESTORING LOADER OR MONITOR
 - 8.7 OPTIONAL POWER DOWN POWER UP TEST
 - 8.8 MEMORY MANAGEMENT RESTRICTIONS/OPTIONS
 - 8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE CACHE REGISTERS
9. PROGRAM DESCRIPTION
 - 9.1 CEKBC
10. LISTINGS
 - 10.1 CEKBC

REVISION HISTORY

REV DO MODIFIED TEST 43 TO SUPPORT CPU'S WITH >1920K MEMORY.

1. ABSTRACT

THE PROGRAMS, CEKBC AND CEKBD, ARE INTENDED TO BE USED AS AIDS FOR THE REPAIR AND MAINTENANCE OF THE CACHE MEMORY SYSTEM IN THE PDP 11/70 COMPUTING SYSTEM. THE AIM IS TO DETECT AND REPORT FAILING COMPONENTS OF THE CACHE UNIT. THE FAILURES ARE TYPICALLY IDENTIFIED WITH A FAILING CIRCUIT WHEN THE REPORT IS MADE, BUT THE OVERALL DIAGNOSTIC PHILOSOPHY HAS BEEN TO LOCATE THE FAILING MODULE (HEX BOARD) OF WHICH THERE ARE FOUR (4) IN THE CACHE UNIT. NOTE THAT WHEN A FAILURE IS REPORTED AND THE ASSOCIATED CIRCUIT IDENTIFIED, THAT CIRCUIT SHOULD NOT BE TAKEN IN BLIND FAITH AS THE DEFECTIVE COMPONENT; THE IDENTIFIED COMPONENT SHOULD RATHER BE TAKEN AS THE PROBABLE CAUSE OF THE FAILURE. THERE ARE FOUR (4) MODULES (HEX BOARDS) IN THE CACHE UNIT:

CCB	CACHE CONTROL BOARD
CDP	CACHE DATA PATHS BOARD
ADM	CACHE ADDRESS MEMORY BOARD
DTM	CACHE DATA MEMORY BOARD

THE PROGRAM CEKBC IS DESIGNED TO TEST THE FIRST TWO OF THESE BOARDS, WHILE CEKBD IS DESIGNED TO TEST THE LAST TWO BOARDS.

NOTE THAT THOUGH THE TESTING HAS BEEN DIVIDED INTO TWO STAND ALONE PROGRAMS, EACH ASSOCIATED WITH TWO MODULES, IT SHOULD NOT BE ASSUMED THAT A PARTICULAR MODULE IS WORKING AFTER HAVING RUN ONLY ONE OF THE PROGRAMS! BOTH PROGRAMS SHOULD BE RUN! FOR EXAMPLE, JUST RUNNING CEKBC WITHOUT ERROR DOES NOT RULE OUT A FAULTY COMPONENT ON THE CCB (CACHE CONTROL) BOARD.

TESTING HAS BEEN DIVIDED INTO TWO PROGRAMS ONLY BECAUSE OF THE RESTRICTIONS OF CORE SIZE RATHER THAN TO PROVIDE A MEANS OF TESTING TWO OF THE BOARDS WITH ONE PROGRAM AND THE OTHER TWO BOARDS WITH A SECOND PROGRAM. NOTE THAT CEKBD IS DESIGNED TO RUN AFTER CEKBC. IF THIS HIERARCHY IS NOT HEEDED, THAT IS IF CEKBD IS RUN BEFORE CEKBC, THEN THE ERROR REPORTING FROM CEKBD SHOULD NOT BE STRICTLY INTERPRETED.

THIS DIAGNOSTIC SUPPORTS THE KB11-B/C, AND KB11-CM PROCESSORS.

2. REQUIREMENTS

2.1 EQUIPMENT - PDP 11/70 CPU WITH OPERATORS CONSOLE LA30 OR EQUIVALENT TERMINAL.

2.2 STORAGE-BOTH PROGRAMS, CEKBC AND CEKBD, EACH REQUIRE 13K TO LOAD, BUT THEY BOTH ALSO ASSUME THAT THERE IS A MINIMUM OF 28K OF MEMORY IN WHICH TO RUN TESTS.

2.3 PRELIMINARY PROGRAMS - THIS PROGRAM ASSUMES THAT THE CPU IS FUNCTIONAL. THIS COULD IN SOME

CIRCUMSTANCES MEAN THAT THE CPU DIAGNOSTICS SHOULD BE RUN BEFORE EITHER OF THESE DIAGNOSTICS. BUT A FAULTY MEMORY SYSTEM MAY PRECLUDE THIS, SO SITUATIONAL JUDGEMENT MUST BE USED. IF THE CPU IS KNOWN TO BE WORKING THEN RUN THESE DIAGNOSTICS, CEKBC AND CEKBD, FIRST. BUT IF THE CPU CAN NOT BE ASSUMED TO BE WORKING THEN TRY TO RUN THE CPU DIAGNOSTICS FIRST. THEN RUN THESE PROGRAMS IN ORDER: CEKBC BEFORE CEKBD! IN FACT CEKBD ASSUMES THAT MUCH OF WHAT IS TESTED IN CEKBC IS OPERATIONAL FOR DOING ITS FAULT ANALYSIS.

NOTE: THIS DIAGNOSTIC SUPPORTS THE PDP-11/74, AN EXPERIMENTAL, IN-HOUSE PROCESSOR.

3. LOADING PROCEDURE

3.1 METHOD - BOTH CEKBC AND CEKBD ARE LOADED FROM THE XXDP MEDIA. REFER TO THE XXDP MANUAL FOR FURTHER INFORMATION.

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS (SEE 5.1)

4.2 STARTING ADDRESS - 200

4.3 PROGRAM AND OPERATOR ACTION - BOTH PROGRAMS CAN BE STARTED BY:

- 1 LOAD PROGRAM INTO MEMORY
- 2 LOAD ADDRESS 200
- 3 PRESS START
- 4 THE PROGRAMS WILL LOOP UNTIL THE HALT SWITCH IS PRESSED OR UNTIL THE USER STRIKES (TYPES) CONTROL-C (^C) ON THE TELETYPE OR TERMINAL (SEE 8.6 AND 5.2.7).

4.4 SPECIAL OPERATOR INTERVENTION OPTIONS - IF SWITCH 12 OF THE SWITCH REGISTER IS ON, THEN CEKBD WILL REQUIRE THE OPERATOR TO POWER THE MACHINE FIRST DOWN AND THEN UP (SEE 5.1 AND 8.7).

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS FOR CEKBC:

SW<15>=1 HALT ON ERROR
 SW<14>=1 LOOP ON TEST
 SW<13>=1 INHIBIT ERROR TYPINGS
 SW<12> NOT USED IN CEKBC
 SW<11>=1 INHIBIT ITERATIONS
 SW<10>=1 RING BELL ON ERROR
 SW<9>=1 LOOP ON ERROR
 SW<8>=1 LOOP ON TEST IN SW<6:0>
 SW<7>=1 SKIP EXECUTION OF TESTS WHICH USE
 MEMORY MANAGEMENT.
 SW<6:0> TEST NUMBER FOR LOOPING WHEN SW<8>=1

CEKBD USES THE SAME SWITCH SETTINGS AS CEKBC EXCEPT:

SW<12> -1 RUN THE OPERATOR INTERVENTION NEEDED
POWER UP TEST

5.2 SUBROUTINE ABSTRACTS - BOTH CEKBC AND CEKBD USE THE FOLLOWING SUBROUTINES.

5.2.1 SPURIOUS ERROR HANDLERS - THESE ARE TWO ROUTINES WHICH ARE CALLED BY UNEXPECTED TRAPS TO EITHER VECTOR 4, IN THE CASE OF A CPU ERROR, OR VECTOR 114, IN CASE OF A MEMORY PARITY ERROR. THE CPU ERROR HANDLER, CPSPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CONTENTS OF THE CPU ERROR REGISTER (CPUERR) AND SKIPS TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED. THE PARITY ERROR HANDLER, SPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CACHE ERROR REGISTERS, MEMERR, LOADRS AND HIADRS. IT THEN GIVES CONTROL TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED.

5.2.2 SCOPE - THIS SUBROUTINE IS CALLED (VIA AN IOT INSTRUCTION) AT THE BEGINNING OF THE EXECUTION OF ALL THE TESTS. IT CONTROLS THE OPERATIONAL FUNCTIONS OF LOOPING ON TEST, ITERATION, AND SETTING UP FOR LOOPING ON ERRORS.

5.2.3 ERROR - THIS SUBROUTINE IS CALLED (VIA AN EMT INSTRUCTION) TO TYPE OUT AN ERROR REPORT. IT CONTROLS THE OPERATIONAL FUNCTIONS OF HALTING ON ERROR, INHIBITING ERROR PRINT OUT, LOOPING ON ERROR, BELL ON ERROR, ETC.

5.2.4 TRAP CATCHER - THIS CONSISTS OF A '.+2' FOLLOWED BY A HALT INSTRUCTION REPEATED FROM LOCATION 0 THROUGH 776 FOR THE PURPOSE OF CATCHING ANY SPURIOUS TRAP TO A VECTOR. SUCH A TRAP WILL RESULT IN A HALT AT THE TRAP VECTOR ADDRESS PLUS TWO (2).

5.2.5 TRAP - A NUMBER OF SUBROUTINES ARE CALLED BY USING THE TRAP INSTRUCTION:
 TYPE TO TYPE OUT AN ASCII STRING
 TYPEOC TO TYPE OUT THE OCTAL FOR A 16-BIT BINARY NUMBER ETC.

5.2.6 POWER DOWN AND POWER UP - THIS SUBROUTINE IS CALLED WHEN AN UNEXPECTED POWER DOWN OCCURS. WHEN POWER IS RETURNED (IF THE HALT SWITCH IS NOT ON) THE PROGRAM WILL RESTART AFTER TYPING A MESSAGE.

5.2.7 MONITOR OR LOADER RESTORE - WHEN THIS PROGRAM IS FIRST STARTED IT SAVES THE CONTENTS OF THE HIGHEST 1.5 (DEC) K OF MEMORY IN THE FIRST 28K. THESE LOCATIONS USUALLY CONTAIN THE LOADER OR MONITOR OF THE SYSTEM. TO RESTORE THIS LOADER OR MONITOR THE USER NEED ONLY TYPE CONTROL C (^C) ON

THE TERMINAL AND THAT MONITOR OR LOADER WILL AUTOMATICALLY BE RESTORED. AFTER THIS IS DONE THE PROGRAM WILL HALT. NOTE THAT MANY OF THESE TESTS WIPE OUT THE ORIGINAL CONTENTS OF THAT PART OF MEMORY THEREFORE THE USER SHOULD TYPE CONTROL-C (^C) TO RESTORE THESE LOCATIONS AND AVOID HAVING TO RELOAD HIS MONITOR OR LOADER.

5.3 OPERATOR ACTION - ONLY THE POWER UP INVALIDATOR TEST IN PROGRAM CEKBD REQUIRES OPERATOR INTERVENTION, IN THE FORM OF POWERING THE PROCESSOR FIRST DOWN AND THEN UP. THIS TEST IS RUN ONLY IF SW<12>=1 (SEE 4.4 AND 5.1).

6. ERRORS

6.1 ERROR HALTS - ONLY TEST NUMBER 14 IN PROGRAM CEKBC, THE MAINTENANCE REGISTER COUNT PATTERN TEST, HALTS THE PROCESSOR IN THE SITUATION WHERE IT CAN'T CLEAR THE MAINTENANCE REGISTER. HERE PROCEEDING WITH THE PROGRAM'S EXECUTION WOULD PROBABLY BE FATAL, SO A HALT IS EXECUTED! NO OTHER TEST IN EITHER PROGRAM SHOULD HALT UNDER ANY NORMAL ERROR DETECTION.

6.2 ERROR RECOVERY - IF NONE OF THE ERROR PERTAINENT OPERATIONAL SWITCHES ARE BEING USED THE PROGRAM WILL EITHER RESUME THE TEST THAT MADE THE ERROR CALL OR START EXECUTION OF THE TEST FOLLOWING THE TEST DURING WHICH THE ERROR CALL WAS MADE DEPENDING ON WHETHER OR NOT THE ERROR WHICH WAS DETECTED (OR EVEN THE ERROR CALL ITSELF) WAS FATAL TO THE TEST WHICH MADE THE ERROR CALL. IF THE HALT DESCRIBED IN 6.1 ABOVE IS EVER EXECUTED THE USER CAN RESUME, IF HE IS BRAVE, BY HITTING THE CONSOLE CONTINUE SWITCH. IF ANY OF THE PERTAINENT CONSOLE SWITCH SETTING ARE SET SEE SECTION 5.1 FOR A DESCRIPTION OF THE ACTION TAKEN WHEN AN ERROR CALL IS MADE.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS - NONE

7.2 OPERATING RESTRICTIONS - THE MONITOR OR LOADER (OR WHAT EVER IS IN THE FIRST 28K OF MEMORY FROM LOCATIONS 152000 THROUGH LOCATION 157776) ARE SAVED SO THAT THE USER CAN RESTORE HIS LOADER OR MONITOR BY TYPING CONTROL-C (^C). (SEE 4.3 AND 5.2.7). IF THE PROGRAM WAS CHAINED IN BY A MONITOR WHICH WANTS CONTROL AUTOMATICALLY PASSED BACK TO IT WHEN TESTING IS DONE THAT MONITOR IS RESTORED AND CONTROL IS GIVEN TO IT BY THE END OF PASS ROUTINE .SEOP.

8. MISCELLANEOUS

8.1 EXECUTION TIME - FIRST PASS UNDER 10 SECONDS FOR BOTH PROGRAMS. SUBSEQUENT PASSES UNDER 2 MINUTES FOR BOTH PROGRAMS. (MORE EXACT EXECUTION TIMES WILL BE LATER SUPPLIED).

8.2 STACK POINTER - IN BOTH PROGRAMS THE STACK POINTER (R6) WILL BE INITIALIZED TO LOCATION 1100.

8.3 PASS COUNT - BOTH PROGRAMS WILL TYPE OUT THE PASS COUNT AT THE END OF EACH PASS.

8.4 ITERATIONS - EACH TEST HAS BEEN ASSIGNED AN ITERATION COUNT WHICH WILL DESIGNATE HOW MANY TIMES THAT TEST IS TO BE EXECUTED ON EACH PASS. NOTE THAT ON THE FIRST PASS THE ITERATION COUNT IS OVERIDEN BY A ONE (1) MAKING ITERATIONS MEANINGLESS ON THAT FIRST PASS.

8.5 OSCILLOSCOPE SYNC POINTS - WHENEVER POSSIBLE EACH TEST HAS BEEN GIVEN AN OSCILLOSCOPE SYNC POINT (A NOP INSTRUCTION). THE ADDRESS OF THE CONDITION CODE ROM STATE (44) IS PUT IN THE PROCESSOR MICROBREAK REGISTER (177770). THIS WILL RESULT IN PIN AE1 (SLOT 10) ON THE BACK PLANE TO GO HIGH WHENEVER THE CPU ROM FLOW GOES THROUGH THE MICRO CODE ADDRESS 144. THEREFORE BY USING THE OUTPUT OF THIS BACKPLANE PIN AS A SCOPE SYNC, AND BY PUTTING A NOP INSTRUCTION IN CRUCIAL PARTS OF A TEST, THE USER WILL HAVE A VERY CONVENIENT SYNC FOR MANY SIGNALS HE MAY WISH TO OBSERVE. THE LIMITATIONS OF THIS PROCEDURE ARE THAT THE USER MUST BE ABLE TO JUDGE (DETERMINE) HOW SOON AFTER THE NOP IN THE PARTICULAR TEST HE IS RUNNING (LOOPING ON) THE SIGNAL HE WISHES TO OBSERVE SHOULD OCCUR. IN MANY CASES THIS WILL BE EASY (E.G. THE ERROR REGISTER TESTS.) BUT IN SOME TESTS THE NOP IS SO FAR FROM THE EXPECTED OCCURRENCE OF THE DESIRED SIGNAL THAT THE PROBLEM BECOMES NONTRIVIAL AND THE EXPERIENCED USER WOULD DO WELL TO FIND OTHER SYNC SIGNALS ORIGINATING IN THE CACHE DEVICE ITSELF TO OBSERVE THE LOGIC.

8.6 RESTORING THE MONITOR OR LOADER - FOR THE USERS CONVENIENCE BOTH PROGRAMS SAVE EITHER THE MONITOR OR LOADER (OR WHATEVER IS IN THE HIGHEST 1.5K OF MEMORY'S FIRST 28K) AND RESTORES IT WHEN THE USER TYPES CONTROL-C (^C) ON THE TELETYPE OR TERMINAL. THE PROGRAM, WHEN IT GETS THE CONTROL-C RESTORES THE MONITOR AND THEN HALTS. AT THIS POINT THE USERS CAN EITHER RESTART THE MONITOR OR REUSE THE LOADER ETC.

8.7 POWER UP LOGIC TEST - THERE IS A CERTAIN PART OF THE CACHE DEVICE WHICH REQUIRES A POWER DOWN POWER UP SEQUENCE TO TEST. THIS TEST HAS BEEN INCLUDED HERE AS AN OPTION ONLY BECAUSE IT REQUIRES OPERATOR INTERVENTION. TO RUN THIS TEST SET SW<12>=1 (CEKBD ONLY. SEE 5.1).

8.8 MEMORY MANAGEMENT RESTRICTIONS/OPTIONS - MANY OF THE TESTS REQUIRE THE USE OF EXTENSIVE MEMORY MANAGEMENT MAPPING FACILITIES. THESE TESTS MUST ASSUME THE MEMORY MANAGEMENT (AND SOME OF THE MAPPING BOX) IS OPERATIONAL. NORMALLY THESE TEST WILL BE EXECUTED. BUT THE FEATURE HAS BEEN PROVIDED WHEREBY THE USER CAN DELETE THE EXECUTION OF ANY TESTS WHICH REQUIRE THE USE OF MEMORY MANAGEMENT AND/OR THE MAPPING. THIS HAS BEEN IMPLIMENTED USING SW<7>. WHEN THIS SWITCH IS 0 NORMAL OPERATION IS UNDERTAKEN, BUT WHEN SW<7>=1 THEN ANY TEST WHICH MUST TURN ON THE MEMORY MANAGEMENT UNIT (THE MAPPING BOX) WILL NOT BE RUN AND CONTROL WILL BE PASSED TO THE NEXT TEST!

8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE CACHE REGISTERS - AS THE PROGRAMS RUN, FLAGS ARE SET WHICH DESIGNATE THE FUNCTIONALITY OF A CACHE REGISTER. IF A TEST DETERMINES THAT A PARTICULAR REGISTER IS NOT FUNCTIONAL IT SETS A FLAG WHICH DESIGNATES TO THE REST OF THE PROGRAM THAT THAT REGISTER DOES NOT WORK PROPERLY. SOME TESTS WHICH RELY ON THE REGISTERS TO BE FUNCTIONAL WILL TEST THESE FLAGS AND IF THEY FIND THEM TO INDICATE THAT A REGISTER THEY NEED IS BAD THEY WILL SKIP TO THE NEXT TEST!

9. PROGRAM DESCRIPTION

COPYRIGHT 1975,1979 DIGITAL EQUIPMENT
CORPORATION MAYNARD, MASS. 01754

COPYRIGHT (C) 1975, 1979 DIGITAL
EQUIPMENT CORP. MAYNARD, MASS.
01754

PROGRAM BY ANTHONY S. VEZZA

THIS PROGRAM WAS ASSEMBLED USING THE
PDP-11 MAINDEC SYSMAC PACKAGE
(MAINDEC-11-DZQAC-A5-1).

TEST 1 CACHE REGISTERS RESPONSE TEST

REFERENCE EACH CACHE REGISTER MAKING
SURE SUCH REFERENCES DO NOT TIME
OUT.

TEST 2 CACHE REGISTERS DATA PATH, READ
ZEROS TEST

THIS TEST CHECKS THE ABILITY OF THE
CACHE REGISTER DATA PATHS TO PASS
0'S BY FIRST WRITING THEN READING
0'S AT THE CONTROL AND MAINTENANCE
REGISTERS.

TEST 3 CACHE REGISTERS DATA PATH, READ ONES
TEST

THIS TEST PERFORMS A READ OF BOTH
THE HIGH ORDER AND LOW ORDER ERROR
ADDRESS REGISTER. THIS IS DONE TO
MAKE SURE THAT THE REGISTERS' DATA
PATHS CAN PASS ONES. NOTE THAT THE
LOW ORDER ADDRESS REGISTER SHOULD
CONTAIN A 177740 AND THE HIGH ORDER
REGISTER SHOULD CONTAIN 000003;
THIS LEAVES THE DATA PATH LINE'S
BITS 2,3 AND 4 UNTESTED FOR THEIR
AVAILITY TO PASS ONES. THIS WILL BE
CHECKED IN THE COUNT PATTERN TST4.

TEST 4 CACHE CONTROL REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL REGISTER FOR THE PURPOSE OF CHECKING OUT THE DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE DATA PATHS LINES. IF THIS IS A KB11-CM CPU THEN BITS 9, 11, 13, AND 14 ARE ALSO TESTED.

TEST 5 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE CONTRL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE FLOATED THROUGH THE HIT/MISS REGISTER.

TEST 6 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE THE FORCE MISS BITS OF THE CONTROL REGISTER. WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME. BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE FORCE SELECT BIT IS SET FOR THE OTHER GROUP.

TEST 7 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 0 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ZERO CAN BE FORCED TO A MISS.

TEST 10 CACHE CONTROL REGISTER, FORCE
SELECT-FORCE MISS, GROUP 1 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ONE CAN BE FORCED TO A MISS.

TEST 11 CACHE HIT/MISS REGISTER PATTERNS
TEST

THIS IS A TEST OF THE HIT/MISS REGISTER WHICH FLOATS DIFFERENT PATTERNS OF HITS AND MISSES THROUGH THAT REGISTER. THIS IS DONE FIRST WITH BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED THAT IS FORCING SELECTION OF GROUP ONE AND FORCING MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE DISABLED.

TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS
EVALUATION ROUTINE

THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS OF TST5 THROUGH TST10, WHICH TESTED THE HIT/MISS REGISTER AND THE CONTROL REGISTER. THOSE TESTS HAVE SIGNALLED A BAD REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1, WHILE A ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2, WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY OR DISFUNCTIONALITY OF THOSE REGISTERS.

TEST 13 CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST

THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL. A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE. THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.

TEST 14 CACHE MAINTENANCE REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETABLE AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY

PARITY ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.

TEST 15 CACHE MAINTENANCE AND ERROR REGISTERS TEST 1

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO THE CACHE.

TEST 16 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 2

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 17 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 3

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 20 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 4

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 21 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 5

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 22 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 6

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 23 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 7

C 2

SEQ 0015

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 24 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 10

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 25 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 11

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE

ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 26 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 12

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 27 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 13

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 30 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 14

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 31 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 15

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 32 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 16

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 33 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 17

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 34 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 20

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE MAIN MEMORY BUS.

TEST 35 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 21

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 36 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 22

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 37 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 23

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT ADDRESS .

TEST 40 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 24

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT ADDRESS .

TEST 41 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 25

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT DATA .

TEST 42 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 26

6 2

SEQ 0019

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT DATA .

TEST 43 CACHE ERROR REGISTER UNIBUS TIME OUT TEST

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO COMPREHEND A CPU TO UNIBUS THROUGH THE MAP TO THE CACHE REFERENCE WHICH TIMES OUT IN MAIN MEMORY. MANY SUCH NON-EXISTENT MEMORY LOCATIONS ARE CONVIENTLY GUARENTEED TO EXIST! ALL THE ADDRESSES FROM 17000000 THROUGH 17777776 ARE ADDRESSES WHICH CAN NOT EXIST. HERE ONLY ONE OF THESE ADDRESSES, 17777776, WILL BE USED TO CAUSE A TIME OUT ON THE UNIBUS AN THE CONSEQUENT ABORT TO VECTOR ERRVEC.

NOTE: NEW MEMORY OPTIONS MAKE 2048K OF MEMORY A POSSIBILITY. IF SIZELO REG INDICATES THE PRESENCE OF MORE THAN 1920K MEMORY, THE TEST WILL BE MODIFIED SO THAT MEMORY MANAGEMENT ATTEMPTS TO ACCESS ADDRESS 17760000. THE UNIBUS MAP WILL NOT RESPOND TO THIS ADDRESS (NOR SHOULD ANY UNIBUS DEVICE) THUS GENERATING A UNIBUS TIMEOUT.

TEST 44 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 1

THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING THE EVEN WORD OF THAT PAIR.

TEST 45 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 2

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY OF GROUP 0.

TEST 46 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 3

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY OF GROUP 0.

TEST 47 CACHE ERROR REGISTER LOCK UP TEST 1

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST

TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST 50 CACHE ERROR REGISTER LOCK JP TEST 2

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST 51 CACHE ERROR REGISTER LOCK UP TEST 3

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO

THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST 52 CACHE ERROR REGISTER LOCK UP TEST 4

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH

THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST 53 MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST

THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD. THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1). THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA PARITY CHECKERS WORKS IN SUCH A WAY AS TO EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS ALREADY ONE THEN NO ERROR OCCURS!

TEST 54 MAIN MEMORY DATA PARITY CHECKERS HIGH BYTE TEST

THIS IS A TEST OF THE TWO MAIN

MEMORY DATA PARITY CHECKERS FOR THE HIGH BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD. THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1). THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA

PARITY CHECKERS WORKS IN SUCH A WAY AS TO EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS ALREADY ONE THEN NO ERROR OCCURS.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

000001
160000
167400
000200

```
.TITLE CEKBC-D 11/70 CACHE #1
:*COPYRIGHT (C) 1975, 1980
:*DIGITAL EQUIPMENT CORP.
:*MAYNARD, MASS. 01754
:*
:*
:*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
:*PACKAGE (MAINDEC-11-DZQAC-A5-1).
:*
$TN=1
$SWR=160000      ;;HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYP0UT
$SWR=167400
$SWRMK=200
```

```
.SBTTL OPERATIONAL SWITCH SETTINGS
:*
:*      SWITCH          USE
:*      -----          -
:*      15             HALT ON ERROR
:*      14             LOOP ON TEST
:*      13             INHIBIT ERROR TYPEOUTS
:*      11             INHIBIT ITERATIONS
:*      10             BELL ON ERROR
:*      9              LOOP ON ERROR
:*      8              LOOP ON TEST IN SWR<6:0>
:*      7              SKIP EXECUTION OF ALL TESTS THAT USE MEMORY MANAGEMENT
```

```
.SBTTL BASIC DEFINITIONS
:*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
STACK= 1100      ;;FIRST ADDRESS OF THE STACK
KERSTK= STACK   ;;KERNEL STACK
SUPSTK= STACK-200 ;;SUPERVISOR STACK
USESTK= STACK-300 ;;USER STACK
.EQUIV EMT,ERROR ;;BASIC DEFINITION OF ERROR CALL
.EQUIV IOT,SCOPE ;;BASIC DEFINITION OF SCOPE CALL
PS= 177776      ;;PROCESSOR STATUS WORD
.EQUIV PS,PSW
STKLMT= 177774  ;;STACK LIMIT REGISTER
PIRQ= 177772    ;;PROGRAM INTERRUPT REQUEST REGISTER
SWR= 177570     ;;SWITCH REGISTER
DISPLAY=SWR
```

```
:*MISCELLANEOUS DEFINITIONS
HT= 11          ;;CODE FOR HORIZONTAL TAB
LF= 12          ;;CODE LINE FEED
CR= 15          ;;CODE CARRIAGE RETURN
CRLF= 200       ;;CODE FOR CARRIAGE RETURN-LINE FEED
```

```
:*GENERAL PURPOSE REGISTER DEFINITIONS
R0= %0          ;;GENERAL REGISTER
R1= %1          ;;GENERAL REGISTER
R2= %2          ;;GENERAL REGISTER
R3= %3          ;;GENERAL REGISTER
```



```

57      000004      R4=      %4          ;;GENERAL REGISTER
58      000005      R5=      %5          ;;GENERAL REGISTER
59      000006      R6=      %6          ;;GENERAL REGISTER
60      000007      R7=      %7          ;;GENERAL REGISTER
61      .EQUIV      R0,R10      ;;GENERAL REGISTER
62      .EQUIV      R1,R11      ;;GENERAL REGISTER
63      .EQUIV      R2,R12      ;;GENERAL REGISTER
64      .EQUIV      R3,R13      ;;GENERAL REGISTER
65      .EQUIV      R4,R14      ;;GENERAL REGISTER
66      .EQUIV      R5,R15      ;;GENERAL REGISTER
67      000006      SP=%6          ;;KERNEL STACK POINTER
68      .EQUIV      SP,KSP      ;;SUPERVISOR STACK POINTER
69      .EQUIV      SP,SSP      ;;USER STACK POINTER
70      .EQUIV      SP,USP
71      000007      PC=%7
72
73      ;*PRIORITY LEVEL DEFINITIONS
74      000000      PR0=      0          ;;PRIORITY LEVEL 0
75      000040      PR1=      40         ;;PRIORITY LEVEL 1
76      000100      PR2=      100        ;;PRIORITY LEVEL 2
77      000140      PR3=      140        ;;PRIORITY LEVEL 3
78      000200      PR4=      200        ;;PRIORITY LEVEL 4
79      000240      PR5=      240        ;;PRIORITY LEVEL 5
80      000300      PR6=      300        ;;PRIORITY LEVEL 6
81      000340      PR7=      340        ;;PRIORITY LEVEL 7
82
83      ;*'SWITCH REGISTER' SWITCH DEFINITIONS
84      100000      SW15=     100000
85      040000      SW14=     40000
86      020000      SW13=     20000
87      010000      SW12=     10000
88      004000      SW11=     4000
89      002000      SW10=     2000
90      001000      SW09=     1000
91      000400      SW08=     400
92      000200      SW07=     200
93      000100      SW06=     100
94      000040      SW05=     40
95      000020      SW04=     20
96      000010      SW03=     10
97      000004      SW02=     4
98      000002      SW01=     2
99      000001      SW00=     1
100     .EQUIV      SW09,SW9
101     .EQUIV      SW08,SW8
102     .EQUIV      SW07,SW7
103     .EQUIV      SW06,SW6
104     .EQUIV      SW05,SW5
105     .EQUIV      SW04,SW4
106     .EQUIV      SW03,SW3
107     .EQUIV      SW02,SW2
108     .EQUIV      SW01,SW1
109     .EQUIV      SW00,SW0
110
111     ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
112     100000      BIT15=    100000
    
```

```

113      040000      BIT14= 40000
114      020000      BIT13= 20000
115      010000      BIT12= 10000
116      004000      BIT11= 4000
117      002000      BIT10= 2000
118      001000      BIT09= 1000
119      000400      BIT08= 400
120      000200      BIT07= 200
121      000100      BIT06= 100
122      000040      BIT05= 40
123      000020      BIT04= 20
124      000010      BIT03= 10
125      000004      BIT02= 4
126      000002      BIT01= 2
127      000001      BIT00= 1
128      .EQUIV      BIT09,BIT9
129      .EQUIV      BIT08,BIT8
130      .EQUIV      BIT07,BIT7
131      .EQUIV      BIT06,BIT6
132      .EQUIV      BIT05,BIT5
133      .EQUIV      BIT04,BIT4
134      .EQUIV      BIT03,BIT3
135      .EQUIV      BIT02,BIT2
136      .EQUIV      BIT01,BIT1
137      .EQUIV      BIT00,BIT0
    
```

```

138
139      ;*BASIC 'CPU' TRAP VECTOR ADDRESSES
140      000004      ERRVEC= 4          ;;TIME OUT AND OTHER ERRORS
141      000010      RESVEC= 10         ;;RESERVED AND ILLEGAL INSTRUCTIONS
142      000014      TBITVEC=14        ;;'T' BIT
143      000014      TRTVEC= 14         ;;TRACE TRAP
144      000014      BPTVEC= 14        ;;BREAKPOINT TRAP (BPT)
145      000020      IOTVEC= 20         ;;INPUT/OUTPUT TRAP (IOT) **SCOPE**
146      000024      PWRVEC= 24         ;;POWER FAIL
147      000030      EMTVEC= 30        ;;EMULATOR TRAP (EMT) **ERROR**
148      000034      TRAPVEC=34        ;;'TRAP' TRAP
149      000060      TKVEC= 60          ;;TTY KEYBOARD VECTOR
150      000064      TPVEC= 64          ;;TTY PRINTER VECTOR
151      000114      CACHVEC=114        ;;CACHE ERROR INTERRUPT VECTOR
152      000240      PIRQVEC=240        ;;PROGRAM INTERRUPT REQUEST VECTOR
153      000250      MMVEC= 250         ;;MEMORY MANAGEMENT VECTOR
    
```

```

154
155      .SBTTL      CACHE REGISTER DEFINITIONS
156
157
158      177740      LOADRS = 177740     ;;LOWER 16 BITS OF ADDRESS THAT CAUSED ERROR
159      177742      HIADRS = 177742    ;;UPPER SIX BITS OF ADDRESS THAT CAUSED ERROR
160      177744      MEMERR = 177744     ;;CACHE ERROR REGISTER
161      177746      CONTRL = 177746    ;;MEMORY CONTROL REGISTER
162      177750      MAINT - 177750     ;;MEMORY MAINTENENCE REGISTER
163      177752      HITMIS - 177752    ;;HIT MISS REGISTER '1' IMPLIES HIT IN CACHE
    
```

```

164
165
166      .SBTTL      CPU REGISTER DEFINITIONS
167
168
    
```

169	177760	SIZELO = 177760	::MEMORY SIZE REGISTER NUMBER TO PUT INTO A PAR
170			::TO GET TO THE LAST 32 WORDS OF MEMORY
171	177762	SIZEHI = 177762	::HIGH SIZE REGISTER, RESERVED FOR FUTURE USE
172			::CURRENTLY ALL ZERO
173	177764	SYSTID = 177764	::SYSTEM ID REGISTER
174	177766	CPUEZR = 177766	::CPU ERROR REGISTER HOLDS CONDITION THAT CAUSED
175			::THE TRAP TO ERRVEC (000004)

.SBTTL MEMORY MANAGEMENT DEFINITIONS

;*MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

185	177572	MMR0= 177572
186	177574	MMR1= 177574
187	177576	MMR2= 177576
188	172516	MMR3= 172516
189		.EQUIV MMR0,SR0
190		.EQUIV MMR1,SR1
191		.EQUIV MMR2,SR2
192		.EQUIV MMR3,SR3

;*USER 'I' PAGE DESCRIPTOR REGISTERS

196	177600	UIPDR0= 177600
197	177602	UIPDR1= 177602
198	177604	UIPDR2= 177604
199	177606	UIPDR3= 177606
200	177610	UIPDR4= 177610
201	177612	UIPDR5= 177612
202	177614	UIPDR6= 177614
203	177616	UIPDR7= 177616

;*USER 'D' PAGE DESCRIPTOR REGISTERS

207	177620	UDPDR0= 177620
208	177622	UDPDR1= 177622
209	177624	UDPDR2= 177624
210	177626	UDPDR3= 177626
211	177630	UDPDR4= 177630
212	177632	UDPDR5= 177632
213	177634	UDPDR6= 177634
214	177636	UDPDR7= 177636

;*USER 'I' PAGE ADDRESS REGISTERS

218	177640	UIPAR0= 177640
219	177642	UIPAR1= 177642
220	177644	UIPAR2= 177644
221	177646	UIPAR3= 177646
222	177650	UIPAR4= 177650
223	177652	UIPAR5= 177652
224	177654	UIPAR6= 177654

225	177656	UIPAR7= 177656
226		
227		:*USER 'D' PAGE ADDRESS REGISTERS
228		
229	177660	UDPAR0= 177660
230	177662	UDPAR1= 177662
231	177664	UDPAR2= 177664
232	177666	UDPAR3= 177666
233	177670	UDPAR4= 177670
234	177672	UDPAR5= 177672
235	177674	UDPAR6= 177674
236	177676	UDPAR7= 177676
237		
238		:*SUPERVISOR 'I' PAGE DESCRIPTOR REGISTERS
239		
240	172200	SIPDR0= 172200
241	172202	SIPDR1= 172202
242	172204	SIPDR2= 172204
243	172206	SIPDR3= 172206
244	172210	SIPDR4= 172210
245	172212	SIPDR5= 172212
246	172214	SIPDR6= 172214
247	172216	SIPDR7= 172216
248		
249		:*SUPERVISOR 'D' PAGE DESCRIPTOR REGISTERS
250		
251	172220	SDPDR0= 172220
252	172222	SDPDR1= 172222
253	172224	SDPDR2= 172224
254	172226	SDPDR3= 172226
255	172230	SDPDR4= 172230
256	172232	SDPDR5= 172232
257	172234	SDPDR6= 172234
258	172236	SDPDR7= 172236
259		
260		:*SUPERVISOR 'I' PAGE ADDRESS REGISTERS
261		
262	172240	SIPAR0= 172240
263	172242	SIPAR1= 172242
264	172244	SIPAR2= 172244
265	172246	SIPAR3= 172246
266	172250	SIPAR4= 172250
267	172252	SIPAR5= 172252
268	172254	SIPAR6= 172254
269	172256	SIPAR7= 172256
270		
271		:*SUPERVISOR 'D' PAGE ADDRESS REGISTERS
272		
273	172260	SDPAR0= 172260
274	172262	SDPAR1= 172262
275	172264	SDPAR2= 172264
276	172266	SDPAR3= 172266
277	172270	SDPAR4= 172270
278	172272	SDPAR5= 172272
279	172274	SDPAR6= 172274
280	172276	SDPAR7= 172276

281
282
283
284 172300
285 172302
286 172304
287 172306
288 172310
289 172312
290 172314
291 172316
292
293
294
295 172320
296 172322
297 172324
298 172326
299 172330
300 172332
301 172334
302 172336
303
304
305
306 172340
307 172342
308 172344
309 172346
310 172350
311 172352
312 172354
313 172356
314
315
316
317 172360
318 172362
319 172364
320 172366
321 172370
322 172372
323 172374
324 172376
325
326
327
328
329
330
331
332
333
334
335
336 170200

;*KERNEL 'I' PAGE DESCRIPTOR REGISTERS

KIPDR0= 172300
KIPDR1= 172302
KIPDR2= 172304
KIPDR3= 172306
KIPDR4= 172310
KIPDR5= 172312
KIPDR6= 172314
KIPDR7= 172316

;*KERNEL 'D' PAGE DESCRIPTOR REGISTERS

KDPDR0= 172320
KDPDR1= 172322
KDPDR2= 172324
KDPDR3= 172326
KDPDR4= 172330
KDPDR5= 172332
KDPDR6= 172334
KDPDR7= 172336

;*KERNEL 'I' PAGE ADDRESS REGISTERS

KIPAR0= 172340
KIPAR1= 172342
KIPAR2= 172344
KIPAR3= 172346
KIPAR4= 172350
KIPAR5= 172352
KIPAR6= 172354
KIPAR7= 172356

;*KERNEL 'D' PAGE ADDRESS REGISTERS

KDPAR0= 172360
KDPAR1= 172362
KDPAR2= 172364
KDPAR3= 172366
KDPAR4= 172370
KDPAR5= 172372
KDPAR6= 172374
KDPAR7= 172376

.SBTTL UNIBUS MAP REGISTER DEFINITIONS

;*THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLXX'
;*THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

MAPL00 = 170200

337	170202	MAPH00 = 170202
338	170204	MAPL01 = 170204
339	170206	MAPH01 = 170206
340	170210	MAPL02 = 170210
341	170212	MAPH02 = 170212
342	170214	MAPL03 = 170214
343	170216	MAPH03 = 170216
344	170220	MAPL04 = 170220
345	170222	MAPH04 = 170222
346	170224	MAPL05 = 170224
347	170226	MAPH05 = 170226
348	170230	MAPL06 = 170230
349	170232	MAPH06 = 170232
350	170234	MAPL07 = 170234
351	170236	MAPH07 = 170236
352	170240	MAPL10 = 170240
353	170242	MAPH10 = 170242
354	170244	MAPL11 = 170244
355	170246	MAPH11 = 170246
356	170250	MAPL12 = 170250
357	170252	MAPH12 = 170252
358	170254	MAPL13 = 170254
359	170256	MAPH13 = 170256
360	170260	MAPL14 = 170260
361	170262	MAPH14 = 170262
362	170264	MAPL15 = 170264
363	170266	MAPH15 = 170266
364	170270	MAPL16 = 170270
365	170272	MAPH16 = 170272
366	170274	MAPL17 = 170274
367	170276	MAPH17 = 170276
368	170300	MAPL20 = 170300
369	170302	MAPH20 = 170302
370	170304	MAPL21 = 170304
371	170306	MAPH21 = 170306
372	170310	MAPL22 = 170310
373	170312	MAPH22 = 170312
374	170314	MAPL23 = 170314
375	170316	MAPH23 = 170316
376	170320	MAPL24 = 170320
377	170320	MAPH24 = 170320
378	170324	MAPL25 = 170324
379	170326	MAPH25 = 170326
380	170330	MAPL26 = 170330
381	170332	MAPH26 = 170332
382	170334	MAPL27 = 170334
383	170336	MAPH27 = 170336
384	170340	MAPL30 = 170340
385	170342	MAPH30 = 170342
386	170344	MAPL31 = 170344
387	170346	MAPH31 = 170346
388	170350	MAPL32 = 170350
389	170352	MAPH32 = 170352
390	170354	MAPL33 = 170354
391	170356	MAPH33 = 170356
392	170360	MAPL34 = 170360

393 170362
394 170364
395 170366
396 170370
397 170372
398 170374
399 170376

MAPH34 = 170362
MAPL35 = 170364
MAPH35 = 170366
MAPL36 = 170370
MAPH36 = 170372
MAPL37 = 170374
MAPH37 = 170376
.EQUIV MAPL00,MAPL0
.EQUIV MAPH00,MAPH0
.EQUIV MAPL01,MAPL1
.EQUIV MAPH01,MAPH1
.EQUIV MAPL02,MAPL2
.EQUIV MAPH02,MAPH2
.EQUIV MAPL03,MAPL3
.EQUIV MAPH03,MAPH3
.EQUIV MAPL04,MAPL4
.EQUIV MAPH04,MAPH4
.EQUIV MAPL05,MAPL5
.EQUIV MAPH05,MAPH5
.EQUIV MAPL06,MAPL6
.EQUIV MAPH06,MAPH6
.EQUIV MAPL07,MAPL7
.EQUIV MAPH07,MAPH7

400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425

427 000011
428 000044
429 000030
430 000054
431 000034
432 000014
433 000014
434 140000
435 142000
436 144000

TAB=11
S1M0=44
S0M1=30
S1M0M1=54
S0M0M1=34
M1M0=14
M0M1=M1M0
TESTR1=140000
TESTR2=142000
TESTR3=144000

437
438
439
440
441
442
443
444
445

440 000000
446 000200

.SBTTL TRAP CATCHER
.=0
;*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".*2,HALT*"
;*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
;*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS

446
447
448

000200 000137 003014

.SBTTL STARTING ADDRESS(ES)
.=200

JMP @START

::JUMP TO STARTING ADDRESS OF PROGRAM

449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476

000204
000046
027314
000052
000000
000204

```

*****
.SBTTL      ACT11 HOOKS
*THE FOLLOWING LOCATIONS ARE SETUP TO BE USED WITH ACT11
*
*LOCATION 46 WILL CONTAIN THE ADDRESS OF THE LOGICAL
*END OF THE PROGRAM.
*LOCATION 52 IS USED TO SPECIFY PROGRAM OPERATING REQUIREMENTS
*AND/OR RESTRICTIONS. THIS IS ACCOMPLISHED BY SETTING VARIOUS BITS
*TO A ONE OR A ZERO. THE BITS USED AND THERE MEANING ARE:
*
*      BIT 15=1 PROGRAM SHOULD BE POWER FAILED WHILE RUNNING
*              =0 NO POWER FAIL DESIRED
*
*      BIT 14=1 PROGRAM RUN TIME IS MEMORY SIZE DEPENDENT
*              =0 RUN TIME IS NOT MEMORY SIZE DEPENDENT
*
*      BITS 13-0 MUST BE ZERO'S
*
$SVPC=.      ;;SAVE LOCATION COUNTER
.=46        ;;SET LOCATION COUNTER
.WORD SENDAD ;;SET LOC.46 TO ADDRESS SENDAD
.=52        ;;SET LOCATION COUNTER
.WORD 0      ;;SET LOC.52 TO ZERO
.=SVPC      ;;RESTORE LOCATION COUNTER

```

```

477      ;:*****
478
479      .SBTTL COMMON TAGS
480
481      ;*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
482      ;*USED IN THE PROGRAM.
483
484      001100      .=1100
485
486      001100      $CMTAG:
487      001100      000000      $PASS: .WORD 0
488      001102      000      $STSTM: .BYTE 0
489      001103      000      $ERFLG: .BYTE 0
490      001104      000000      $ICNT: .WORD 0
491      001106      000000      $LPADR: .WORD 0
492      001110      000000      $LPERR: .WORD 0
493      001112      000000      $ERTTL: .WORD 0
494      001114      000      $ITEMB: .BYTE 0
495      001115      001      $ERMAX: .BYTE 1
496      001116      000000      $ERRPC: .WORD 0
497      001120      000000      $GDADR: .WORD 0
498      001122      000000      $BDADR: .WORD 0
499      001124      000000      $GDDAT: .WORD 0
500      001126      000000      $BDDAT: .WORD 0
501      001130      000000      000000 000000      $RES: .WORD 0,0,0
502      001136      177560      $TKS: 177560
503      001140      177562      $TKB: 177562
504      001142      177564      $TPS: 177564
505      001144      177566      $TPB: 177566
506      001146      000      $NULL: .BYTE 0
507      001147      002      $FILLS: .BYTE 2
508      001150      012      $FILLC: .BYTE 12
509      001151      000      $TPFLG: .BYTE 0
510      001152      000000      $REGAD: .WORD 0
511
512      001154      000000      $REG0: .WORD 0
513      001156      000000      $REG1: .WORD 0
514      001160      000000      $REG2: .WORD 0
515      001162      000000      $REG3: .WORD 0
516      001164      000000      $REG4: .WORD 0
517      001166      000000      $REG5: .WORD 0
518      001170      000000      $REG6: .WORD 0
519      001172      000000      $REG7: .WORD 0
520      001174      000000      $REG10: .WORD 0
521      001176      000000      $REG11: .WORD 0
522      001200      000000      $REG12: .WORD 0
523      001202      000000      $REG13: .WORD 0
524      001204      000000      $REG14: .WORD 0
525      001206      000000      $REG15: .WORD 0
526      001210      000000      $REG16: .WORD 0
527      001212      000000      $REG17: .WORD 0
528      001214      000000      $REG20: .WORD 0
529      001216      000000      $REG21: .WORD 0
530      001220      000000      $REG22: .WORD 0
531      001222      000000      $REG23: .WORD 0
532      001224      000000      $TMP0: .WORD 0

```

```

:: START OF COMMON TAGS
:: CONTAINS PASS COUNT
:: CONTAINS THE TEST NUMBER
:: CONTAINS ERROR FLAG
:: CONTAINS SUBTEST ITERATION COUNT
:: CONTAINS SCOPE LOOP
:: CONTAINS SCOPE RETURN FOR ERRORS
:: CONTAINS TOTAL ERRORS DETECTED
:: CONTAINS ITEM CONTROL BYTE
:: CONTAINS MAX. ERRORS PER TEST
:: CONTAINS PC OF LAST ERROR INSTRUCTION
:: CONTAINS OF 'GOOD' DATA
:: CONTAINS OF 'BAD' DATA
:: CONTAINS 'GOOD' DATA
:: CONTAINS 'BAD' DATA
:: RESERVED--NOT TO BE USED
:: TTY KBD STATUS
:: TTY KBD BUFFER
:: TTY PRINTER STATUS REG.
:: TTY PRINTER BUFFER REG.
:: CONTAINS NULL CHARACTER FOR FILLS
:: CONTAINS # OF FILLER CHARACTERS REQUIRED
:: INSERT FILL CHARS. AFTER A 'LINE FEED'
:: 'TERMINAL AVAILABLE' FLAG (BIT<07>-0 YES)
:: CONTAINS THE FROM
:: WHICH ($REG0) WAS OBTAINED
:: CONTAINS ((SREGAD)+0)
:: CONTAINS ((SREGAD)+2)
:: CONTAINS ((SREGAD)+4)
:: CONTAINS ((SREGAD)+6)
:: CONTAINS ((SREGAD)+10)
:: CONTAINS ((SREGAD)+12)
:: CONTAINS ((SREGAD)+14)
:: CONTAINS ((SREGAD)+16)
:: CONTAINS ((SREGAD)+20)
:: CONTAINS ((SREGAD)+22)
:: CONTAINS ((SREGAD)+24)
:: CONTAINS ((SREGAD)+26)
:: CONTAINS ((SREGAD)+30)
:: CONTAINS ((SREGAD)+32)
:: CONTAINS ((SREGAD)+34)
:: CONTAINS ((SREGAD)+36)
:: CONTAINS ((SREGAD)+40)
:: CONTAINS ((SREGAD)+42)
:: CONTAINS ((SREGAD)+44)
:: CONTAINS ((SREGAD)+46)
:: USER DEFINED

```

533	001226	000000		STMP1:	.WORD	0		::USER DEFINED
534	001230	000000		STMP2:	.WORD	0		::USER DEFINED
535	001232	000000		STMP3:	.WORD	0		::USER DEFINED
536	001234	000000		STMP4:	.WORD	0		::USER DEFINED
537	001236	000000		STMP5:	.WORD	0		::USER DEFINED
538	001240	000000		STMP6:	.WORD	0		::USER DEFINED
539	001242	000000		STMP7:	.WORD	0		::USER DEFINED
540	001244	000000		STMP10:	.WORD	0		::USER DEFINED
541	001246	000000		STMP11:	.WORD	0		::USER DEFINED
542	001250	000000		STMP12:	.WORD	0		::USER DEFINED
543	001252	000000		STMP13:	.WORD	0		::USER DEFINED
544	001254	000000		STMP14:	.WORD	0		::USER DEFINED
545	001256	000000		STMP15:	.WORD	0		::USER DEFINED
546	001260	000000		STMP16:	.WORD	0		::USER DEFINED
547	001262	000000		STMP17:	.WORD	0		::USER DEFINED
548	001264	000000		STMP20:	.WORD	0		::USER DEFINED
549	001266	000000		STMP21:	.WORD	0		::USER DEFINED
550	001270	000000		STMP22:	.WORD	0		::USER DEFINED
551	001272	000000		STMP23:	.WORD	0		::USER DEFINED
552	001274	000000		STIMES:	0			::MAX. NUMBER OF ITERATIONS
553	001276	000000		\$ESCAPE:	0			::ESCAPE ON ERROR
554	001300	177607	000377	\$BELL:	.ASCIZ	<207><377><377>		::CODE FOR BELL
555	001304	077		\$QUES:	.ASCII	/?		::QUESTION MARK
556	001305	015		\$CRLF:	.ASCII	<15>		::CARRIAGE RETURN
557	001306	000012		\$LF:	.ASCIZ	<12>		::LINE FEED
558	001310	000		KB11E:	.BYTE	0		::1174 WITHOUT MP CACHE FLAG
559	001311	000		KB11EM:	.BYTE	0		::1174 WITH MP CACHE FLAG
560	001312	000		KB11CM:	.BYTE	0		::KB11CM FLAG (1170 WITH MP MODS)
561	001313	000		CISP:	.BYTE	0		::CISP OPTION PRESENT FLAG
562								
563				:OPCODE FOR MFPT INSTRUCTION (AVAILABLE ON KB11-E AND KB11-EM ONLY)				
564		000007		MFPT=7				

565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620

001314

```

*****
.SBTTL  ERROR POINTER TABLE
: *THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
: *THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
: *LOCATION $ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
: *NOTE1:      IF $ITEMB IS 0 THE ONLY PERTINENT DATA IS ($ERRPC).
: *NOTE2:      EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

: *      EM      ;;POINTS TO THE ERROR MESSAGE
: *      DH      ;;POINTS TO THE DATA HEADER
: *      DT      ;;POINTS TO THE DATA
: *      DF      ;;POINTS TO THE DATA FORMAT
    
```

\$ERRTB:

:ERROR TABLE FOR ERROR TYPE OUT:

```

:ITEM 1      .WORD  EM1,DH1,DT1,DF1
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 0      .WORD  0,0,0,0
:ITEM 14     .WORD  EM14,DH14,DT14,DF14
    
```

001314	036474	050046	052172
001322	051775		
001324	000000	000000	000000
001332	000000		
001334	000000	000000	000000
001342	000000		
001344	000000	000000	000000
001352	000000		
001354	000000	000000	000000
001362	000000		
001364	000000	000000	000000
001372	000000		
001374	000000	000000	000000
001402	000000		
001404	000000	000000	000000
001412	000000		
001414	000000	000000	000000
001422	000000		
001424	000000	000000	000000
001432	000000		
001434	000000	000000	000000
001442	000000		
001444	036561	050121	052204

621	001452	052001					
622					:ITEM 15		
623	001454	036620	050214	052220	.WORD	EM15,DH15,DT15,DF15	
624	001462	052006					
625					:ITEM 0		
626	001464	000000	000000	000000	.WORD	0,0,0,0	
627	001472	000000					
628					:ITEM 0		
629	001474	000000	000000	000000	.WORD	0,0,0,0	
630	001502	000000					
631					:ITEM 0		
632	001504	000000	000000	000000	.WORD	0,0,0,0	
633	001512	000000					
634					:ITEM 0		
635	001514	000000	000000	000000	.WORD	0,0,0,0	
636	001522	000000					
637					:ITEM 0		
638	001524	000000	000000	000000	.WORD	0,0,0,0	
639	001532	000000					
640					:ITEM 0		
641	001534	000000	000000	000000	.WORD	0,0,0,0	
642	001542	000000					
643					:ITEM 0		
644	001544	000000	000000	000000	.WORD	0,0,0,0	
645	001552	000000					
646					:ITEM 0		
647	001554	000000	000000	000000	.WORD	0,0,0,0	
648	001562	000000					
649					:ITEM 0		
650	001564	000000	000000	000000	.WORD	0,0,0,0	
651	001572	000000					
652					:ITEM 0		
653	001574	000000	000000	000000	.WORD	0,0,0,0	
654	001602	000000					
655					:ITEM 0		
656	001604	000000	000000	000000	.WORD	0,0,0,0	
657	001612	000000					
658					:ITEM 0		
659					:ITEM 0		
660	001614	000000	000000	000000	.WORD	0,0,0,0	
661	001622	000000					
662					:ITEM 0		
663	001624	000000	000000	000000	.WORD	0,0,0,0	
664	001632	000000					
665					:ITEM 0		
666	001634	000000	000000	000000	.WORD	0,0,0,0	
667	001642	000000					
668					:ITEM 0		
669	001644	000000	000000	000000	.WORD	0,0,0,0	
670	001652	000000					
671					:ITEM 0		
672	001654	000000	000000	000000	.WORD	0,0,0,0	
673	001662	000000					
674					:ITEM 0		
675	001664	000000	000000	000000	.WORD	0,0,0,0	
676	001672	000000					

677					:ITEM 0		
678	001674	000000	000000	000000	.WORD	0,0,0,0	
679	001702	000000					
680					:ITEM 0		
681	001704	000000	000000	000000	.WORD	0,0,0,0	
682	001712	000000					
683					:ITEM 0		
684	001714	000000	000000	000000	.WORD	0,0,0,0	
685	001722	000000					
686					:ITEM 0		
687	001724	000000	000000	000000	.WORD	0,0,0,0	
688	001732	000000					
689					:ITEM 0		
690	001734	000000	000000	000000	.WORD	0,0,0,0	
691	001742	000000					
692					:ITEM 0		
693	001744	000000	000000	000000	.WORD	0,0,0,0	
694	001752	000000					
695					:ITEM 0		
696	001754	000000	000000	000000	.WORD	0,0,0,0	
697	001762	000000					
698					:ITEM 0		
699	001764	000000	000000	000000	.WORD	0,0,0,0	
700	001772	000000					
701					:ITEM 0		
702	001774	000000	000000	000000	.WORD	0,0,0,0	
703	002002	000000					
704					:ITEM 0		
705	002004	000000	000000	000000	.WORD	0,0,0,0	
706	002012	000000					
707					:ITEM 0		
708	002014	000000	000000	000000	.WORD	0,0,0,0	
709	002022	000000					
710					:ITEM 0		
711	002024	000000	000000	000000	.WORD	0,0,0,0	
712	002032	000000					
713					:ITEM 0		
714	002034	000000	000000	000000	.WORD	0,0,0,0	
715	002042	000000					
716					:ITEM 0		
717	002044	000000	000000	000000	.WORD	0,0,0,0	
718	002052	000000					
719							
720					:ITEM 55		
721	002054	036670	050240	052226	.WORD	EM55,DH55,DT55,DF55	
722	002062	052010					
723					:ITEM 56		
724	002064	037034	050240	052226	.WORD	EM56,DH56,DT56,DF56	
725	002072	052010					
726					:ITEM 57		
727	002074	037201	050240	052226	.WORD	EM57,DH57,DT57,DF57	
728	002102	052010					
729					:ITEM 60		
730	002104	037323	050240	052226	.WORD	EM60,DH60,DT60,DF60	
731	002112	052010					
732					:ITEM 61		

733	002114	037447	050240	052226	.WORD	EM61,DH61,DT61,DF61
734	002122	052010				
735					:ITEM 62	
736	002124	037577	050240	052226	.WORD	EM62,DH62,DT62,DF62
737	002132	052010				
738					:ITEM 63	
739	002134	037725	050315	052240	.WORD	EM63,DH63,DT63,DF63
740	002142	052014				
741					:ITEM 64	
742	002144	040144	050417	052252	.WORD	EM64,DH64,DT64,DF64
743	002152	052014				
744					:ITEM 65	
745	002154	040343	050472	052262	.WORD	EM65,DH65,DT65,DF65
746	002162	052014				
747					:ITEM 66	
748	002164	040726	050574	052274	.WORD	EM66,DH66,DT66,DF66
749	002172	052014				
750					:ITEM 67	
751	002174	041010	050647	052252	.WORD	EM67,DH67,DT67,DF67
752	002202	052014				
753					:ITEM 70	
754	002204	041225	050647	052252	.WORD	EM70,DH70,DT70,DF70
755	002212	052014				
756					:ITEM 71	
757	002214	041503	050647	052252	.WORD	EM71,DH71,DT71,DF71
758	002222	052014				
759					:ITEM 72	
760	002224	041761	050647	052252	.WORD	EM72,DH72,DT72,DF72
761	002232	052014				
762					:ITEM 73	
763	002234	042203	050647	052252	.WORD	EM73,DH73,DT73,DF73
764	002242	052014				
765					:ITEM 74	
766	002244	042467	050647	052252	.WORD	EM74,DH74,DT74,DF74
767	002252	052014				
768					:ITEM 75	
769						
770	002254	042753	050744	052310	.WORD	EM75,DH75,DT75,DF75
771	002262	052021				
772					:ITEM 76	
773	002264	042753	050744	052324	.WORD	EM76,DH76,DT76,DF76
774	002272	052021				
775					:ITEM 77	
776	002274	043112	051041	052340	.WORD	EM77,DH77,DT77,DF77
777	002302	052026				
778					:ITEM 0	
779	002304	000000	000000	000000	.WORD	0,0,0,0
780	002312	000000				
781					:ITEM 0	
782	002314	000000	000000	000000	.WORD	0,0,0,0
783	002322	000000				
784					:ITEM 0	
785	002324	000000	000000	000000	.WORD	0,0,0,0
786	002332	000000				
787					:ITEM 0	
788	002334	000000	000000	000000	.WORD	0,0,0,0

789	002342	000000					
790						:ITEM 0	
791	002344	000000	000000	000000		.WORD	0,0,0,0
792	002352	000000					
793						:ITEM 0	
794	002354	000000	000000	000000		.WORD	0,0,0,0
795	002362	000000					
796						:ITEM 0	
797	002364	000000	000000	000000		.WORD	0,0,0,0
798	002372	000000					
799						:ITEM 0	
800	002374	000000	000000	000000		.WORD	0,0,0,0
801	002402	000000					
802						:ITEM 0	
803	002404	000000	000000	000000		.WORD	0,0,0,0
804	002412	000000					
805						:ITEM 0	
806	002414	000000	000000	000000		.WORD	0,0,0,0
807	002422	000000					
808						:ITEM 0	
809	002424	000000	000000	000000		.WORD	0,0,0,0
810	002432	000000					
811							
812						:ITEM 0	
813	002434	000000	000000	000000		.WORD	0,0,0,0
814	002442	000000					
815						:ITEM 0	
816	002444	000000	000000	000000		.WORD	0,0,0,0
817	002452	000000					
818						:ITEM 0	
819	002454	000000	000000	000000		.WORD	0,0,0,0
820	002462	000000					
821						:ITEM 0	
822	002464	000000	000000	000000		.WORD	0,0,0,0
823	002472	000000					
824						:ITEM 117	
825	002474	043250	050744	052324		.WORD	EM117,DH117,DT117,DF117
826	002502	052021					
827						:ITEM 120	
828	002504	043377	051065	052366		.WORD	EM120,DH120,DT120,DF120
829	002512	052040					
830						:ITEM 121	
831	002514	043612	051141	052456		.WORD	EM121,DH121,DT121,DF121
832	002522	052073					
833						:ITEM 122	
834	002524	044013	051203	052470		.WORD	EM122,DH122,DT122,DF122
835	002532	052077					
836						:ITEM 123	
837	002534	044143	051265	052470		.WORD	EM123,DH123,DT123,DF123
838	002542	052077					
839						:ITEM 124	
840	002544	044344	050121	052502		.WORD	EM124,DH124,DT124,DF124
841	002552	052103					
842						:ITEM 0	
843	002554	000000	000000	000000		.WORD	0,0,0,0
844	002562	000000					

845					:ITEM 0		
846	002564	000000	000000	000000	.WORD	0,0,0,0	
847	002572	000000					
848					:ITEM 127		
849	002574	044552	051435	052522	.WORD	EM127,DH127,DT127,DF127	
850	002602	052127					
851					:ITEM 130		
852	002604	044734	051477	052554	.WORD	EM130,DH130,DT130,DF130	
853	002612	052113					
854					:ITEM 131		
855					.WORD	EM131,DH131,DT131,DF131	
856	002614	045006	051555	052566			
857	002622	052132					
858					:ITEM 132		
859	002624	047120	051325	052522	.WORD	EM132,DH132,DT132,DF132	
860	002632	052113					
861					:ITEM 133		
862	002634	047257	051362	052532	.WORD	EM133,DH133,DT133,DF133	
863	002642	052117					
864					:ITEM 134		
865	002644	047431	051634	052614	.WORD	EM134,DH134,DT134,DF134	
866	002652	052144					
867					:ITEM 135		
868	002654	047577	051041	052634	.WORD	EM135,DH135,DT135,DF135	
869	002662	052153					
870					:ITEM 0		
871	002664	000000	000000	000000	.WORD	0,0,0,0	
872	002672	000000					
873					:ITEM 0		
874	002674	000000	000000	000000	.WORD	0,0,0,0	
875	002702	000000					
876					:ITEM 140		
877	002704	045233	047037	047106	.WORD	EM140,DH140,DT140,DF140	
878	002712	047102					
879					:ITEM 141		
880	002714	045574	047037	047106	.WORD	EM141,DH141,DT141,DF141	
881	002722	047102					
882					:ITEM 142		
883	002724	046134	047037	047106	.WORD	EM142,DH142,DT142,DF142	
884	002732	047102					
885					:ITEM 143		
886	002734	046476	047037	047106	.WORD	EM143,DH143,DT143,DF143	
887	002742	047102					
888					:ITEM 0		
889	002744	000000	000000	000000	.WORD	0,0,0,0	
890	002752	000000					
891					:ITEM 0		
892	002754	000000	000000	000000	.WORD	0,0,0,0	
893	002762	000000					
894					:ITEM 0		
895	002764	000000	000000	000000	.WORD	0,0,0,0	
896	002772	000000					
897					:ITEM 0		
898	002774	000000	000000	000000	.WORD	0,0,0,0	
899	003002	000000					
900					:ITEM 150		

```

901 003004 047762 051711 052662 .WORD EM150,DH150,DT150,DF150
902 003012 052165
903
904
905 003014 005037 001102 START: CLR $STNM
906 003020 012737 000340 177776 MOV #340,@#PS ;;LOCK OUT ALL INTERRUPTS
907 003026 012706 001100 MOV #SCMTAG,R6 ;;FIRST LOCATION TO BE CLEARED
908 003032 005026 CLR (R6)+ ;;CLEAR MEMORY LOCATION
909 003034 022706 001136 CMP #STKS,R6 ;;DONE?
910 003040 001374 BNE .-6 ;;LOOP BACK IF NO
911 003042 012706 001100 MOV #STACK,SP ;;SETUP THE STACK POINTER
912 003046 012737 027350 000020 MOV #SCOPE,@#IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
913 003054 012737 000340 000022 MOV #340,@#IOTVEC+2 ;;LEVEL 7
914 003062 012737 027632 000030 MOV #ERROR,@#EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
915 003070 012737 000340 000032 MOV #340,@#EMTVEC+2 ;;LEVEL 7
916 003076 012737 031004 000034 MOV #STRAP,@#TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
917 003104 012737 000340 000036 MOV #340,@#TRAPVEC+2;LEVEL 7
918 003112 012737 031064 000024 MOV #SPWRDN,@#PWVEC ;;POWER FAILURE VECTOR
919 003120 012737 000340 000026 MOV #340,@#PWVEC+2 ;;LEVEL 7
920 003126 013737 027244 027236 MOV $ENDCT,$EOPCT ;;SETUP END-OF-PROGRAM COUNTER
921 003134 005037 001274 CLR $TIMES ;;INITIALIZE NUMBER OF ITERATIONS
922 003140 005037 001276 CLR $ESCAPE ;;CLEAR THE ESCAPE ON ERROR ADDRESS
923 003144 112737 000001 001115 MOVB #1,$ERMAX ;;ALLOW ONE ERROR PER TEST
924 003152 012737 003152 001106 MOV #,$SLPADR ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
925 003160 012737 003160 001110 MOV #,$SLPERR ;;SETUP THE ERROR LOOP ADDRESS
926 003166 005227 177777 INC #-1 ;;FIRST TIME?
927 003172 001024 BNE 64$ ;;BRANCH IF NO
928 003174 022737 027314 000042 CMP #SENDAD,@#42 ;;ACT-11?
929 003202 001420 BEQ 64$ ;;BRANCH IF YES
930 003204 104400 003212 TYPE 65$ ;;TYPE ASCIZ STRING
931 003210 000415 BR 64$ ;;GET OVER THE ASCIZ
932 ;;65$: .ASCIZ <CRLF>'CEKBC-D 11/70 CACHE #1'<CRLF>
933 003244 64$:
934 ;THIS ROUTINE SAVES THE TOP 1500 (DEC) WORDS OF THE FIRST 28K OF
935 ;MEMORY. THESE LOCATIONS SHOULD CONTAIN EITHER THE MONITOR OR THE
936 ;LOADER WHICH LOADED THE PROGRAM. NOTE THAT TO RESTORE THIS PART
937 ;OF CORE, THAT IS TO RESTORE THE LOADER OR MONITOR, ALL THE USER
938 ;MUST DO IS TYPE ^C (CONTROL-C), WHILE THIS PROGRAM IS RUNNING.
939 ;THIS WILL AUTOMATICALLY RESTORE THE TOP PART OF MEMORY TO ITS STATE
940 ;BEFORE THIS PROGRAM WAS STARTED! AFTER THE MONITOR (OR LOADER) HAS BEEN
941 ;RESTORED THIS PROGRAM WILL HALT.
942
943
944 ;*** TEST FOR VARIOUS KB11 PROCESSORS ***
945
946 ;*THIS ROUTINE POLES THE RESULTS OF ATTEMPTS TO SET TO ONE
947 ;*CERTAIN CRITICAL BITS THAT ARE KNOWN TO BE OPERATIVE ON A KB11CM,
948 ;*OR KB11EM PROCESSOR. IF TWO OUT OF FOUR OF THE TESTS ARE
949 ;*POSITIVE THEN THE KB11CM OR KB11EM FLAG IS SET,IF LESS THAN TWO OF THE
950 ;*TESTS ARE POSITIVE THEN THE KB11E FLAG OR NO FLAG IS SET. THE DETERMINATION
951 ;*OF WHICH PAIR IS VALID IS BASED ON THE RESULTS OF EXECUTING AN MFPT OPCODE
952 ;*(OPCODE 7). IF THIS INSTRUCTION TRAPS THIS IS AN KB11CM OR
953 ;*A PLAIN 1170 (KB11-B OR KB11-C). IF THE INSTRUCTION DOES NOT TRAP THEN
954 ;*THIS IS A KB11-E OR KB11-EM.
955
956 003244 105037 001312 KBTST: CLRB @#KB11CM ;RESET THE MP FLAG
    
```

```

957 003250 005037 001310          CLR      @#KB11E      ;CLEAR KB11E AND KB11EM FLAGS
958 003254 012737 003512 000010    MOV      #MFPTTR,@#RESVEC ;SET UP TRAP ADDRESS FOR MFPT AT RESERV VECTOR
959 003262 000007          MFPT      ;EXECUTE MFPT. WILL TRAP ON 1170 (KB11B/C) OR
960                                ;KB11CM
961 003264 012737 000001 001310    MOV      #1,@#KB11E    ;HERE IF KB11E OR KB11EM. SET FLAG
962 003272 005037 177750          CLR      @#MAINT      ;CLEAR THE MAINTENANCE REGISTER
963 003276 005005          CLR      R5          ;RESET THE TEST COUNTER
964 003300 012700 177746          MOV      #CONTRL,R0   ;GET THE ADDRESS OF...
965 003304 012701 177750          MOV      #MAINT,R1    ;CCR,MAINT,AND MAPH00...
966 003310 012702 170202          MOV      #MAPH00,R2   ;AND PLACE IN R0-R2
967 003314 052710 040000          BIS      #BIT14,(R0)  ;TRY TO SET IVSS BIT
968 003320 032710 040000          BIT      #BIT14,(R0) ;DID IT SET?
969 003324 001403          BEQ     T2           ;NO,GO TO NEXT TEST
970 003326 042710 040000          BIC      #BIT14,(R0) ;CLEAR IT.
971 003332 005205          INC     R5           ;TEST IS POSITIVE
972 003334 052711 000001          BIS      #BIT0,(R1)  ;SET EDMA IN MAINT REGISTER
973 003340 032711 000001          BIT      #BIT0,(R1)
974 003344 001410          BEQ     T3
975 003346 052710 004000          BIS      #BIT11,(R0) ;TRY TO SET DMA IN CCR
976 003352 032710 004000          BIT      #BIT11,(R0)
977 003356 001403          BEQ     T3
978 003360 042710 004000          BIC      #BIT11,(R0)
979 003364 005205          INC     R5
980 003366 042711 000001          BIC      #BIT0,(R1)  ;MAKE SURE EDMA IS CLEAR
981 003372 052737 100000 172300    BIS      #BIT15,KIPDR0 ;TRY TO SET BYP ON A PDR
982 003400 032737 100000 172300    BIT      #BIT15,KIPDR0
983 003406 001404          BEQ     T4
984 003410 042737 100000 172300    BIC      #BIT15,KIPDR0
985 003416 005205          INC     R5
986 003420 052712 100000          BIS      #BIT15,(R2) ;TRY TO SET BYP ON UNIBUS MAP
987 003424 032712 100000          BIT      #BIT15,(R2)
988 003430 001403          BEQ     T.END
989 003432 042712 100000          BIC      #BIT15,(R2)
990 003436 005205          INC     R5
991 003440 022705 000002          T.END:  CMP      #2,R5    ;IS THE RESULT OF THE TEST >=2
992 003444 101021          BHI     2$           ;NO,THIS IT A KB11E OR KB11-B/C (11/70)
993 003446 005000          CLR     R0
994 003450 005037 177746          CLR     @#CONTRL
995 003454 013701 177746          MOV     @#CONTRL,R1
996 003460 001402          BEQ     4$
997 003462 005200          INC     R0
998 003464 001373          BNE     3$
999                                4$:
1000 003466 005737 001310          TST     @#KB11E      ;IS IS A KB11-E OR KB11-EM?
1001 003472 001404          BEQ     1$           ;BR IF NEITHER. MUST BE KB11CM
1002 003474 012737 000400 001310    MOV     #BIT8,@#KB11E ;SET UPPER BYTE (KB11-EM)
1003 003502 000402          BR      2$           ;DONE
1004 003504 105237 001312          1$:    INCB   @#KB11CM    ;YES, FLAG THIS AS A MODIFIED PROCESSOR
1005 003510 000403          2$:    BR      ENDKB     ;DONE DETERMINING WHICH CPU
1006
1007 003512          MFPTTR:
1008 003512 012716 003272          MOV     #T1,(SP)    ;HERE IF MFPT TRAPPED. SEE IF 1170 OR KB11CM
1009 003516 000002          RTI     ;SET UP RETURN ADDRESS FOR RTI
1010                                ;RETURN
1011 003520 005227 177777          ENDKB:  INC     #-1        ;FIRST TIME?
1012 003524 001026          BNE     100$        ;BR IF NO

```

1013	003526	104400	036351		TYPE	,MSG1	;<15><12>CPU UNDER TEST FOUND TO BE A
1014	003532	005737	001310		TST	@KB11E	:IS THIS A KB11-E OR KB11-EM?
1015	003536	001011			BNE	101\$:BR IF EITHER ONE
1016	003540	105737	001312		TSTB	@KB11CM	:IS IT A KB11CM
1017	003544	001003			BNE	1\$:BR IF IT IS
1018	003546	104400	036421		TYPE	,MSG3	:KB11-B/C<15><12>
1019	003552	000413			BR	100\$:SKIP OTHER MESSAGE
1020	003554	104400	036433	1\$:	TYPE	,MSG4	:KB-CM11<15><12>
1021	003560	000410			BR	100\$:SKIP CISP MESSAGE
1022	003562	105737	001310	101\$:	TSTB	@KB11E	:IS IT A KB11-E?
1023	003566	001403			BEQ	102\$:BR IF NOT, MUST BE KB11-EM
1024	003570	104400	036464		TYPE	,MSG5	:KB11-E<15><12>
1025	003574	000402			BR	100\$:SKIP KB11-EM MESSAGE
1026	003576	104400	036410	102\$:	TYPE	,MSG2	:KB11-EM<15><12>
1027	003602			100\$:			
1028							
1029							
1030							
1031	003602	052737	000200	031266	BIS	#BIT07,\$KT11	
1032	003610	004737	031220		JSR	PC,\$SIZE	
1033	003614	062737	000037	031604	ADD	#37,\$LSTBK	:ADJUST THE SIZE FOR PROPER
1034							:COMPARISON TO SIZE REGISTER
1035	003622	023737	177760	031604	CMP	@\$SIZELO,\$LSTBK	:SIZE REGISTER EQUAL TO ACTUAL SIZE?
1036	003630	001546			BEQ	OKSIZ	
1037	003632	104400	003640		TYPE	,65\$::TYPE ASCIZ STRING
1038	003636	000433			BR	64\$::GET OVER THE ASCIZ
1039					::65\$:	.ASCIZ	<15><12>/WARNING- THE SIZE OF MEMORY IS DIFFERENT FROM THAT/
1040	003726				64\$:		
1041	003726	104400	003734		TYPE	,67\$::TYPE ASCIZ STRING
1042	003732	000425			BR	66\$::GET OVER THE ASCIZ
1043					::67\$:	.ASCIZ	<15><12>/INDICATED BY THE SYSTEM SIZE REGISTER./
1044	004006				66\$:		
1045	004006	104400	004014		TYPE	,69\$::TYPE ASCIZ STRING
1046	004012	000421			BR	68\$::GET OVER THE ASCIZ
1047					::69\$:	.ASCIZ	<15><12>/ SIZEHI SIZELO ACTUAL/
1048	004056				68\$:		
1049	004056	104400	001305		TYPE	,\$SCRLF	
1050	004062	013746	177762		MOV	@\$SIZEHI,-(SP)	::SAVE @\$SIZEHI FOR TYPEOUT
1051	004066	104404			TYPOS		::GO TYPE--OCTAL ASCII
1052	004070	006			.BYTE	6	::TYPE 6 DIGIT(S)
1053	004071	000			.BYTE	0	::SUPPRESS LEADING ZEROS
1054	004072	104400	004100		TYPE	,71\$::TYPE ASCIZ STRING
1055	004076	000404			BR	70\$::GET OVER THE ASCIZ
1056					::71\$:	.ASCIZ	/ /
1057	004110				70\$:		
1058	004110	013746	177760		MOV	@\$SIZELO,-(SP)	::SAVE @\$SIZELO FOR TYPEOUT
1059	004114	104404			TYPOS		::GO TYPE--OCTAL ASCII
1060	004116	006			.BYTE	6	::TYPE 6 DIGIT(S)
1061	004117	000			.BYTE	0	::SUPPRESS LEADING ZEROS
1062	004120	104400	004126		TYPE	,73\$::TYPE ASCIZ STRING
1063	004124	000404			BR	72\$::GET OVER THE ASCIZ
1064					::73\$:	.ASCIZ	/ /
1065	004136				72\$:		
1066	004136	013746	031604		MOV	\$_LSTBK,-(SP)	::SAVE \$_LSTBK FOR TYPEOUT
1067	004142	104404			TYPOS		::GO TYPE--OCTAL ASCII
1068	004144	006			.BYTE	6	::TYPE 6 DIGIT(S)

```

1069 004145 000
1070 004146
1071
1072
1073 004146 005237 032516
1074 004152 001013
1075
1076 004154 013737 000060 032514
1077
1078 004162 012700 002734
1079 004166 012701 052700
1080 004172 012702 160000
1081 004176 014221
1082 004200 077002
1083 004202 012737 000044 177770
1084
1085
1086 004210 012737 032362 000060
1087 004216 012737 000340 000062
1088 004224 005077 174710
1089 004230 152777 000100 174700
1090
1091 004236 012737 031726 000004
1092 004244 012737 031754 000114
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102 004252 000004
1103 004254 012737 000040 001274
1104 000001
1105
1106 004262 012737 004626 032100
1107
1108 004270 113737 001102 001224
1109 004276 012737 031754 000114
1110 004304 012701 032310
1111 004310 012700 000014
1112 004314 005021
1113 004316 077002
1114 004320 013737 000004 004376
1115 004326 012737 004400 000004
1116
1117 004334 012700 177740
1118 004340 012737 004346 001110
1119
1120 004346 000240
1121 004350 005710
1122
1123
1124 004352 062700 000002

OXSIZ: .BYTE 0 ;:SUPPRESS LEADING ZEROS

*****
LOOP: INC MONF ;:INCREMENT THE FLAG WHICH INDICATES
      BNE TOP ;:WHETHER OR NOT THE TOP OF MEMORY
      ;:IN THE FIRST 28K HAS BEEN SAVED.
      MOV @TKVEC,MONTTY ;:SAVE THE INITIAL CONTENTS OF THE TTY KEYBOARD
      ;:VECTOR.
      MOV #^D1500,R0 ;:IF NOT THEN SAVE IT.
      MOV #BOTTOM+4,R1 ;:SAVE IT AT THE BOTTOM OF THIS PROGRAM.
      MOV #160000,R2 ;:GET THE ADDRESS OF THE END OF THE MONITOR.
1$: MOV -(R2),(R1)+ ;:SAVE 1500 (DEC) LOCATIONS (WORDS)
     SOB RO,1$
TOP: MOV #44,@#177770 ;:SET TO SYNC SCOPE (OSCILLOSCOPE)
     ;:ON A NOP INSTRUCTION.

MOV #RESMON,@TKVEC ;:SET UP THE KEYBORD INTERRUPT VECTOR.
MOV #340,@TKVEC+2
CLR @STKB ;:MAKE SURE THE BUFFER IS CLEAR
BISB #BIT6,@STKS ;:TURN ON INTERRUPT ENABLE FOR THE KEYBOARD.

MOV #CPSPUR,@ERRVEC ;:SET UP FOR UNEXPECTED ERRORS.
MOV #SPUR,@CACHVEC

*****
*TEST 1 CACHE REGISTERS RESPONSE TEST
*
*REFERENCE EACH CACHE REGISTER MAKING SURE SUCH
*REFERENCES DO NOT TIME OUT.
*
*****
TST1: SCOPE
      MOV #40,$TIMES ;:DO 40 ITERATIONS
JA=$TN-1
      MOV #TST2,SKAD ;:SET THE SKAD REGISTER
      ;:IN CASE THE TEST ABORTS.
      MOVB $TSTN,$TMP0
      MOV #SPUR,@CACHVEC ;:EXPECT NO PARITY ERRORS.
      MOV #LOAFLG,R1 ;:CLEAR THE REGISTER FLAGS
      MOV #14,R0
64$: CLR (R1)+
     SOB RO,64$
      MOV @ERRVEC,JATMP ;:SAVE THE OLD CONTENTS OF VECTOR ERRVEC.
      MOV #JAERR,@ERRVEC ;:SET UP THE TIME OUT
      ;:VECTOR
      MOV #LOADRS,R0
      MOV #JA1,$LPERR
JA1: NOP ;:FOR SCOPING WITH AN OSCILLOSCOPE'
     TST (R0) ;:REFERENCE EACH CACHE REGISTER
     ;:MAKING SURE EACH DOESN'T TIME OUT.
JA2: ADD #2,RC
    
```



```

1125 004356 020027 177752          CMP      RO,#HITMIS
1126 004362 101771          BLOS     JA1
1127
1128 004364 013737 004376 000004 JA3:     MOV      JATMP,@#ERRVEC ;RESET THE CPU TRAP VECTOR.
1129 004372 000137 004622          JMP      JADONE
1130
1131 004376 000000          JATMP:   .WORD 0 ;SAVE THE OLD CONTENTS OF
1132                                     ;VECTOR ERRVEC HERE.
1133
1134 004400 032737 000020 177766 JAERR:   BIT      #20,@#CPUERR
1135 004406 001005          BNE     JAERR1 ;MAKE SURE THE ERROR
1136 004410 013737 004376 000004 JAERR0:  MOV      JATMP,@#ERRVEC ;IF NOT RESET VECTOR ERRVEC AND GO TO
1137 004416 000177 173362          JMP      @ERRVEC ;THE ROUTINE WHICH HANDLES CPU ERRORS.
1138 004422 021627 004352          JAERR1:  CMP      (SP),#JA2 ;OTHERWISE REPORT THE FACT THAT A CACHE
1139 004426 001370          BNE     JAERR0 ;REGISTER REFERENCE TIMED OUT!
1140 004430 012637 001226          MOV      (SP)+,$TMP1
1141 004434 005726          TST     (SP)+
1142 004436 010037 001232          MOV      RO,$TMP3
1143 004442 012737 000077 001234          MOV      #77,$TMP4
1144 004450 020027 177740          CMP      RO,#LOADRS
1145 004454 001005          BNE     JAERR2
1146 004456 012737 177777 032310          MOV      #-1,LOAFLG
1147 004464 104055          1$:     ERROR   55 ;CACHE REGISTER RESPONSE TEST FAILED
1148 004466 000451          BR      JAERR9
1149
1150 004470 020027 177742          JAERR2:  CMP      RO,#HIADRS
1151 004474 001005          BNE     JAERR3
1152 004476 012737 177777 032312          MOV      #-1,HIAFLG
1153 004504 104056          1$:     ERROR   56 ;CACHE REGISTER RESPONSE TEST FAILED
1154 004506 000441          BR      JAERR9
1155
1156 004510 020027 177744          JAERR3:  CMP      RO,#MEMERR
1157 004514 001005          BNE     JAERR4
1158 004516 012737 177777 032314          MOV      #-1,MMRFLG
1159 004524 104057          1$:     ERROR   57 ;CACHE REGISTER RESPONSE TEST FAILED
1160 004526 000431          BR      JAERR9
1161
1162 004530 020027 177746          JAERR4:  CMP      RO,#CONTRL
1163 004534 001005          BNE     JAERR5
1164 004536 012737 177777 032316          MOV      #-1,CONFLG
1165 004544 104060          1$:     ERROR   60 ;CACHE REGISTER RESPONSE TEST FAILED
1166 004546 000421          BR      JAERR9
1167
1168 004550 020027 177750          JAERR5:  CMP      RO,#MAINT
1169 004554 001005          BNE     JAERR6
1170 004556 012737 177777 032320          MOV      #-1,MANFLG
1171 004564 104061          1$:     ERROR   61 ;CACHE REGISTER RESPONSE TEST FAILED
1172 004566 000411          BR      JAERR9
1173
1174 004570 020027 177752          JAERR6:  CMP      RO,#HITMIS
1175 004574 001005          BNE     JAERR7
1176 004576 012737 177777 032322          MOV      #-1,HIMFLG
1177 004604 104062          1$:     ERROR   62 ;CACHE REGISTER RESPONSE TEST FAILED
1178 004606 000401          BR      JAERR9
1179
1180 004610 000000          JAERR7:  HALT ;???

```

```

1181
1182 004612 005037 177766      JAFRR9: CLR      @#CPUERR
1183 004616 000137 004352      JMP      JA2
1184
1185 004622 005037 177766      JADONE: CLR      @#CPUERR      ;DONE!
1186
1187      ;*****
1188      ;*TEST 2      CACHE REGISTERS DATA PATH, READ ZEROES TEST
1189      ;*
1190      ;*THIS TEST CHECKS THE ABILITY OF THE CACHE REGISTER
1191      ;*DATA PATHS TO PASS 0'S BY FIRST WRITING THEN READING
1192      ;*0'S AT THE CONTROL AND MAINTENANCE REGISTERS.
1193      ;*
1194      ;*****
1195 004626 000004      TST2:  SCOPE
1196      000002      JB=$TN-1
1197
1198 004630 012737 004770 032100      MOV      #TST3,SKAD      ;SET THE SKAD REGISTER
1199      ;IN CASE THE TEST ABORTS.
1200 004636 113737 001102 001224      MOV      $TSTNM,$TMP0
1201 004644 012737 031754 000114      MOV      #SPUR,@#CACHVEC
1202 004652 005001      CLR      R1      ;;INITIALIZE
1203
1204 004654 104432      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1205 004656 104434      SKPBMMN    ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
1206 004660 012737 004666 001110      MOV      #JB1,$LPERR
1207 004666 005037 177746      JB1:     CLR      @#CONTRL      ;WRITE ZEROES
1208 004672 000240      NOP
1209 004674 013700 177746      1$:     MOV      @#CONTRL,R0      ;FOR SCOPING WITH AN OSCILLOSCOPE!
1210 004700 005700      TST      R0      ;READ,ZEROES
1211 004702 001432      BEQ      JBDONE
1212 004704 005201      INC      R1
1213 004706 001372      BNE      1$      ;;ON A PDP 11/ 74 WAIT
1214      ;FOR THE VCIP BIT IN CACHE CONT.
1215      ;REG TO CLEAR, IN CASE A FLUSH
1216      ;WAS INITIATED BY CLEARING VSIU BIT
1217      ;IN CACHE CONT. REG (ABOVE)
1217 004710 005037 177750      JB2:     CLR      @#MAINT
1218 004714 013701 177750      MOV      @#MAINT,R1
1219 004720 005701      TST      R1
1220 004722 001414      BEQ      JBERR2
1221
1222 004724      JBERR1:      ;BOTH READ ZEROES FAILED.
1223 004724 010037 001230      MOV      R0,$TMP2
1224 004730 010137 001232      MOV      R1,$TMP3
1225 004734 104063      1$:     ERROR    63
1226 004736 012737 177777 032316      MOV      #-1,CONFLG      ;SIGNAL BAD REGISTERS
1227 004744 012737 177777 032320      MOV      #-1,MANFLG
1228 004752 000406      BR       JBDONE
1229
1230 004754      JBERR2:      ;ONLY THE READ OF THE
1231 004754 010037 001230      MOV      R0,$TMP2      ;CONTROL REGISTER FAILED.
1232 004760 104064      1$:     ERROR    64
1233 004762 012737 177777 032316      MOV      #-1,CONFLG
1234
1235 004770      JBDONE:      ;DONE!!
1236
    
```

1237
 1238
 1239
 1240
 1241
 1242
 1243
 1244
 1245
 1246
 1247
 1248
 1249
 1250 004770 000004
 1251 004772 012737 000040 001274
 1252 000003
 1253
 1254 005000 012737 005132 032100
 1255
 1256 005006 113737 001102 001224
 1257
 1258
 1259 005014 104426
 1260 005016 104430
 1261 005020 012737 177777 177744
 1262 005026 012737 005034 001110
 1263
 1264 005034 000240
 1265 005036 013700 177740
 1266 005042 013701 177742
 1267 005046 022700 177740
 1268 005052 001003
 1269 005054 022701 000003
 1270 005060 001424
 1271
 1272 005062 012737 005100 001226
 1273 005070 010037 001230
 1274 005074 010137 001232
 1275 005100 104065
 1276 005102 022700 000003
 1277 005106 001403
 1278 005110 012737 177777 032310
 1279 005116 022700 177740
 1280 005122 001403
 1281 005124 012737 177777 032312
 1282
 1283 005132
 1284
 1285
 1286
 1287
 1288
 1289
 1290
 1291
 1292

```

*****
*TEST 3          CACHE REGISTERS DATA PATH, READ ONES TEST
*
*THIS TEST PERFORMS A READ OF BOTH THE HIGH ORDER AND
*LOW ORDER ERROR ADDRESS REGISTER. THIS IS DONE TO MAKE
*SURE THAT THE REGISTERS' DATA PATHS CAN PASS ONES. NOTE THAT
*THE LOW ORDER ADDRESS REGISTER SHOULD CONTAIN A
*177740 AND THE HIGH ORDER REGISTER SHOULD CONTAIN
*000003; THIS LEAVES THE DATA PATH LINE'S BITS 2,3 AND 4
*UNTESTED FOR THEIR AVAILITY TO PASS ONES. THIS WILL
*BE CHECKED IN THE COUNT PATTERN TST4.
*
*****
TST3:  SCOPE
      MOV      #40,$TIMES          ;;DO 40 ITERATIONS
JC-$TN-1
      MOV      #TST4,$SKAD        ;SET THE SKAD REGISTER
                                      ;IN CASE THE TEST ABORTS.
      MOVB    $TSTNM,$TMP0
      SKPBAD   ;IF THE ERROR ADDRESS REG IS BAD SKIP THIS TEST.
      SKPBER   ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
      MOV      #-1,@MEMERR        ;MAKE SURE THE ERROR REGISTERS ARE UNLOCKED
      MOV      #JC1,$LPERR
JC1:   NOP
      MOV      @#LOADRS,R0
      MOV      @#HIADRS,R1        ;READ THE REGISTERS.
      CMP      #177740,R0
      BNE      JCERR1
JC2:   CMP      #3,R1
      BEQ      JCDONE
JCERR1: MOV      #1,$TMP1          ;BAD DATA WAS READ FROM THEM!!
      MOV      R0,$TMP2
      MOV      R1,$TMP3
1$:   ERROR    65
      CMP      #3,R0
      BEQ      2$
      MOV      #-1,LOAFLG
2$:   CMP      #177740,R0
      BEQ      JCDONE
      MOV      #-1,HIAFLG
JCDONE: ;DONE.

```

```

*****
*TEST 4          CACHE CONTROL REGISTER COUNT PATTERN TEST
*
*THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL
*REGISTER FOR THE PURPOSE OF CHECKING OUT THE
*DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE
*DATA PATHS LINES.

```

```

1293
1294
1295 005132 000004
1296 005134 012737 000004 001274
1297
1298          000004
1299
1300 005142 012737 005332 032100
1301
1302 005150 113737 001102 001224
1303
1304
1305 005156 104432
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315 005160 012700 177746
1316 005164 005010
1317 005166 012702 000077
1318 005172 010210
1319 005174 011001
1320 005176 042701 177700
1321 005202 020201
1322 005204 001040
1323 005206 077207
1324 005210 005010
1325 005212 105737 001311
1326 005216 001003
1327 005220 105737 001312
1328 005224 001442
1329 005226 012702 001000
1330 005232 010210
1331 005234 011001
1332 005236 001423
1333 005240 052737 000001 177750
1334 005246 072227 000002
1335 005252 010210
1336 005254 011001
1337 005256 001413
1338 005260 072227 000002
1339 005264 010210
1340 005266 011001
1341 005270 001406
1342 005272 006302
1343 005274 010210
1344 005276 011001
1345 005300 001402
1346 005302 005010
1347 005304 000412
1348

:
:*****
TST4:  SCOPE
      MOV    #4,$TIMES      ;;DO 4 ITERATIONS

JD=$TN-1

      MOV    #TST5,SKAD     ;SET THE SKAD REGISTER
                          ;IN CASE THE TEST ABORTS.

      MOVB   $TSTNM,$TMP0

      SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.

:
:*****
:TEST 4      CACHE CONTROL REGISTER PATTERN TEST
:THIS TEST RUNS A COUNT PATTERN THROUGH THE LOWER 6 BITS OF THE CACHE CONTROL REGISTER
:FOR THE PURPOSE OF CHECKING OUT THE DATA RELIABILITY OF THE REGISTER.
:IF THE PROCESSOR HAS BEEN MODIFIED FOR MULTI PROCESSOR OPERATION THE BITS BETWEEN
:15 AND 9, THAT ARE READ/WRITE, ARE TESTED ON AN INDIVIDUAL BASIS (KB11-EM AND
:11/74 ).
:*****
      MOV    #CONTRL,R0     ;ADDRESS OF CONTRL TO R0
      CLR    (R0)           ;CLEAR CLR
      MOV    #77,R2         ;INITIALIZE TEST PATTERN
SBT1:  MOV    R2,(R0)       ;WRITE IT
      MOV    (R0),R1       ;READ IT BACK
      BIC    #177700,R1    ;IGNORE <15:6>
      CMP    R2,R1         ;ARE THEY THE SAME?
      BNE   JDERR1        ;NO
SBT1.2: SOB   R2,SBT1     ;YES, ITERATE
      CLR    (R0)         ;DONE WITH SUBTEST
      TSTB   KB11EM       ;IS THIS A KB11-EM PROCESSOR?
      BNE   ST2           ;BR IF YES
      TSTB   KB11CM       ;IS THIS A MODIFIED PROCESSOR (KB11CM)?
      BEQ   JDDONE        ;NO, GO TO END OF TEST.
ST2:  MOV    #BIT9,R2     ;MARCH A BIT ACROSS THE REMAINING FIELDS
      MOV    R2,(R0)       ;WRITE
      MOV    (R0),R1       ;READ BACK
      BEQ   JDERR1        ;ERROR
      BIS    #BIT0,@MAINT ;ALLOW THE DMPA BIT (CCR<11>) TO BE SET
      ASH   #2,R2         ;SHIFT LEFT TWO
      MOV    R2,(R0)       ;WRITE DMPA
      MOV    (R0),R1       ;READ BACK
      BEQ   JDERR1        ;BAD.
      ASH   #2,R2         ;SET UP TO TEST...
      MOV    R2,(R0)       ;VSIU
      MOV    (R0),R1
      BEQ   JDERR1
      ASL   R2            ;NOW TEST...
      MOV    R2,(R0)       ;IVSS
      MOV    (R0),R1
      BEQ   JDERR1        ;ERROR
      CLR   (R0)         ;DONE WITH TEST
      BR    JDDONE
    
```

```

1349 005306 010237 001230 JDERR1: MOV R2,$TMP2 ;REPORT THE ERROR
1350 005312 010137 001232 MOV R1,$TMP3
1351 005316 010237 001234 MOV R2,$TMP4
1352 005322 104066 ERROR 66
1353 005324 012737 177777 032316 MOV #-1,CONFLG
1354 005332 JDDONE:
1355
1356
1357 ::*****
1358 :*TEST 5 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST
1359 :*
1360 :*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
1361 :*CONTRL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE
1362 :*FLOATED THROUGH THE HIT/MISS REGISTER.
1363 :*
1364 :*****
1365 005332 000004 TST5: SCOPF
1366 005334 012737 000040 001274 MOV #40,$TIMES ;;DO 40 ITERATIONS
1367 000005 KB=$TN-1
1368 ;SET THE SKAD REGISTER
1369 005342 012737 005664 032100 MOV #TST6,SKAD ;IN CASE THE TEST ABORTS.
1370
1371 005350 113737 001102 001224 MOVB $TSTNM,$TMP0
1372
1373
1374 005356 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1375 005360 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1376 005362 005037 005554 CLR KBFLG
1377 005366 012737 000014 177746 KB1: MOV @MOM1,@CONTRL ;FORCE MISSES TO BOTH GROUPS.
1378 005374 012737 005366 001110 MOV #KB1,$LPERR
1379
1380 005402 012700 005412 MOV #KB2,R0
1381 005406 012701 000020 MOV #20,R1
1382 005412 005720 KB2: TST (R0)+
1383 005414 077102 SOB R1,KB2
1384 005416 000240 NOP ;GET SIX FORCED MISSES.
1385 005420 000240 NOP
1386 005422 000240 NOP
1387 005424 000240 NOP
1388 005426 013702 177752 MOV @HITMIS,R2 ;SHOULD HAVE REGISTERED
1389 005432 001051 BNE KBERR1 ;SIX MISSES.
1390
1391 005434 012737 005434 001110 KB3: MOV #KB3,$LPERR
1392 005442 012737 000054 177746 MOV #STMOM1,@CONTRL ;SELECT GROUP ONE, MISS GROUP
1393 005450 012700 005460 MOV #KB4,R0 ;ZERO AND GROUP ONE.
1394 005454 012701 000020 MOV #20,R1
1395 005460 005720 KB4: TST (R0)+
1396 005462 077102 SOB R1,KB4
1397 005464 000240 NOP
1398 005466 000240 NOP
1399 005470 000240 NOP
1400 005472 000240 NOP
1401 005474 013702 177752 MOV @HITMIS,R2 ;SHOULD HAVE SIX MISSES.
1402 005500 001035 BNE KBERR2
1403
1404 005502 012737 005502 001110 KB5: MOV #KB5,$LPERR

```

```

1405 005510 012737 000034 177746      MOV    #SOMOM1,@#CONTRL      ;SELECT GROUP 0, MISS GROUP 0
1406 005516 012700 005526      MOV    #KB6,R0              ;AND GROUP 1.
1407 005522 012701 000020      MOV    #20,R1
1408 005526 005720      KB6:   TST    (R0)+
1409 005530 077102      SOB    R1,KB6
1410 005532 000240      NOP
1411 005534 000240      NOP
1412 005536 000240      NOP
1413 005540 000240      NOP
1414 005542 013702 177752      MOV    @#HITMIS,R2          ;SHOULD HAVE SIX MISSES.
1415 005546 001021      BNE    KBERR3
1416 005550 000137 005626      JMP    KBDONE

```

```

1417
1418
1419 005554 000000      KBFLG: .WORD 0              ;ERROR FLAG.
1420

```

```

1421 005556      KBERR1:      ;GOT HITS WHILE FORCING
1422 005556 010237 001230      MOV    R2,$TMP2            ;MISSES TO BOTH GROUPS.

```

```

1423 005562 104072      1$:   ERROR 72
1424 005564 052737 000001 005554      BIS    #BIT0,KBFLG
1425 005572 000720      BR

```

```

1426 005574      KBERR2:      ;GO HITS WHILE FORCING
1427 005574 010237 001230      MOV    R2,$TMP2            ;MISSES TO BOTH GROUPS
1428 005600 104073      1$:   ERROR 73            ;AND SELECTING GROUP 1

```

```

1429 005602 052737 000002 005554      BIS    #BIT1,KBFLG
1430 005610 000734      BR

```

```

1431 005612      KBERR3:      ;GO HITS WHILE FORCING
1432 005612 010237 001230      MOV    R2,$TMP2            ;MISSES TO BOTH GROUPS
1433 005616 104074      1$:   ERROR 74            ;AND SELECTING GROUP 0.

```

```

1434 005620 052737 000004 005554      BIS    #BIT2,KBFLG
1435

```

```

1436 005626 005037 177746      KBDONE: CLR    @#CONTRL
1437 005632 022737 000007 005554      CMP    #7,KBFLG           ;IF THE TEST DETECTED
1438 005640 001003      BNE    KBD2               ;HITS FOR ALL OF THE
1439 005642 012737 177777 032336      MOV    #-1,HIMFL2        ;THREE CONDITION USED IN

```

```

1440
1441
1442
1443 005650 005737 005554      KBD2:   TST    KBFLG
1444 005654 001403      BEQ    KBD3
1445 005656 012737 177777 032332      MOV    #-1,CONFL2
1446
1447 005664      KBD3:

```

```

1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460

```

```

:*****
:*TEST 6          CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST
:*
:*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
:*THE FORCE MISS BITS OF THE CONTROL REGISTER.
:*WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE
:*POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE
:*SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME.
:*BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET
:*IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE
:*FORCE SELECT BIT IS SET FOR THE OTHER GROUP.
:*

```

```

1461 .....
1462 005664 000004 TST6: SCOPE
1463 005666 012737 000040 001274 MOV #40,$TIMES ;;DO 40 ITERATIONS
1464 000006 KA=$TN-1
1465 ;SET THE SKAD REGISTER
1466 005674 012737 006234 032100 MOV #TSI7,SKAD ;IN CASE THE TEST ABORTS.
1467
1468 005702 113737 001102 001224 MOVB $TSTNM,$TMP0
1469
1470
1471 005710 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1472 005712 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1473 005714 005037 006120 CLR KAFLG
1474 005720 005037 177746 KA1: CLR @#CONTRL ;BOTH GROUPS ENABLED.
1475 005724 012737 005720 001110 MOV #KA1,$LPERR
1476 005732 012700 005742 MOV #KA2,R0
1477 005736 012701 000020 MOV #20,R1
1478
1479 005742 005720 KA2: TST (R0)+ ;SET UP HITS IN BOTH
1480 005744 077102 SOB R1,KA2 ;GROUPS
1481 005746 000240 NOP
1482 005750 000240 NOP
1483 005752 000240 NOP
1484 005754 000240 NOP
1485 005756 013702 177752 MOV @#HITMIS,R2 ;SHOULD HAVE ALL HITS.
1486 005762 022702 000077 CMP #77,R2
1487 005766 001055 BNE KAERR1
1488
1489 005770 012737 005770 001110 KA3: MOV #KA3,$LPERR
1490 005776 012737 000044 177746 MOV #S1M0,@#CONTRL ;DISABLE GROUP ZERO.
1491 006004 012700 006014 MOV #KA4,R0
1492 006010 012701 000020 MOV #20,R1
1493 006014 005720 KA4: TST (R0)+ ;SET UP HITS IN GROUP 1
1494 006016 077102 SOB R1,KA4
1495 006020 000240 NOP
1496 006022 000240 NOP
1497 006024 000240 NOP
1498 006026 000240 NOP
1499 006030 013702 177752 MOV @#HITMIS,R2 ;SHOULD HAVE ALL HITS.
1500 006034 022702 000077 CMP #77,R2
1501 006040 001037 BNE KAERR2
1502 006042 012737 006042 001110 KA5: MOV #KA5,$LPERR
1503 006050 012737 000030 177746 MOV #S0M1,@#CONTRL ;DISABLE GROUP ONE.
1504 006056 012700 006066 MOV #KA6,R0
1505 006062 012701 000020 MOV #20,R1
1506 006066 005720 KA6: TST (R0)+ ;SET UP HITS IN GROUP ZERO.
1507 006070 077102 SOB R1,KA6
1508 006072 000240 NOP
1509 006074 000240 NOP
1510 006076 000240 NOP
1511 006100 000240 NOP
1512 006102 013702 177752 MOV @#HITMIS,R2 ;SHOULD HAVE SIX HITS.
1513 006106 022702 000077 CMP #77,R2
1514 006112 001021 BNE KAERR3
1515 006114 000137 006172 JMP KADONE
1516

```

```

1517 006120 000000 KAFLG: .WORD 0 ;ERROR FLAG.
1518
1519 006122 KAERR1: ;FAILED TO GET HITS
1520 006122 010237 001230 ;WITH THE CONTROL
1521 006126 104067 ;REGISTER CLEAR!
1522 006130 052737 000001 006120 1$: MOV R2,$TMP2
1523 006136 000714 BR #BIT0,KAFLG
1524 006140 KAERR2: ;FAILED TO GET HITS
1525 006140 010237 001230 ;WITH THE CONTROL REGISTER
1526 006144 104070 1$: MOV R2,$TMP2 ;SET TO FORCE SELECT GROUP
1527 006146 052737 000002 006120 BR 70 ;ONE FORCE MISS GROUP ZERO.
1528 006154 000732 BIS #BIT1,KAFLG
1529 006156 BR KA5
1530 006156 010237 001230 KAERR3: ;FAILED TO GET HITS
1531 006162 104071 1$: MOV R2,$TMP2 ;WITH THE CONTROL REGISER
1532 006164 052737 000004 006120 BIS #BIT2,KAFLG ;SET TO FORCE SELECT GROUP
1533 006172 005037 177746 KADONE: CLR @#CONTRL ;ZERO AND FORCE MISS GROUP ONE.
1534 006176 022737 000007 006120 CMP #7,KAFLG
1535 006204 001004 BNE KAD2 ;IF THE TEST FAILED FOR ALL
1536 006206 012737 177777 032322 MOV #-1,HIMFLG ;THREE CONDITIONS OF THE
1537 006214 000407 BR KAD3 ;CONTROL REGISTER SIGNAL
1538 ;A BAD HIT/MISS REGISTER.
1539 006216 032737 000006 006120 KAD2: BIT #6,KAFLG ;IF THE TEST FAILED ONLY WHEN
1540 006224 001403 BEQ KAD3 ;THE CONTROL REGISTER WAS SET
1541 006226 012737 177777 032332 MOV #-1,CONFL2 ;SIGNAL A BAD CONTROL REGISTER.
1542 006234 KAD3: ;DONE!!

```

```

1543
1544
1545 ;*****
1546 ;*TEST 7 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 0 TEST
1547 ;*
1548 ;*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
1549 ;*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS
1550 ;*MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE
1551 ;*HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
1552 ;*IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING
1553 ;*SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS
1554 ;*IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE
1555 ;*MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS'
1556 ;*HIT IN GROUP ZERO CAN BE FORCED TO A MISS.
1557 ;*
1558 ;*****

```

```

1559 006234 000004 TST7: SCOPE
1560 006236 012737 000040 001274 MOV #40,$TIMES ;:DO 40 ITERATIONS
1561 000007 KD=$TN-1
1562 ;SET THE SKAD REGISTER
1563 006244 012737 006564 032100 MOV #TST10,SKAD ;IN CASE THE TEST ABORTS.
1564
1565 006252 113737 001102 001224 MOVB $TSTNM,$TMP0
1566 006260 012737 031754 000114 MOV #SPUR,@#CACHVEC ;EXPECT NO ERRORS.
1567
1568 006266 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1569 006270 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1570
1571 006272 012700 006562 K1D: MOV #KTMP2D,R0 ;DETERMINE THE TEST LOCATIONS.
1572 006276 042700 176003 BIC #176003,R0

```


1573	006302	010001				MOV	R0,R1	
1574	006304	062701	140000			ADD	#TESTR1,R1	
1575	006310	010137	001244			MOV	R1,\$TMP10	
1576	006314	005037	001246			CLR	\$TMP11	
1577	006320	010002				MOV	R0,R2	
1578	006322	062702	142000			ADD	#TESTR2,R2	
1579	006326	010237	001250			MOV	R2,\$TMP12	
1580	006332	005037	001252			CLR	\$TMP13	
1581								
1582	006336	012737	000044	177746	K2D:	MOV	#\$S1M0,@#CONTRL	:MAKE (R1) A HIT IN
1583	006344	005711				TST	(R1)	:GROUP GRM.
1584	006346	005711				TST	(R1)	
1585	006350	032737	000010	177752		BIT	#10,@#HITMIS	
1586	006356	001007				BNE	K3D	
1587								
1588								:REPORT ERROR, UNABLE
1589	006360	012737	000001	001230		MOV	#1,\$TMP2	:GET A HIT IN GROUP GRM.
1590	006366	012737	000044	001232		MOV	#\$S1M0,\$TMP3	
1591	006374	104075			1\$:	ERROR	75	
1592								
1593	006376	012703	000030		K3D:	MOV	#\$S0M1,R3	
1594	006402	042703	000017			BIC	#17,R3	
1595	006406	010337	177746			MOV	R3,@#CONTRL	:FORCE SELECT GROUP GRS.
1596	006412	005712				TST	(R2)	:MAKE (R2) A HIT IN GROUP
1597	006414	005712				TST	(R2)	:GRS.
1598	006416	032737	000010	177752		BIT	#10,@#HITMIS	
1599	006424	001006				BNE	K4D	
1600								:IF NOT, ERROR UNABLE TO
1601								:GET A HIT IN GROUP 0
1602	006426	010337	001232			MOV	R3,\$TMP3	
1603	006432	104076			1\$:	ERROR	76	
1604	006434	012737	177777	032332		MOV	#-1,CONFL2	
1605								
1606	006442	005037	177746		K4D:	CLR	@#CONTRL	:NOW MAKE SURE (R1) IS
1607	006446	000240				NOP		:FOR SCOPING WITH AN OSCILLOSCOPE!
1608	006450	005711				TST	(R1)	:STILL A HIT IN GROUP
1609	006452	032737	000010	177752		BIT	#10,@#HITMIS	:1, THAT IS MAKE SURE
1610	006460	001010				BNE	K5D	:GROUP 1 WASN'T WRITTEN
1611								:WHILE FORCE SELECTING
1612								:GROUP GRS.
1613	006462	012737	000001	001230		MOV	#1,\$TMP2	
1614	006470	012737	000000	001232		MOV	#0,\$TMP3	
1615	006476	104077			1\$:	ERROR	77	
1616	006500	000424				BR	K6D	
1617	006502	012703	000044		K5D:	MOV	#\$S1M0,R3	:NOW SEE IF YOU CAN
1618	006506	042703	000063			BIC	#63,R3	:GET A MISS AT (R2)
1619	006512	010337	177746			MOV	R3,@#CONTRL	:BY FORCING MISSES
1620	006516	005712				TST	(R2)	:TO GRS.
1621	006520	032737	000010	177752		BIT	#10,@#HITMIS	
1622	006526	001411				BEQ	K6D	:SHOULD BE A MISS,
1623								:OTHERWISE ERROR!
1624	006530	012737	000000	001230		MOV	#0,\$TMP2	
1625	006536	010337	001232			MOV	R3,\$TMP3	
1626	006542	104117			1\$:	ERROR	117	
1627	006544	012737	177777	032332		MOV	#-1,CONFL2	
1628								

1629 006552 005037 177746
 1630 006556 000402
 1631
 1632 006560 000000
 1633 006562 000000
 1634
 1635 006564
 1636
 1637
 1638
 1639
 1640
 1641
 1642
 1643
 1644
 1645
 1646
 1647
 1648
 1649
 1650
 1651
 1652 006564 000004
 1653 006566 012737 000040 001274
 1654 000010
 1655
 1656 006574 012737 007114 032100
 1657
 1658 006602 113737 001102 001224
 1659 006610 012737 031754 000114
 1660
 1661 006616 104432
 1662 006620 104436
 1663
 1664 006622 012700 007112
 1665 006626 042700 176003
 1666 006632 010001
 1667 006634 062701 140000
 1668 006640 010137 001244
 1669 006644 005037 001246
 1670 006650 010002
 1671 006652 062702 142000
 1672 006656 010237 001250
 1673 006662 005037 001252
 1674
 1675 006666 012737 000030 177746
 1676 006674 005711
 1677 006676 005711
 1678 006700 032737 000010 177752
 1679 006706 001007
 1680
 1681
 1682 006710 012737 000000 001230
 1683 006716 012737 000030 001232
 1684 006724 104075

```

K6D: CLR @#CONTRL
      BR K7D
KTMP1D: .WORD 0
KTMP2D: .WORD 0
K7D: ;DONE.

:*****
:*TEST 10 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 1 TEST
:*
:*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
:*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS
:*MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE
:*HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
:*IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING
:*SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS
:*IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE
:*MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS'
:*HIT IN GROUP ONE CAN BE FORCED TO A MISS.
:*
:*****
TST10: SCOPE
      MOV #40,$TIMES ;:DO 40 ITERATIONS
      KE=$TN-1
      MOV #TST11,SKAD ;:SET THE SKAD REGISTER
      ;:IN CASE THE TEST ABORTS.
      MOV $STNM,$STMP0
      MOV #SPUR,@#CACHVEC ;:EXPECT NO ERRORS.
      SKPBCN ;:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
      SKPBHM ;:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
K1E: MOV #KTMP2E,R0 ;:DETERMINE THE TEST LOCATIONS.
      BIC #176003,R0
      MOV R0,R1
      ADD #TESTR1,R1
      MOV R1,$STMP10
      CLR $STMP11
      MOV R0,R2
      ADD #TESTR2,R2
      MOV R2,$STMP12
      CLR $STMP13
K2E: MOV #SOM1,@#CONTRL ;:MAKE (R1) A HIT IN
      TST (R1) ;:GROUP GRM.
      TST (R1)
      BIT #10,@#HITMIS
      BNE K3E
      ;:REPORT ERROR, UNABLE
      ;:GET A HIT IN GROUP GRM.
1$: MOV #0,$STMP2
      MOV #SOM1,$STMP3
      ERROR 75
    
```

```

1685
1686 006726 012703 000044 K3E: MOV #S1M0,R3
1687 006732 042703 000017 BIC #17,R3
1688 006736 010337 177746 MOV R3,@#CONTRL ;FORCE SELECT GROUP GRS.
1689 006742 005712 TST (R2) ;MAKE (R2) A HIT IN GROUP
1690 006744 005712 TST (R2) ;GRS.
1691 006746 032737 000010 177752 BIT #10,@#HITMIS
1692 006754 001006 BNE K4E
1693 ;IF NOT, ERROR UNABLE TO
1694 ;GET A HIT IN GROUP 1
1695 006756 010337 001232 MOV R3,$TMP3
1696 006762 104076 1$: ERROR 76
1697 006764 012737 177777 032332 MOV #-1,CONFL2
1698
1699 006772 005037 177746 K4E: CLR @#CONTRL ;NOW MAKE SURE (R1) IS
1700 006776 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1701 007000 005711 TST (R1) ;STILL A HIT IN GROUP
1702 007002 032737 000010 177752 BIT #10,@#HITMIS ;0, THAT IS MAKE SURE
1703 007010 001010 BNE K5E ;GROUP 0 WASN'T WRITTEN
1704 ;WHILE FORCE SELECTING
1705 ;GROUP GRS.
1706 007012 012737 000000 001230 MOV #0,$TMP2
1707 007020 012737 000001 001232 MOV #1,$TMP3
1708 007026 104077 1$: ERROR 77
1709 007030 000424 BR K6E
1710 007032 012703 000030 K5E: MOV #S0M1,R3 ;NOW SEE IF YOU CAN
1711 007036 042703 000063 BIC #63,R3 ;GET A MISS AT (R2)
1712 007042 010337 177746 MOV R3,@#CONTRL ;BY FORCING MISSES
1713 007046 005712 TST (R2) ;TO GRS.
1714 007050 032737 000010 177752 BIT #10,@#HITMIS
1715 007056 001411 BEQ K6E ;SHOULD BE A MISS,
1716 ;OTHERWISE ERROR!
1717 007060 012737 000001 001230 MOV #1,$TMP2
1718 007066 010337 001232 MOV R3,$TMP3
1719 007072 104117 1$: ERROR 117
1720 007074 012737 177777 032332 MOV #-1,CONFL2
1721
1722 007102 005037 177746 K6E: CLR @#CONTRL
1723 007106 000402 BR K7E
1724
1725 007110 000000 KTMP1E: .WORD 0
1726 007112 000000 KTMP2E: .WORD 0
1727
1728 007114 K7E: ;DONE!
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
    
```

```

*****
*TEST 11 CACHE HIT/MISS REGISTER PATTERNS TEST
*
*THIS IS A TEST OF THE HIT/MISS REGISTER WHICH
*FLOATS DIFFERENT PATTERNS OF HITS AND MISSES
*THROUGH THAT REGISTER. THIS IS DONE FIRST WITH
*BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED
*THAT IS FORCING SELECTION OF GROUP ONE AND FORCING
*MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE
*DISABLED.
    
```

```

1741
1742
1743 007114 000004
1744 007116 012737 000020 001274
1745 000011
1746
1747 007124 012737 007724 032100
1748
1749 007132 113737 001102 001224
1750 007140 012737 031754 000114
1751
1752 007146 104432
1753 007150 104436
1754 007152 005037 007606
1755 007156 012737 000002 00761C
1756 007164 012737 007200 001110
1757 007172 012737 007614 007612
1758
1759
1760
1761
1762 007200 012701 140000
1763 007204 012702 142000
1764 007210 012700 001000
1765 007214 012737 000030 177746
1766 007222 005721
1767 007224 012737 000044 177746
1768 007232 005722
1769 007234 077011
1770
1771 007236 017702 000350
1772 007242 012700 007322
1773 007246 012701 000007
1774 007252 013737 007606 177746
1775 007260 000403
1776 007262 006302
1777 007264 103001
1778 007266 005710
1779 007270 062700 000002
1780 007274 006302
1781 007276 103001
1782 007300 005710
1783 007302 062700 000006
1784 007306 077113
1785
1786 007310 012705 177752
1787 007314 000402
1788
1789
1790
1791
1792
1793
1794
1795 007316
1796 007314

;*****
;TST11: SCOPE
;MOV #20,$TIMES ;;DO 20 ITERATIONS
;KC=$TN-1
;MOV #TST12,SKAD ;SET THE SKAD REGISTER
; ;IN CASE THE TEST ABORTS.
;MOVB $TSTNM,$TMP0
;MOV #SPUR,@#CACHVEC
;SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
;SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
;CLR KCCON ;TEST THE BOTH GROUPS
;MOV #2,KCFLG1 ;ENABLED CONDITION FIRST.
;MOV #KC1,$LPERR
;MOV #KCTBL,KCPTR ;KCPTR IS A POINTER TO
; ;THE TABLE OF 12-BIT PATTERNS
; ;WHICH WILL BE FLOATED
; ;THROUGH THE REGISTER.
;KC1: MOV #TESTR1,R1 ;MAKE THIS CODE MISSES
;MOV #TESTR2,R2 ;TO BOTH GROUPS!
;MOV #1000,R0
;MOV #SOM1,@#CONTRL
;TST (R1)+
;MOV #S1M0,@#CONTRL
;TST (R2)+
;SOB R0,1$
;MOV @KCPTR,R2 ;GET THE HIT/MISS PATTERN
;MOV #KC3,R0 ;AND MAKE THE INSTRUCTIONS
;MOV #7,R1 ;BETWEEN KC3 AND KC9
;MOV KCCON,@#CONTRL ;HITS AND MISSES SO THAT
;BR KC2.5 ;WHEN THAT CODE IS EXECUTED
;ASL R2 ;THIS PATTERN WILL BE FLOATED
;BCC KC2.5 ;THROUGH THE HIT/MISS REGISTER.
;TST (R0) ;MAKE (R0) A HIT!
;KC2.5: ADD #2,R0
;ASL R2
;BCC 1$
;TST (R0) ;MAKE (R0) A HIT!
;1$: ADD #6,R0
;SOB R1,KC2
;MOV #HITMIS,R5 ;NOW THAT THE HITS
;BR KC3 ;AND MISSES HAVE BEEN
; ;APPROPRIATELY ESTABLISHED
; ;EXECUTE THE CODE AND
; ;CAUSE THE PATTERN TO FLOAT
; ;THROUGH THE HIT/MISS
; ;REGISTER.
;LOC=
;LOC=-4&LOC ;GET THE PC TO AN EVEN WORD BOUNDARY'.
    
```

```

1797          007320          LOC=LOC+4
1798          007320          .=LOC
1799
1800 007320 000000          HALT
1801 007322 000240          KC3:  NOP
1802 007324 000402          BR      KC4
1803 007326 000000          HALT
1804 007330 000000          KC4:  MOV      (R5),R0
1805 007332 011500          BR      KC5
1806 007334 000402          HALT
1807 007336 000000          HALT
1808 007340 000000          KC5:  MOV      (R5),R1
1809 007342 011501          BR      KC6
1810 007344 000402          HALT
1811 007346 000000          HALT
1812 007350 000000          KC6:  MOV      (R5),R2
1813 007352 011502          BR      KC7
1814 007354 000402          HALT
1815 007356 000000          HALT
1816 007360 000000          KC7:  MOV      (R5),R3
1817 007362 011503          BR      KC8
1818 007364 000402          HALT
1819 007366 000000          HALT
1820 007370 000000          KC8:  MOV      (R5),R4
1821 007372 011504          BR      KC9
1822 007374 000402          HALT
1823 007376 000000          HALT
1824 007400 000000          KC9:  MOV      (R5),R5
1825 007402 011505          :CAN SAVE PATTERN IN R5
1826          :SINCE THE ADDRESS IS
1827          :NO LONGER NEEDED.
1828 007404 042700 177774          KC10: BIC      #177774,R0
1829 007410 010037 007640          MOV      R0,KCR0
1830 007414 042701 017760          BIC      #17760,R1
1831 007420 010137 007642          MOV      R1,KCR1
1832 007424 010237 007644          MOV      R2,KCR2
1833 007430 010337 007646          MOV      R3,KCR3
1834 007434 010437 007650          MOV      R4,KCR4
1835 007440 010537 007652          MOV      R5,KCR5
1836          :GET THE PATTERNS READ
1837          :FROM THE HIT/MISS REGISTER
1838          :INTO LOCATIONS KCRO
1839          :THROUGH KCR5 SO THE
1840          :GENERAL PURPOSE REGISTERS
1841          :CAN BE USED FOR OTHER
1842          :THINGS
1843 007444 017701 000142          KC11: MOV      @KCPTR,R1
1844 007450 005000          CLR      R0
1845 007452 012702 000006          KC12: MOV      #6,R2
1846 007456 012703 007654          MOV      #KCE0,R3
1847 007462 073027 000002          ASHC    #2,R0
1848 007466 042700 177700          BIC      #177700,R0
1849 007472 010023          MOV      R0,(R3)+
1850 007474 077206          SOB     R2,KC12
1851          :PUT THE EXPECTED VALUES
1852          :IN KCE0 THROUGH KCE5!
1853 007476 012700 007640          KC13: MOV      #KCR0,R0
1854 007502 012701 007654          MOV      #KCE0,R1
1855 007506 012702 000006          MOV      #6,R2
1856 007512 022021          KC14: CMP      (R0)+,(R1)+
1857 007514 001402          BEQ     KC14
1858 007516 000137 007670          JMP     KCERR
1859 007522 077205          KC14: SOB     R2,KC13
    
```

```

1853
1854 007524 062737 000002 007612 KC15: ADD #2,KCPTR ;MOVE POINTER TO NEXT
1855 007532 023727 007612 007636 CMP KCPTP,#KCTBLB ;PATTERN AND IF ALL THE
1856 007540 001402 BEQ 1$ ;PATTERNS HAVEN'T BEEN
1857 007542 000137 007200 JMP KC1 ;TESTED GO TO KC1 TO TEST
1858 ;THIS NEXT PATTERN.
1859 007546 005337 007610 1$: DEC KCFLG1 ;IF ALL THE PATERNS HAVE BEEN
1860 007552 100002 BPL KC16 ;TESTED WITH THAT GROUP CONFIGURATION
1861 007554 000137 007720 JMP KCDONE ;SO GO TO THE NEXT CONFIGURATION.
1862 ;OR DONE!!
1863 007560 001405 KC16: BEQ KC17
1864 007562 012737 000044 007606 MOV #S1M0,KCCON ;BOTH GROUPS ENABLED CONFIGURATION
1865 007570 000137 007164 JMP KCO ;HAS BEEN TESTED SO NOW TEST GROUP
1866 ;ZERO DISABLED CONFIGURATION.
1867 007574 012737 000030 007606 KC17: MOV #S0M1,KCCON ;BOTH GROUPS ENABLED AND GROUP ZERO
1868 ;DISABLED CONFIGURATIONS HAVE BOTH
1869 ;BEEN TESTED SO FINALLY TEST THE
1870 007602 000137 007164 JMP KCO ;GROUP ONE DISABLED CONFIGURATION.
1871
1872
1873
1874 007606 000000 KCCON: .WORD 0 ;PATTERN BEING USED IN THE CONTROL REGISTER
1875
1876 007610 000000 KCFLG1: .WORD 0 ;FLAG USED TO DETERMINE THE CONFIGURATION
1877 ;BEING TESTED.
1878 007612 000000 KCPTR: .WORD 0 ;POINTER USED TO POINT TO THE PATTERN
1879 ;BEING TESTED IN KCTBL.
1880
1881 007614 000000 KCTBL: .WORD 0 ;PATTERNS WHICH ARE
1882 007616 002000 .WORD 002000 ;FLOATED THROUGH THE HIT/MISS
1883 007620 177760 .WORD 177760 ;REGISTER. ONLY THE UPPER
1884 007622 175760 .WORD 175760 ;12 BITS HAVE ANY SIGNIFICANCE!!
1885 007624 125240 .WORD 125240
1886 007626 146300 .WORD 146300
1887 007630 161600 .WORD 161600
1888 007632 100020 .WORD 100020
1889 007634 077740 .WORD 077740
1890 007636 000000 KCTBLB: .WORD 0
1891
1892 007640 000000 KCR0: .WORD 0 ;STORAGE FOR THE PATTERNS READ
1893 007642 000000 KCR1: .WORD 0 ;OUT OF THE HIT/MISS REGISTER.
1894 007644 000000 KCR2: .WORD 0
1895 007646 000000 KCR3: .WORD 0
1896 007650 000000 KCR4: .WORD 0
1897 007652 000000 KCR5: .WORD 0
1898
1899 007654 000000 KCE0: .WORD 0 ;EXPECTED VALUES FOR THE PATTERNS
1900 007656 000000 KCE1: .WORD 0 ;READ FROM THE HIT/MISS REGISTER.
1901 007660 000000 KCE2: .WORD 0
1902 007662 000000 KCE3: .WORD 0
1903 007664 000000 KCE4: .WORD 0
1904 007666 000000 KCE5: .WORD 0
1905
1906 007670 KCERR: ;REPORT THE PATTERN READ FROM THE
1907 007670 013737 007606 001230 MOV KCCON,$TMP2 ;HIT/MISS REGISTER WAS NOT THE EXPECTED
1908 007676 104120 1$: ERROR 120 ;VALUE.
    
```

```

1909 007700 012737 177777 032332
1910 007706 012737 177777 032336
1911 007714 000137 007524
1912
1913 007720 005037 177746
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932 007724 000004
1933 000012
1934 007726 005737 032332
1935 007732 001403
1936 007734 012737 177777 032316
1937 007742 005737 032336
1938 007746 001403
1939 007750 012737 177777 032322
1940 007756
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955 007756 000004
1956 007760 012737 000040 001274
1957 000013
1958
1959 007766 012737 010212 032100
1960
1961 007774 113737 001102 001224
1962 010002 012737 031754 000114
1963
1964 010010 104432

```

```

MOV #-1,CONFL2
MOV #-1,HIMFL2
JMP KC15
KCDONE: CLR @#CONTRL ;DONE.!
:*****
:*TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS EVALUATION ROUTINE
:*
:*THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS
:*OF TST5 THROUGH TST10, WHICH TESTED THE HIT/MISS REGISTER
:*AND THE CONTROL REGISTER. THOSE TESTS HAVE SIGNALED A BAD
:*REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE
:*CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE
:*REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1, WHILE A
:*ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER
:*FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2,
:*WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS
:*THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL
:*FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY
:*OR DISFUNCTIONALITY OF THOSE REGISTERS.
:*
:*****
TST12: SCOPE
KY=$TN-1
TST CONFL2
BEQ KY1
MOV #-1,CONFLG
KY1: TST HIMFL2
BEQ KY2
MOV #-1,HIMFLG
KY2: ;DONE
:*****
:*TEST 13 CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST
:*
:*THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL.
:*A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK
:*AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY
:*THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY
:*THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE.
:*THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH
:*GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS
:*SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.
:*
:*****
TST13: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
KF=$TN-1
MOV #TST14,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $STNM,$TMP0
MOV #SPUR,@#CACHVEC ;EXPECT NO PARITY ERRORS.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.

```

```

1965 010012 104436
1966 010014 012700 010210 KF1: SKPBMH ; IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1967 MOV #KFTMP2,R0 ; ESTABLISH A LOCATION FOR THE
1968 ; HITS TO BE MADE WHICH WON'T
1969 ; INTERFER WITH THE HITS CAUSED
1970 ; BY EXECUTION OF THIS CODE.
1970 010020 042700 176003 BIC #176003,R0
1971 010024 010001 MOV R0,R1
1972 010026 062701 140000 ADD #TESTR1,R1
1973 010032 010002 MOV R0,R2
1974 010034 062702 142000 ADD #TESTR2,R2
1975
1976 010040 012737 000044 177746 MOV #S1M0,@#CONTRL ; MAKE THOSE TWO TEST LOCATIONS
1977 010046 005710 TST (R0) ; (R1) AND (R2) MISSES IN BOTH
1978 ; GROUPS BY MAKING (R0) A HIT
1979 ; IN BOTH GROUPS.
1980
1981 010050 005710 TST (R0)
1982
1983 ; SEE IF REFERENCE ADDRESS
1984 010052 032737 000010 177752 BIT #10,@#HITMIS ; IS A HIT.
1985 010060 001006 BNE KF2 ; IF NOT ERROR.
1986
1987 010062 010037 001230 MOV R0,$TMP2
1988 010066 012737 000001 001226 MOV #1,$TMP1
1989 010074 104001 ERROR 1
1990
1991
1992
1993
1994 010076 012737 000030 177746 KF2: MOV #S0M1,@#CONTRL
1995 010104 005710 TST (R0)
1996
1997 010106 005710 TST (R0)
1998
1999 ; SEE IF REFERENCE ADDRESS
2000 010110 032737 000010 177752 BIT #10,@#HITMIS ; IS A HIT.
2001 010116 001006 BNE KF3 ; IF NOT ERROR!
2002
2003 010120 010037 001230 MOV R0,$TMP2
2004 010124 012737 000000 001226 MOV #0,$TMP1
2005 010132 104001 ERROR 1
2006
2007
2008
2009
2010 010134 005037 177746 KF3: CLR @#CONTRL ; NOW THAT THE ADDRESSES (R1)
2011 ; AND (R2) ARE MISSES, REFERENCING
2012 ; THEM BOTH EACH IN CONSECUTIVE
2013 ; REFERNCES SHOULD CAUSE THEM BOTH
2014 ; TO BE MADE HITS IF THE RANDOM
2015 ; FLIP FLOP TOGGLES INBETWEEN THE
2016 ; TWO CYCLES!
2017 ; NOTE THAT THESE TWO ADDRESSES
2018 ; (R1) AND (R2) ARE SUCH THAT
2019 ; IF THE RANDOM FLIP FLOP DIDN'T TOGGLE
2020 ; THE HITS AT THE ADDRESSES

```



```

2021                                     ;WOULD BE MUTUALLY EXCLUSIVE,
2022                                     ;THAT IS BOTH THESE ADDRESSES
2023                                     ;CAN'T BE HITS IN THE SAME GROUP
2024
2025 010140 000240                       NOP
2026 010142 021112                       CMP      (R1),(R2)      ;FOR SCOPING WITH AN OSCILLOSCOPE
2027                                     ;HERE BOTH THE OPERAND FETCHES
2028 010144 021112                       CMP      (R1),(R2)      ;SHOULD BE MISSES.
2029                                     ;HERE BOTH THE OPERAND FETCHES
2030 010146 013705 177752                 MOV      @WHITMIS,P5    ;SHOULD BE HITS!
2031 010152 005105                       COM      R5
2032 010154 032705 000014                 BIT      #14,R5        ;BOTH HITS ELSE ERROR.
2033 010160 001411                       BEQ      KF4
2034
2035 010162 010137 001230                 MOV      R1,$TMP2      ;REPORT THE ERROR.
2036 010166 005037 001232                 CLR      $TMP3
2037 010172 010237 001234                 MOV      R2,$TMP4
2038 010176 005037 001236                 CLR      $TMP5
2039
2040 010202 104121                       1$:      ERROR      121
2041 010204 000402                       KF4:     BR          KF5
2042
2043 010206 000000                       KFTMP1: .WORD      0      ;USED TO DETERMINE THE TEST
2044 010210 000000                       KFTMP2: .WORD      0      ;ADDRESSES.
2045
2046 010212                               KF5:
2047                                     ;DONE!
2048
2049                                     ;*****
2050                                     ;*TEST 14      CACHE MAINTENANCE REGISTER COUNT PATTERN TEST
2051                                     ;*
2052                                     ;*THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S
2053                                     ;*BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETABLE
2054                                     ;*AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED
2055                                     ;*TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY
2056                                     ;*ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY
2057                                     ;*ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN
2058                                     ;*DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY PARITY
2059                                     ;*ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD
2060                                     ;*EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A
2061                                     ;*ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.
2062                                     ;*
2063                                     ;*****
2064 010212 000004                       TST14:  SCOPE
2065 010214 012737 000020 001274         MOV      #20,$TIMES    ;;DO 20 ITERATIONS
2066                                     MA=$TN-1
2067 010222 012737 010474 032100         MOV      #TST15,SKAD   ;SET THE SKAD REGISTER
2068                                     ;IN CASE THE TEST ABORTS.
2069 010230 113737 001102 001224         MOV      $TSTNM,$TMP0
2070
2071 010236 104432                       SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2072 010240 104434                       SKPBMN      ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
2073 010242 012737 010376 000114         MOV      #MAERR,@#CACHVEC ;IN CASE AN ERROR OCCURS WHILE
2074                                     ;RUNNING A COUNT PATTERN
2075                                     ;THROUGH THE MAINTENANCE
2076                                     ;REGISTER SET UP THE PARITY ERROR
    
```

```

2077                                     ;TRAP VECTOR; NOTE THAT NO ERRORS
2078                                     ;SHOULD OCCUR IF THIS REGISTER
2079                                     ;AND THE PARITY LOGIC IS FUNCTIONING
2080                                     ;PROPERLY!
2081 010250 012737 000014 177746      MOV    #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2082                                     ;
2083 010256 012701 177750      MOV    #MAINT,R1
2084 010262 005004      CLR    R4
2085 010264 012737 010276 001110      MOV    #MA1,$LPERR
2086 010272 012700 170000      MOV    #170000,R0
2087                                     ;
2088                                     ;NOTE, THE CODE IN THIS ARE
2089                                     ;MA1 THROUGH MA2, ASSEMBLES TO
2090                                     ;MACHINE CODE WHICH WILL
2091                                     ;HAVE THE PARITY BITS ON, 1'S!
2092                                     ;THE PATTERN IS LOADED INTO THE
2093                                     ;MAINTENANCE REGISTER, READ BACK
2094                                     ;AND THE MAINTENANCE REGISTER
2095                                     ;IS CLEARED.
2096 010306 030011      BIT    R0,(R1) ;SEE IF ANY OF THE HIGH ORDER
2097                                     ;FOUR BITS, 15 TO 12,
2098                                     ;THE BITS WHICH CONTROL THE
2099                                     ;MAIN MEMORY DATA PARITY MAINTENANCE
2100                                     ;FUNCTION ARE STUCK ON.
2101 010310 001402      BEQ    .+6 ;IF SO, THEN ALL THAT CAN
2102 010312 000000      HALT ;BE DONE IS TO HALT!!!!!!
2103                                     ;FOR IF CONTROL IS PASSED TO
2104                                     ;ANY OTHER PART OF THIS PROGRAM
2105                                     ;THERE WOULD BE NO CONTROL
2106                                     ;OVER WHAT KIND OF DATA WOULD
2107                                     ;BE READ FROM MAIN MEMORY AND
2108                                     ;MAIN MEMORY DATA PARITY ERRORS
2109                                     ;WOULD BE LIKELY TO OCCUR.
2110                                     ;
2111                                     ;SEE IF ANY OF THE LOW ORDER
2112                                     ;BITS, 11 THROUGH 0, ARE STUCK
2113                                     ;AT ONE.
2114                                     ;IF SO REPORT THE ERROR.
2115                                     ;
2116 010322 010437 001230      MOV    R4,$TMP2
2117 010326 010537 001232      MOV    R5,$TMP3
2118 010332 104122      ERROR  122
2119 010334 012737 177777 032320      MOV    #-1,MANFLG ;????????????GO ON????????????
2120                                     ;
2121                                     ;SEE IF THE PATTERN WRITTEN MATCHES
2122                                     ;THE PATTERN READ.
2123                                     ;
2124                                     ;IF NOT REPORT THE ERROR.
2125 010346 010437 001230      MOV    R4,$TMP2
2126 010352 010237 001232      MOV    R2,$TMP3
2127 010356 104123      ERROR  123
2128 010360 012737 177777 032334      MOV    #-1,MANFL2
2129                                     ;
2130 010366 062704 000020      MA4:  ADD    #20,R4 ;INCREMENT THE COUNT PATTERN.
2131 010372 001341      BNE   MA1
2132 010374 000432      BR    MADONE

```

```

2133
2134 010376          MAERR:          ;TRAP TO HERE IN THE EVENT
2135                ;THAT A PARITY ERROR OCCURS
2136                ;WHILE RUNNING THIS COUNT
2137                ;PATTERN TEST.
2138 010376 032737 000400 177744      BIT    #400,@#MEMERR ;SEE IF THE ERROR WAS A MAINTENANCE
2139 010404 001005          BNE    MAERR1        ;ERROR, CAUSED BY A MAINTENANCE
2140                ;FUNCTION. IF NOT GO TO THE
2141 010406 012737 031754 000114      MOV    #SPUR,@#CACHVEC ;SPUR ROUTINE WHICH HANDLES SUCH UNEXPECTED
2142                ;ERRORS.
2143 010414 000137 031754          JMP    SPUR
2144
2145 010420 013737 177744 001234      MAERR1: MOV @#MEMERR,$TMP4 ;IF THE ERROR WAS CAUSED BY A
2146 010426 013737 177740 001226      MOV @#LOADRS,$TMP1 ;MAINT FUNCTION THEN REPORT THE
2147 010434 013737 177742 001230      MOV @#HIADRS,$TMP2 ;FAILURE OF THAT REGISTER.
2148 010442 012637 001232          MOV    (SP)+,$TMP3
2149 010446 005726          TST   (SP)+
2150
2151 010450 104124          15:    ERROR    124
2152 010452 012737 177777 032334      MOV    #-1,MANFL2
2153
2154 010460 000742          BR     MA4          ;RETURN TO THE TEST.
2155
2156 010462 005037 177746          MADONE: CLR @#CONTRL ;DONE
2157 010466 012737 031754 000114      MOV    #SPUR,@#CACHVEC
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171

```

```

*****
:TEST 15          CACHE MAINTENANCE AND ERROR REGISTERS TEST 1
:
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY
:*ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST
:*OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE
:*REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO
:*THE CACHE.
:
:*****

```

```

2172 010474 000004          TST15: SCOPE
2173 010476 012737 000040 001274      MOV    #40,$TIMES    ;;DO 40 ITERATIONS
2174                MAB=$TN-1
2175                ;SET THE SKAD REGISTER
2176 010504 012737 010772 032100      MOV    #TST16,SKAD  ;IN CASE THE TEST ABORTS.
2177
2178 010512 113737 001102 001224      MOV    $TSTNM,$TMP0
2179
2180 010520 104430          SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2181 010522 104432          SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2182 010524 104434          SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2183 010526 104436          SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2184 010530 012737 010600 000114      MOV    #MABRRO,@#CACHVEC ;SET UP FOR THE ERROR.
2185
2186 010536 012704 000002          MOV    #2,R4        ;THIS IS THE PATTERN THAT WILL
2187 010542 012702 177750          MOV    #MAINT,R2    ;BE PUT IN THE MAINTENANCE REG.
2188 010546 012737 000014 177746      MOV    #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.

```

```

2189
2190 010554 000240      NOP
2191 010556 010412      MOV      R4,(R2)
2192 010560 005012      CLR      (R2)
2193
2194
2195
2196 010562      MAB2:
2197 010562 010437 001230      MOV      R4,$TMP2
2198 010566 104127      1$:      ERROR  127
2199 010570 012737 177777 032334      MOV      #-1,MANFL2
2200 010576 000474      BR       MABDON
2201
2202 010600 022737 104402 177744      MABRR0: CMP      #104402,@MEMERR
2203 010606 001036      BNE      MABRR4
2204
2205 010610 022626      MABRR1: CMP      (SP)+,(SP)+
2206 010612 012737 177777 177744      MABR15: MOV      #-1,@MEMERR
2207 010620 005737 177744      TST      @MEMERR
2208 010624 001416      BEQ      MABRR3
2209
2210 010626      MABRR2:
2211 010626 013737 177740 001230      MOV      @LOADRS,$TMP2
2212 010634 013737 177742 001232      MOV      @HIADRS,$TMP3
2213 010642 013737 177744 001234      MOV      @MEMERR,$TMP4
2214 010650 104130      1$:      ERROR  130
2215 010652 012737 177777 032314      MOV      #-1,MMRFLG
2216 010660 000443      BR       MABDON
2217
2218 010662 022737 177740 177740      MABRR3: CMP      #177740,@LOADRS
2219 010670 001356      BNE      MABRR2
2220 010672 022737 000003 177742      CMP      #3,@HIADRS
2221 010700 001352      BNE      MABRR2
2222 010702 000432      BR       MABDON
2223
2224 010704      MABRR4:
2225 010704 012637 001230      MOV      (SP)+,$TMP2
2226 010710 005726      TST      (SP)+
2227 010712 013737 177740 001232      MOV      @LOADRS,$TMP3
2228 010720 013737 177742 001234      MOV      @HIADRS,$TMP4
2229 010726 012737 000002 001236      MOV      #2,$TMP5
2230 010734 012737 104402 001240      MOV      #104402,$TMP6
2231 010742 013737 177744 001242      MOV      @MEMERR,$TMP7
2232 010750 104131      1$:      ERROR  131
2233 010752 012737 177777 032334      MOV      #-1,MANFL2
2234 010760 012737 177777 032330      MOV      #-1,MMRFL2
2235 010766 000711      BR       MABR15
2236
2237 010770 104416      MABDON: RSET
2238
2239
2240
2241
2242
2243
2244

```

;FOR SCOPING.
 ;SET THE MAINTENANCE REGISTER,
 ;THE REFERENCE WHICH FETCHES
 ;THIS INSTRUCTION SHOULD
 ;CAUSE THE ABORT!
 ;NO ABORT OCCURRED REPORT THE ERROR
 ;WHEN THE TRAP IS MADE TO THIS LOCATION
 ;MAKE SURE THE ERROR REGISTER IS
 ;SET CORRECTLY. IF NOT GO TO MABRR4.
 ;OTHERWISE RESET THE STACK.
 ;ATTEMPT TO CLEAR THE ERROR REGISTER.
 ;REPORT ERROR REGISTER WON'T CLEAR!
 ;MAKE SURE THE ADDRESS
 ;REGISTER RESET.
 ;REPORT ERROR REGISTER NOT SET CORRECTLY!!
 ;GO SEE IF THE ERROR REGISTER
 ;CAN BE CLEARED.
 ;DONE!!

```

;*****
;*TEST 16      CACHE MAINTENANCE AND ERROR REGISTERS TEST 2
;*
;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
;*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE.

```

```

2245 ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2246 ;*
2247 ;*****
2248 010772 000004 TST16: SCOPE
2249 010774 012737 000040 001274 MOV #40,$TIMES ;;DO 40 ITERATIONS
2250 000016 MB=$TN-1
2251 ;SET THE SKAD REGISTER
2252 011002 012737 011310 032100 MOV #TST17,SKAD ;IN CASE THE TEST ABORTS.
2253
2254 011010 113737 001102 001224 MOVB $TSTNM,$TMP0
2255
2256 011016 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2257 011020 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2258 011022 104434 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2259 011024 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2260 011026 012737 011106 000114 MOV #MBERRO,@#CACHVEC ;SET UP FOR THE ERROR.
2261 011034 012704 010000 MOV #10000,R4 ;PATTERN TO BE PUT INTO THE
2262 011040 012702 177750 MOV #MAINT,R2 ;MAINTENANCE REGISTER.
2263 011044 012737 000014 177746 MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2264 011052 000402 BR MB1
2265
2266 011054 LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY...
2267 011054 LOC=-4&LOC
2268 011060 LOC=LOC+4
2269 011060 .=LOC
2270
2271 011060 000240 MB1: NOP
2272 011062 010412 MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
2273 011064 005701 MB2: TST R1 ;THIS IS A DUMMY INSTRUCTION
2274 ;WITH THE APPROPRIATE PARITY
2275 ;WHOSE FETCH WILL CAUSE THE ERROR.
2276 011066 005012 CLR (R2)
2277
2278 011070 MB3: ;REPORT ERROR. MAINTENANCE
2279 011070 010437 001230 MOV R4,$TMP2 ;FUNCTION FAILED TO
2280 ;CAUSE ERROR.
2281 011074 104127 1$: ERROR 127
2282 011076 012737 177777 032334 MOV #-1,MANFL2
2283 011104 000500 BR MBDONE
2284
2285 011106 022737 104404 177744 MBERRO: CMP #104404,@#MEMERR ;DID THE ERROR REGISTER
2286 011114 001042 BNE 69$ ;SET PROPERLY?
2287
2288 011116 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2289 011120 005037 177572 65$: CLR @#MMR0
2290 011124 005037 172516 CLR @#MMR3
2291 011130 012737 177777 177744 MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2292 011136 005737 177744 TST @#MEMERR ;REGISTER.
2293 011142 001416 BEQ 68$
2294
2295 011144 66$: ;ERROR REGISTER WON'T
2296 011144 013737 177740 001230 MOV @#LOADRS,$TMP2 ;CLEAR
2297 011152 013737 177742 001232 MOV @#HIADRS,$TMP3
2298 011160 013737 177744 001234 MOV @#MEMERR,$TMP4
2299
2300 011166 104130 67$: ERROR 130
    
```

```

2301 011170 012737 177777 032314      MOV    #-1,MMRFLG      ;SIGNAL BAD REGISTER
2302 011176 000443      BR     MBDONE
2303
2304 011200 022737 177740 177740 68$:  CMP    #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
2305 011206 001356      BNE   66$              ;UNLOCKED.
2306 011210 022737 000003 177742      CMP    #3,@#HIADRS
2307 011216 001352      BNE   66$
2308 011220 000432      BR     MBDONE
2309
2310 011222      69$:
2311 011222 012637 001230      MOV    (SP)+,$TMP2      ;REPORT ERROR REGISTER
2312 011226 005726      TST   (SP)+            ;NOT SET AS EXPECTED.
2313 011230 013737 177740 001232      MOV    @#LOADRS,$TMP3   ;RESET THE STACK.
2314 011236 013737 177742 001234      MOV    @#HIADRS,$TMP4
2315 011244 012737 010000 001236      MOV    #10000,$TMP5
2316 011252 012737 104404 001240      MOV    #104404,$TMP6
2317 011260 013737 177744 001242      MOV    @#MEMERR,$TMP7
2318
2319 011266 104131      70$:  ERROR  131
2320 011270 012737 177777 032334      MOV    #-1,MANFL2      ;SIGNAL BAD REGISTER
2321 011276 012737 177777 032330      MOV    #-1,MMRFL2
2322 011304 000705      BR     65$
2323 011306 104416      MBDONE: RSET
2324
2325      ;*****
2326      ;*TEST 17      CACHE MAINTENANCE AND ERROR REGISTERS TEST 3
2327      ;*
2328      ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2329      ;*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE,
2330      ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2331      ;*
2332      ;*****
2333 011310 000004      TST17: SCOPE
2334 011312 012737 000040 001274      MOV    #40,$TIMES      ;;DO 40 ITERATIONS
2335      MC=$TN-1
2336      ;SET THE SKAD REGISTER
2337 011320 012737 011624 032100      MOV    #TST20,SKAD     ;IN CASE THE TEST ABORTS.
2338
2339 011326 113737 001102 001224      MOVB   $TSTNM,$TMP0
2340
2341 011334 104430      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2342 011336 104432      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2343 011340 104434      SKPBMM     ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2344 011342 104436      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2345 011344 012737 011422 000114      MOV    #MCERRO,@#CACHVEC ;SET UP FOR THE ERROR.
2346 011352 012704 020000      MOV    #20000,R4        ;PATTERN TO BE USED IN THE
2347 011356 012702 177750      MOV    #MAINT,R2        ;MAINTENANCE REGISTER.
2348 011362 012737 000014 177746      MOV    #MOM1,@#CONTRL   ;FORCE MISSES TO BOTH GROUPS.
2349 011370 000401      BR     MC1
2350
2351      011372      LOC=.              ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2352      011370      LOC=-4&LOC
2353      011374      LOC=LOC+4
2354      011374      .=LOC
2355
2356 011374 000240      MC1:  NOP
    
```

```

2357 011376 010412          MOV    R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2358 011400 005701          TST    R1           ;THE FETCH OF THIS INSTRUCTION
2359                                ;SHOULD CAUSE THE ABORT.
2360 011402 005012          CLR    (R2)
2361
2362 011404                                MC3:
2363 011404 010437 001230          MOV    R4,$TMP2    ;REPORT ERROR. MAINTENANCE
2364                                ;FUNCTION FAILED TO
2365                                ;CAUSE ERROR.
2365 011410 104127          1$:  ERROR 127
2366 011412 012737 177777 032334  MOV    #-1,MANFL2
2367 011420 000500          BR     MCDONE
2368
2369 011422 022737 104404 177744  MCERR0: CMP    #104404,@MEMERR ;DID THE ERROR REGISTER
2370 011430 001042          BNE   69$         ;SET PROPERLY?
2371
2372 011432 022626          64$:  CMP    (SP)+,(SP)+ ;RESET THE STACK
2373 011434 005037 177572          65$:  CLR    @MMR0
2374 011440 005037 172516          CLR    @MMR3
2375 011444 012737 177777 177744  MOV    #-1,@MEMERR ;TRY TO CLEAR THE ERROR
2376 011452 005737 177744          TST    @MEMERR    ;REGISTER.
2377 011456 001416          BEQ   68$
2378
2379 011460                                66$:
2380 011460 013737 177740 001230          MOV    @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2381 011466 013737 177742 001232          MOV    @HIADRS,$TMP3 ;CLEAR
2382 011474 013737 177744 001234          MOV    @MEMERR,$TMP4
2383
2384 011502 104130          67$:  ERROR 130
2385 011504 012737 177777 032314  MOV    #-1,MMRFLG ;SIGNAL BAD REGISTER
2386 011512 000443          BR     MCDONE
2387
2388 011514 022737 177740 177740  68$:  CMP    #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2389 011522 001356          BNE   66$         ;UNLOCKED.
2390 011524 022737 000003 177742  CMP    #3,@HIADRS
2391 011532 001352          BNE   66$
2392 011534 000432          BR     MCDONE
2393
2394 011536                                69$:
2395 011536 012637 001230          MOV    (SP)+,$TMP2 ;REPORT ERROR REGISTER
2396 011542 005726          TST    (SP)+      ;NOT SET AS EXPECTED.
2397 011544 013737 177740 001232          MOV    @LOADRS,$TMP3 ;RESET THE STACK.
2398 011552 013737 177742 001234          MOV    @HIADRS,$TMP4
2399 011560 012737 020000 001236          MOV    #20000,$TMP5
2400 011566 012737 104404 001240          MOV    #104404,$TMP6
2401 011574 013737 177744 001242          MOV    @MEMERR,$TMP7
2402
2403 011602 104131          70$:  ERROR 131
2404 011604 012737 177777 032334  MOV    #-1,MANFL2 ;SIGNAL BAD REGISTER
2405 011612 012737 177777 032330  MOV    #-1,MMRFL2
2406 011620 000705          BR     65$
2407 011622 104416          MCDONE: RSET

```

```

2408
2409 *****
2410 *TEST 20          CACHE MAINTENANCE AND ERROR REGISTERS TEST 4
2411 *
2412 *THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE

```

2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468

011624 000004
011626 012737 000040 001274
000020
011634 012737 012144 032100
113737 001102 001224
011650 104430
011652 104432
011654 104434
011656 104436
011660 012737 011742 000114
011666 012704 040000
011672 012702 177750
011676 012737 000014 177746
011704 000402
011706
011704
011710
011710
011710
000240
011712 000240
011714 010412
011716 005701
011720 005012
011722 000240
011724
011724 010437 001230
011730 104127
011732 012737 177777 032334
011740 000500
011742 022737 104410 177744
011750 001042
011752 022626
011754 005037 177572
011760 005037 172516
011764 012737 177777 177744
011772 005737 177744
011776 001416
012000
012000 013737 177740 001230
012006 013737 177742 001232

:*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE,
:*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
:*****
TST20: SCOPE
MOV #40,\$TIMES ;;DO 40 ITERATIONS
MD=\$TN-1
MOV #TST21,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB \$TSTNM,\$TMPO
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MDERRO,@#CACHVEC ;SET UP FOR THE ERROR.
MOV #40000,R4 ;PATTERN TO BE PUT IN THE
MOV #MAINT,R2 ;MAINTENANCE REGISTER.
MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
BR MD1
LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC
NOP
MD1: NOP
MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
MD2: TST R1 ;THE FETCH OF THIS INSTRUCTION
;SHOULD CAUSE THE MAIN MEMORY
;DATA PARITY ABORT.
CLR (R2)
NOP
MD3: ;REPORT ERROR. MAINTENANCE
MOV R4,\$TMP2 ;FUNCTION FAILED TO
;CAUSE ERROR.
1\$: ERROR 127
MOV #-1,MANFL2
BR MDDONE
MDERRO: CMP #104410,@#MEMERR ;DID THE ERROR REGISTER
BNE 69\$;SET PROPERLY?
64\$: CMP (SP)+,(SP)+ ;RESET THE STACK
65\$: CLR @#MPR0
CLR @#MPR3
MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
TST @#MEMERR ;REGISTER.
BEQ 68\$
66\$: MOV @#LOADRS,\$TMP2 ;ERROR REGISTER WON'T
MOV @#HIADRS,\$TMP3 ;CLEAR


```

2469 012014 013737 177744 001234      MOV      @MEMERR,$TMP4
2470
2471 012022 104130      67$:    ERROR    130
2472 012024 012737 177777 032314      MOV      #-1,MMRFLG      ;SIGNAL BAD REGISTER
2473 012032 000443      BR      MDDONE
2474
2475 012034 022737 177740 177740      68$:    CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2476 012042 001356      BNE     66$           ;UNLOCKED.
2477 012044 022737 000003 177742      CMP      #3,@HIADRS
2478 012052 001352      BNE     66$
2479 012054 000432      BR      MDDONE
2480
2481 012056      69$:    MOV      (SP)+,$TMP2      ;REPORT ERROR REGISTER
2482 012056 012637 001230      TST     (SP)+         ;NOT SET AS EXPECTED.
2483 012062 005726      MOV      @LOADRS,$TMP3 ;RESET THE STACK.
2484 012064 013737 177740 001232      MOV      @HIADRS,$TMP4
2485 012072 013737 177742 001234      MOV      #40000,$TMP5
2486 012100 012737 040000 001236      MOV      #104410,$TMP6
2487 012106 012737 104410 001240      MOV      @MEMERR,$TMP7
2488 012114 013737 177744 001242
2489
2490 012122 104131      70$:    ERROR    131
2491 012124 012737 177777 032334      MOV      #-1,MANFL2     ;SIGNAL BAD REGISTER
2492 012132 012737 177777 032330      MOV      #-1,MMRFL2
2493 012140 000705      BR      65$
2494 012142 104416      MDDONE: RSET
2495
2496      ;*****
2497      ;*TEST 21      CACHE MAINTENANCE AND ERROR REGISTERS TEST 5
2498      ;*
2499      ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2500      ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE,
2501      ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2502      ;*
2503      ;*****
2504 012144 000004      TST21:  SCOPE
2505 012146 012737 000040 001274      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2506      ME=$TN-1
2507      ;SET THE SKAD REGISTER
2508 012154 012737 012464 032100      MOV      #TST22,SKAD     ;IN CASE THE TEST ABORTS.
2509
2510 012162 113737 001102 001224      MOV      $TSTNM,$TMP0
2511
2512 012170 104430      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2513 012172 104432      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2514 012174 104434      SKPBMM     ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2515 012176 104436      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2516 012200 012737 012262 000114      MOV      #MEERRO,@CACHVEC ;SET UP FOR THE ERROR.
2517 012206 012704 100000      MOV      #100000,R4      ;PATTERN TO BE PUT IN THE
2518 012212 012702 177750      MOV      #MAINT,R2       ;MAINTENANCE REGISTER.
2519 012216 012737 000014 177746      MOV      #MOM1,@CONTRL   ;FORCE MISSES TO BOTH GROUPS.
2520 012224 000402      BR      ME1
2521
2522      LOC=.           ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2523      LOC=-4&LOC
2524      LOC=LOC+4
    
```

```

2525          012230          . =LOC
2526
2527 012230 000240          NOP
2528 012232 000240          ME1:  NOP
2529 012234 010412          MOV    R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2530 012236 005701          ME2:  TST    R1      ;THE FETCH OF THIS INSTRUCTION
                                ;SHOULD CAUSE THE ABORT.
2531
2532 012240 005012          CLR    (R2)
2533 012242 000240          NOP
2534
2535 012244          ME3:
2536 012244 010437 001230          MOV    R4,$TMP2      ;REPORT ERROR. MAINTENANCE
                                ;FUNCTION FAILED TO
                                ;CAUSE ERROR.
2537
2538 012250 104127          1$:   ERROR 127
2539 012252 012737 177777 032334          MOV    #-1,MANFL2
2540 012260 000500          BR     MEDONE
2541
2542 012262 022737 104410 177744          MEERR0: CMP    #104410,@MEMERR      ;DID THE ERROR REGISTER
2543 012270 001042          BNE                    ;SET PROPERLY?
2544
2545 012272 022626          64$:  CMP    (SP)+,(SP)+      ;RESET THE STACK
2546 012274 005037 177572          65$:  CLR    @MMR0
2547 012300 005037 172516          CLR    @MMR3
2548 012304 012737 177777 177744          MOV    #-1,@MEMERR      ;TRY TO CLEAR THE ERROR
2549 012312 005737 177744          TST    @MEMERR          ;REGISTER.
2550 012316 001416          BEQ    68$
2551
2552 012320          66$:
2553 012320 013737 177740 001230          MOV    @LOADRS,$TMP2      ;ERROR REGISTER WON'T
2554 012326 013737 177742 001232          MOV    @HIADRS,$TMP3      ;CLEAR
2555 012334 013737 177744 001234          MOV    @MEMERR,$TMP4
2556
2557 012342 104130          67$:  ERROR 130
2558 012344 012737 177777 032314          MOV    #-1,MMRFLG        ;SIGNAL BAD REGISTER.
2559 012352 000443          BR     MEDONE
2560
2561 012354 022737 177740 177740          68$:  CMP    #177740,@LOADRS    ;SEE IF ADDRESS REGISTER
2562 012362 001356          BNE                    ;UNLOCKED.
2563 012364 022737 000003 177742          CMP    #3,@HIADRS
2564 012372 001352          BNE    66$
2565 012374 000432          BR     MEDONE
2566
2567 012376          69$:
2568 012376 012637 001230          MOV    (SP)+,$TMP2      ;REPORT ERROR REGISTER
2569 012402 005726          TST    (SP)+          ;NOT SET AS EXPECTED.
2570 012404 013737 177740 001232          MOV    @LOADRS,$TMP3      ;RESET THE STACK.
2571 012412 013737 177742 001234          MOV    @HIADRS,$TMP4
2572 012420 012737 100000 001236          MOV    #100000,$TMP5
2573 012426 012737 104410 001240          MOV    #104410,$TMP6
2574 012434 013737 177744 001242          MOV    @MEMERR,$TMP7
2575
2576 012442 104131          70$:  ERROR 131
2577 012444 012737 177777 032334          MOV    #-1,MANFL2        ;SIGNAL BAD REGISTER
2578 012452 012737 177777 032330          MOV    #-1,MMRFL2
2579 012460 000705          BR     65$
2580 012462 104416          MEDONE: RSET
    
```

2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636

012464 000004
012466 012737 000040 001274
000022
012474 012737 013000 032100
012502 113737 001102 001224
012510 012737 012576 000114
012516 012704 010000
012522 012702 177750
012526 012737 000014 177746
012534 012705 012556

012540 000401

012542
012540
012544
012544

012544 000240
012546 010412
012550 021502
012552 005012

012554 005701
012556 000240

012560
012560 010437 001230

012564 104127
012566 012737 177777 032334
012574 000500

012576 022737 004404 177744
012604 001042

012606 022626
012610 005037 177572
012614 005037 172516
012620 012737 177777 177744

```
*****
*TEST 22          CACHE MAINTENANCE AND ERROR REGISTERS TEST 6
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE,
*WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
*
*****
TST22:  SCOPE
        MOV     #40,$TIMES      ;;DO 40 ITERATIONS
MF=$TN-1
        MOV     #TST23,SKAD     ;SET THE SKAD REGISTER
                                ;IN CASE THE TEST ABORTS.
        MOVB   $TSTNM,$TMP0
        MOV     @MFERR0,@#CACHVEC ;SET UP FOR THE ERROR.
        MOV     #10000,R4       ;PATTERN TO BE LOADED INTO THE
        MOV     @MAINT,R2       ;MAINTENANCE REGISTER.
        MOV     @MOM1,@#CONTRL  ;FORCE MISSES TO BOTH GROUPS.
        MOV     @MF2,R5        ;A REFERENCE TO THIS ADDRESS
                                ;WILL CAUSE A PARITY TRAP BECAUSE
                                ;THE OTHER WORD IN THE PAIR
                                ;WILL HAVE THE APPROPRIATE
                                ;PARITY TO CAUSE THE MAINTENANCE
                                ;FUNCTION WHICH WILL BE SET
                                ;TO FORCE THE ERROR.
        BR     MF1
        LOC=.                   ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
        LOC=-4&LOC
        LOC=LOC+4
        .=LOC
MF1:    NOP
        MOV     R4,(R2)         ;SET THE MAINTENANCE REGISTER.
        CMP     (R5),R2        ;THIS REFERENCE TO (R5) WILL CAUSE A
        CLR     (R2)           ;PARITY TRAP SINCE THE OTHER IN THAT
                                ;PAIR WILL CAUSE A PARITY ERROR.
        TST     R1             ;THIS WORD WILL CAUSE THE ERROR
        NOP                    ;WHEN THIS WORD IS REFERENCED.
MF2:
MF3:    MOV     R4,$TMP2       ;REPORT ERROR. MAINTENANCE
                                ;FUNCTION FAILED TO
                                ;CAUSE ERROR.
1$:    ERROR   127
        MOV     #-1,MANFL2
        BR     MFDONE
MFERR0: CMP     #4404,@#MEMERR ;DID THE ERROR REGISTER
        BNE    69$           ;SET PROPERLY?
64$:   CMP     (SP)+,(SP)+    ;RESET THE STACK
65$:   CLR     @#MMR0
        CLR     @#MMR3
        MOV     #-1,@#MEMERR  ;TRY TO CLEAR THE ERROR
```

```

2637 012626 005737 177744      TST      @MEMERR      ;REGISTER.
2638 012632 001416      BEQ      68$
2639
2640 012634      66$:      MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2641 012634 013737 177740 001230      ;CLEAR
2642 012642 013737 177742 001232      MOV      @HIADRS,$TMP3
2643 012650 013737 177744 001234      MOV      @MEMERR,$TMP4
2644
2645 012656 104130      67$:      ERROR    130
2646 012660 012737 177777 032314      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
2647 012666 000443      BR      MFDONE
2648
2649 012670 022737 177740 177740 68$:      CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2650 012676 001356      BNE     66$ ;UNLOCKED.
2651 012700 022737 000003 177742      CMP      #3,@HIADRS
2652 012706 001352      BNE     66$
2653 012710 000432      BR      MFDONE
2654
2655 012712      69$:      MOV      (SP)+,$TMP2 ;REPORT ERROR REGISTER
2656 012712 012637 001230      TST      (SP)+ ;NOT SET AS EXPECTED.
2657 012716 005726      ;RESET THE STACK.
2658 012720 013737 177740 001232      MOV      @LOADRS,$TMP3
2659 012726 013737 177742 001234      MOV      @HIADRS,$TMP4
2660 012734 012737 010000 001236      MOV      #10000,$TMP5
2661 012742 012737 004404 001240      MOV      #4404,$TMP6
2662 012750 013737 177744 001242      MOV      @MEMERR,$TMP7
2663
2664 012756 104131      70$:      ERROR    131
2665 012760 012737 177777 032334      MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
2666 012766 012737 177777 032330      MOV      #-1,MMRFL2
2667 012774 000705      BR      65$
2668 012776 104416      MFDONE: RSET
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678 013000 000004      *****
2679 013002 012737 000040 001274      :*TEST 23      CACHE MAINTENANCE AND ERROR REGISTERS TEST 7
2680 000023      :*
2681
2682 013010 012737 013320 032100      :*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2683
2684 013016 113737 001102 001224      :*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE,
2685
2686 013024 104430      :*WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2687 013026 104432      :*
2688 013030 104434      *****
2689 013032 104436      TST23: SCOPE
2690 013034 012704 040000      MOV      #40000,R4 ;:DO 40 ITERATIONS
2691 013040 012702 177750      MOV      #MAINT,R2 ;:SET THE SKAD REGISTER
2692 013044 012737 013116 000114      MOV      #MGERR0,@CACHVEC ;:IN CASE THE TEST ABORTS.
;:SET UP FOR THE ERROR.
;:IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
;:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
;:IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
;:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
;:THIS PATTERN WILL BE PUT IN THE
;:MAINTENANCE REGISTER.

```

```

2693 013052 012737 000014 177746 MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2694 013060 000401 BR MG1
2695
2696 013062 LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!
2697 013060 LOC--4&LOC
2698 013064 LOC=LOC+4
2699 013064 .=LOC
2700
2701 013064 000240 MG1: NOP
2702 013066 010412 MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
2703 013070 000240 NOP ;THE REFERENCE TO THIS NOP
2704 013072 005701 MG2: TST R1 ;SHOULD CAUSE A PARITY ERROR TO OCCUR AT
2705 ;MG2, RESULTING IN A TRAP!
2706 013074 005012 CLR (R2)
2707 013076 000240 NOP
2708
2709 013100 MG3:
2710 013100 010437 001230 MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
;FUNCTION FAILED TO
;CAUSE ERROR.
2711
2712 013104 104127 1$: ERROR 127
2713 013106 012737 177777 032334 MOV #-1,MANFL2
2714 013114 000500 BR MGDONE
2715
2716 013116 022737 004410 177744 MGERR0: CMP #4410,@MEMERR ;DID THE ERROR REGISTER
2717 013124 001042 BNE 69$ ;SET PROPERLY?
2718
2719 013126 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2720 013130 005037 177572 65$: CLR @MMR0
2721 013134 005037 172516 CLR @MMR3
2722 013140 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
2723 013146 005737 177744 TST @MEMERR ;REGISTER.
2724 013152 001416 BEQ 68$
2725
2726 013154 66$:
2727 013154 013737 177740 001230 MOV @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2728 013162 013737 177742 001232 MOV @HIADRS,$TMP3 ;CLEAR
2729 013170 013737 177744 001234 MOV @MEMERR,$TMP4
2730
2731 013176 104130 67$: ERROR 130
2732 013200 012737 177777 032314 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
2733 013206 000443 BR MGDONE
2734
2735 013210 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2736 013216 001356 BNE 66$ ;UNLOCKED.
2737 013220 022737 000003 177742 CMP #3,@HIADRS
2738 013226 001352 BNE 66$
2739 013230 000432 BR MGDONE
2740
2741 013232 69$:
2742 013232 012637 001230 MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
2743 013236 005726 TST (SP)+ ;NOT SET AS EXPECTED.
2744 013240 013737 177740 001232 MOV @LOADRS,$TMP3 ;RESET THE STACK.
2745 013246 013737 177742 001234 MOV @HIADRS,$TMP4
2746 013254 012737 040000 001236 MOV #40000,$TMP5
2747 013262 012737 004410 001240 MOV #4410,$TMP6
2748 013270 013737 177744 001242 MOV @MEMERR,$TMP7

```

```

2749
2750 013276 104131          70$:  ERROR 131
2751 013300 012737 177777 032334  MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
2752 013306 012737 177777 032330  MOV #-1,MMRFL2
2753 013314 000705          BR 65$
2754 013316 104416          MGDONE: RSET
2755
2756
2757
2758 :*****
2759 :*TEST 24          CACHE MAINTENANCE AND ERROR REGISTERS TEST 10
2760 :*
2761 :*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
2762 :*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE
2763 :*LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
2764 :*ABILITY TO SET CORRECTLY FOR THIS ERROR.
2765 :*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
2766 :*TO THE CACHE.
2767 :*
2768 :*****
2768 013320 000004          TST24: SCOPE
2769 013322 012737 000040 001274  MOV #40,$TIMES ;:DO 40 ITERATIONS
2770          000024          MH=$TN-1
2771
2772 013330 012737 013664 032100  MOV #TST25,SKAD ;SET THE SKAD REGISTER
2773          ;IN CASE THE TEST ABORTS.
2774 013336 113737 001102 001224  MOVB $TSTNM,$TMP0
2775
2776 013344 104430          SKPBER ;:IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2777 013346 104432          SKPBCN ;:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2778 013350 104434          SKPBMN ;:IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
2779 013352 104436          SKPBHM ;:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2780 013354 012737 013462 000114  MOV #MHERR0,@#CACHVEC ;SET UP FOR THE ERROR.
2781 013362 012704 000400  MOV #400,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2782 013366 012702 177750  MOV #MAINT,R2
2783 013372 012737 000030 177746  MOV #SOM1,@#CONTRL ;FORCE SELECT GROUP 0 AND
2784          ;FORCE MISS THE OTHER
2785          ;GROUP
2786 013400 012705 013442  MOV #MH1,R5 ;MAKE MH1 A HIT IN
2787 013404 005715  TST (R5) ;GROUP GP.
2788 013406 005715  TST (R5)
2789
2790          ;SEE IF REFERENCE ADDRESS
2791 013410 032737 000010 177752  BIT #10,@#HITMIS ;IS A HIT.
2792 013416 001007  BNE 1$
2793          ;IF NOT ERROR!
2794 013420 010537 001230  MOV R5,$TMP2
2795 013424 012737 000000 001226  MOV #0,$TMP1
2796 013432 104001  ERROR 1
2797
2798 013434 104420  SKIPT ;ERROR FATAL. GO TO NEXT TEST.
2799
2800          1$: NOP ;PUT THE PATTERN IN THE
2801 013440 010412  MOV R4,(R2) ;MAINTENANCE REGISTER.
2802 013442 005012  MH1: CLR (R2) ;THE FETCH OF THIS NEXT
2803          ;INSTRUCTION SHOULD CAUSE
2804          ;A PARITY ERROR IN THE
    
```

```

2805                                     ;CACHE ADDRESS MEMORY GROUP GP.
2806
2807
2808 013444                               MH2:                               ;REPORT ERROR. MAINTENANCE
2809 013444 010437 001230                MOV    R4,$TMP2                       ;FUNCTION FAILED TO
2810                                     ;CAUSE ERROR.
2811 013450 104127                          1$:    ERROR    127
2812 013452 012737 177777 032334        MOV    #-1,MANFL2
2813 013460 000500                          BR     MHDONE
2814
2815 013462 022737 004420 177744        MHERR0: CMP    #4420,@MEMERR           ;DID THE ERROR REGISTER
2816 013470 001042                          BNE    69$                               ;SET PROPERLY?
2817
2818 013472 022626                          64$:   CMP    (SP)+,(SP)+               ;RESET THE STACK
2819 013474 005037 177572                          65$:   CLR    @MMR0
2820 013500 005037 172516                          CLR    @MMR3
2821 013504 012737 177777 177744        MOV    #-1,@MEMERR                       ;TRY TO CLEAR THE ERROR
2822 013512 005737 177744                          TST    @MEMERR                           ;REGISTER.
2823 013516 001416                          BEQ    68$
2824
2825 013520                               66$:   MOV    @LOADRS,$TMP2                 ;ERROR REGISTER WON'T
2826 013520 013737 177740 001230                MOV    @HIADRS,$TMP3                     ;CLEAR
2827 013526 013737 177742 001232                MOV    @MEMERR,$TMP4
2828 013534 013737 177744 001234
2829
2830 013542 104130                          67$:   ERROR    130
2831 013544 012737 177777 032314        MOV    #-1,MMRFLG                         ;SIGNAL BAD REGISTER
2832 013552 000443                          BR     MHDONE
2833
2834 013554 022737 177740 177740        68$:   CMP    #177740,@LOADRS             ;SEE IF ADDRESS REGISTER
2835 013562 001356                          BNE    66$                               ;UNLOCKED.
2836 013564 022737 000003 177742        CMP    #3,@HIADRS
2837 013572 001352                          BNE    66$
2838 013574 000432                          BR     MHDONE
2839
2840 013576                               69$:   MOV    (SP)+,$TMP2                   ;REPORT ERROR REGISTER
2841 013576 012637 001230                TST    (SP)+                             ;NOT SET AS EXPECTED.
2842 013602 005726                          MOV    @LOADRS,$TMP3                     ;RESET THE STACK.
2843 013604 013737 177740 001232                MOV    @HIADRS,$TMP4
2844 013612 013737 177742 001234                MOV    #400,$TMP5
2845 013620 012737 000400 001236                MOV    #4420,$TMP6
2846 013626 012737 004420 001240                MOV    @MEMERR,$TMP7
2847 013634 013737 177744 001242
2848
2849 013642 104131                          70$:   ERROR    131
2850 013644 012737 177777 032334        MOV    #-1,MANFL2                         ;SIGNAL BAD REGISTER
2851 013652 012737 177777 032330        MOV    #-1,MMRFL2
2852 013660 000705                          BR     65$
2853 013662 104416                          MHDONE: RSET
2854
2855
2856
2857
2858
2859
2860

```

```

*****
;*TEST 25      CACHE MAINTENANCE AND ERROR REGISTERS TEST 11
;*
;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
;*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE

```

```

2861 ;*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
2862 ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
2863 ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
2864 ;*TO THE CACHE.
2865 ;*
2866 ;*****
2867 TST25: SCOPE
2868 013664 000004 MOV #40,$TIMES ;;DO 40 ITERATIONS
2869 013666 012737 000040 001274 MI=$TN-1
2870 000025
2871 013674 012737 014230 032100 MOV #TST26,SKAD ;SET THE SKAD REGISTER
2872 ;IN CASE THE TEST ABORTS.
2873 013702 113737 001102 001224 MOV $TSTNM,$TMP0
2874
2875 013710 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2876 013712 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2877 013714 104434 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2878 013716 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2879 013720 012737 014026 000114 MOV #MIERRO,@#CACHVEC ;SET UP FOR THE ERROR.
2880 013726 012704 001000 MOV #1000,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2881 013732 012702 177750 MOV #MAINT,R2
2882 013736 012737 000030 177746 MOV #SOM1,@#CONTRL ;FORCE SELECT GROUP 0 AND
2883 ;FORCE MISS THE OTHER
2884 ;GROUP
2885 013744 012705 014006 MOV #MI1,R5 ;MAKE MI1 A HIT IN
2886 013750 005715 TST (R5) ;GROUP GP.
2887 013752 005715 TST (R5)
2888
2889 ;SEE IF REFERENCE ADDRESS
2890 013754 032737 000010 177752 BIT #10,@#HITMIS ;IS A HIT.
2891 013762 001007 BNE 1$ ;IF NOT ERROR!
2892
2893 013764 010537 001230 MOV R5,$TMP2
2894 013770 012737 000000 001226 MOV #0,$TMP1
2895 013776 104001 ERROR 1
2896
2897 014000 104420 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
2898
2899 014002 000240 1$: NOP ;PUT THE PATTERN IN THE
2900 014004 010412 MOV R4,(R2) ;MAINTENANCE REGISTER.
2901 014006 005012 MI1: CLR (R2) ;THE FETCH OF THIS NEXT
2902 ;INSTRUCTION SHOULD CAUSE
2903 ;A PARITY ERROR IN THE
2904 ;CACHE ADDRESS MEMORY GROUP GP.
2905
2906
2907 014010 MI2: ;REPORT ERROR. MAINTENANCE
2908 014010 010437 001230 MOV R4,$TMP2 ;FUNCTION FAILED TO
2909 ;CAUSE ERROR.
2910 014014 104127 1$: ERROR 127
2911 014016 012737 177777 032334 MOV #-1,MANFL2
2912 014024 000500 BR MIDONE
2913
2914 014026 022737 004420 177744 MIERRO: CMP #4420,@#MEMERR ;DID THE ERROR REGISTER
2915 014034 001042 BNE 69$ ;SET PROPERLY?
2916

```



```

2917 014036 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2918 014040 005037 177572 65$: CLR @MMR0
2919 014044 005037 172516 CLR @MMR3
2920 014050 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
2921 014056 005737 177744 TST @MEMERR ;REGISTER.
2922 014062 001416 BEQ 68$
2923
2924 014064 66$: MOV @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2925 014064 013737 177740 001230 ;CLEAR
2926 014072 013737 177742 001232 MOV @HIADRS,$TMP3
2927 014100 013737 177744 001234 MOV @MEMERR,$TMP4
2928
2929 014106 104130 67$: ERROR 130
2930 014110 012737 177777 032314 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
2931 014116 000443 BR MIDONE
2932
2933 014120 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2934 014126 001356 BNE 66$ ;UNLOCKED.
2935 014130 022737 000003 177742 CMP #3,@HIADRS
2936 014136 001352 BNE 66$
2937 014140 000432 BR MIDONE
2938
2939 014142 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
2940 014142 012637 001230 TST (SP)+ ;NOT SET AS EXPECTED.
2941 014146 005726 MOV @LOADRS,$TMP3 ;RESET THE STACK.
2942 014150 013737 177740 001232 MOV @HIADRS,$TMP4
2943 014156 013737 177742 001234 MOV #1000,$TMP5
2944 014164 012737 001000 001236 MOV #4420,$TMP6
2945 014172 012737 004420 001240 MOV @MEMERR,$TMP7
2946 014200 013737 177744 001242
2947
2948 014206 104131 70$: ERROR 131
2949 014210 012737 177777 032334 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
2950 014216 012737 177777 032330 MOV #-1,MMRFL2
2951 014224 000705 BR 65$
2952 014226 104416 MIDONE: RSET
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965

```

```

*****
*TEST 26 CACHE MAINTENANCE AND ERROR REGISTERS TEST 12
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE
*LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```

```

2966 014230 000004 TST26: SCOPE
2967 014232 012737 000040 001274 MOV #40,$TIMES ;:DO 40 ITERATIONS
2968 000026 MJ=$TN-1
2969 ;SET THE SKAD REGISTER
2970 014240 012737 014574 032100 MOV #TST27,SKAD ;IN CASE THE TEST ABORTS.
2971
2972 014246 113737 001102 001224 MOVB $TSTNM,$TMP0

```

```

2973
2974 014254 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2975 014256 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2976 014260 104434 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2977 014262 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2978 014264 012737 014372 000114 MOV #MJERRO,@#CACHVEC ;SET UP FOR THE ERROR.
2979 014272 012704 002000 MOV #2000,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2980 014276 012702 177750 MOV #MAINT,R2
2981 014302 012737 000044 177746 MOV #S1M0,@#CONTRL ;FORCE SELECT GROUP 1 AND
2982 ;FORCE MISS THE OTHER
2983 ;GROUP
2984 014310 012705 014352 MOV #MJ1,R5 ;MAKE MJ1 A HIT IN
2985 014314 005715 TST (R5) ;GROUP GP.
2986 014316 005715 TST (R5)
2987
2988 ;SEE IF REFERENCE ADDRESS
2989 014320 032737 000010 177752 BIT #10,@#HITMIS ;IS A HIT.
2990 014326 001007 BNE 1$
2991 ;IF NOT ERROR!
2992 014330 010537 001230 MOV R5,$TMP2
2993 014334 012737 000001 001226 MOV #1,$TMP1
2994 014342 104001 ERROR 1
2995
2996 014344 104420 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
2997
2998 014346 000240 1$: NOP ;PUT THE PATTERN IN THE
2999 014350 010412 MOV R4,(R2) ;MAINTENANCE REGISTER.
3000 014352 005012 MJ1: CLR (R2) ;THE FETCH OF THIS NEXT
3001 ;INSTRUCTION SHOULD CAUSE
3002 ;A PARITY ERROR IN THE
3003 ;CACHE ADDRESS MEMORY GROUP GP.
3004
3005
3006 014354 MJ2: ;REPORT ERROR. MAINTENANCE
3007 014354 010437 001230 MOV R4,$TMP2 ;FUNCTION FAILED TO
3008 ;CAUSE ERROR.
3009 014360 104127 1$: ERROR 127
3010 014362 012737 177777 032334 MOV #-1,MANFL2
3011 014370 000500 BR MJDONE
3012
3013 014372 022737 004440 177744 MJERRO: CMP #4440,@#MEMERR ;DID THE ERROR REGISTER
3014 014400 001042 BNE 69$ ;SET PROPERLY?
3015
3016 014402 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3017 014404 005037 177572 65$: CLR @#MMR0
3018 014410 005037 172516 CLR @#MMR3
3019 014414 012737 177777 177744 MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
3020 014422 005737 177744 TST @#MEMERR ;REGISTER.
3021 014426 001416 BEQ 68$
3022
3023 014430 66$: ;ERROR REGISTER WON'T
3024 014430 013737 177740 001230 MOV @#LOADRS,$TMP2 ;CLEAR
3025 014436 013737 177742 001232 MOV @#HIADRS,$TMP3
3026 014444 013737 177744 001234 MOV @#MEMERR,$TMP4
3027
3028 014452 104130 67$: ERROR 130
    
```

```

3029 014454 012737 177777 032314      MOV    #-1,MMRFLG      ;SIGNAL BAD REGISTER
3030 014462 000443      BR     MJDONE
3031
3032 014464 022737 177740 177740 68$:  CMP    #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3033 014472 001356      BNE   66$              ;UNLOCKED.
3034 014474 022737 000003 177742      CMP    #3,@#HIADRS
3035 014502 001352      BNE   66$
3036 014504 000432      BR     MJDONE
3037
3038 014506      69$:
3039 014506 012637 001230      MOV    (SP)+,$TMP2     ;REPORT ERROR REGISTER
3040 014512 005726      TST   (SP)+           ;NOT SET AS EXPECTED.
3041 014514 013737 177740 001232      MOV    @#LOADRS,$TMP3  ;RESET THE STACK.
3042 014522 013737 177742 001234      MOV    @#HIADRS,$TMP4
3043 014530 012737 002000 001236      MOV    #2000,$TMP5
3044 014536 012737 004440 001240      MOV    #4440,$TMP6
3045 014544 013737 177744 001242      MOV    @#MEMERR,$TMP7
3046
3047 014552 104131      70$:  ERROR 131
3048 014554 012737 177777 032334      MOV    #-1,MANFL2     ;SIGNAL BAD REGISTER
3049 014562 012737 177777 032330      MOV    #-1,MMRFL2
3050 014570 000705      BR     65$
3051 014572 104416      MJDONE: RSET

```

```

3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084

```

```

:*****
:*TEST 27      CACHE MAINTENANCE AND ERROR REGISTERS TEST 13
:*
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
:*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE
:*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
:*ABILITY TO SET CORRECTLY FOR THIS ERROR.
:*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
:*TO THE CACHE.
:*
:*****
TST27:  SCOPE
MOV     #40,$TIMES      ;;DO 40 ITERATIONS
MK=$TN-1
MOV     #TST30,SKAD    ;SET THE SKAD REGISTER
                          ;IN CASE THE TEST ABORTS.
MOVB   $TSTNM,$TMP0
SKPBER                      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN                      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMM                      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM                      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV     #MKERRO,@#CACHVEC  ;SET UP FOR THE ERROR.
MOV     #4000,R4           ;PATTERN TO BE PUT IN MAINT. REG.
MOV     #MAINT,R2
MOV     #S1MO,@#CONTRL    ;FORCE SELECT GROUP 1 AND
                          ;FORCE MISS THE OTHER
                          ;GROUP
MOV     #MK1,R5           ;MAKE MK1 A HIT IN
TST    (R5)              ;GROUP GP.

```

```

3085 014662 005715          TST      (R5)
3086
3087                          ;SEE IF REFERENCE ADDRESS
3088 014664 032737 000010 177752  BIT      #10,@#HITMIS ;IS A HIT.
3089 014672 001007          BNE      1$
3090                          ;IF NOT ERROR!
3091 014674 010537 001230          MOV      R5,$TMP2
3092 014700 012737 000001 001226  MOV      #1,$TMP1
3093 014706 104001          ERROR    1
3094
3095 014710 104420          SKIPT
3096                          ;ERROR FATAL. GO TO NEXT TEST.
3097 014712 000240          1$: NOP
3098 014714 010412          MOV      R4,(R2)
3099 014716 005012          MK1: CLR      (R2)
3100                          ;PUT THE PATTERN IN THE
3101                          ;MAINTENANCE REGISTER.
3102                          ;THE FETCH OF THIS NEXT
3103                          ;INSTRUCTION SHOULD CAUSE
3104                          ;A PARITY ERROR IN THE
3105                          ;CACHE ADDRESS MEMORY GROUP GP.
3106 014720 010437 001230          MK2: MOV      R4,$TMP2
3107                          ;REPORT ERROR. MAINTENANCE
3108                          ;FUNCTION FAILED TO
3109                          ;CAUSE ERROR.
3110 014724 104127          1$: ERROR    127
3111 014726 012737 177777 032334  MOV      #-1,MANFL2
3112 014734 000500          BR      MKDONE
3113 014736 022737 004440 177744  MKERR0: CMP     #4440,@#MEMERR ;DID THE ERROR REGISTER
3114 014744 001042          BNE      69$
3115                          ;SET PROPERLY?
3116 014746 022626          64$: CMP     (SP)+,(SP)+
3117 014750 005037 177572          65$: CLR     @#MMR0
3118 014754 005037 172516          CLR     @#MMR3
3119 014760 012737 177777 177744  MOV     #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
3120 014766 005737 177744          TST     @#MEMERR ;REGISTER.
3121 014772 001416          BEQ     68$
3122 014774          66$:
3123 014774 013737 177740 001230  MOV     @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
3124 015002 013737 177742 001232  MOV     @#HIADRS,$TMP3 ;CLEAR
3125 015010 013737 177744 001234  MOV     @#MEMERR,$TMP4
3126
3127 015016 104130          67$: ERROR    130
3128 015020 012737 177777 032314  MOV     #-1,MMRFLG ;SIGNAL BAD REGISTER
3129 015026 000443          BR      MKDONE
3130
3131 015030 022737 177740 177740  68$: CMP     #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3132 015036 001356          BNE     66$ ;UNLOCKED.
3133 015040 022737 000003 177742  CMP     #3,@#HIADRS
3134 015046 001352          BNE     66$
3135 015050 000432          BR      MKDONE
3136
3137 015052          69$:
3138 015052 012637 001230          MOV     (SP)+,$TMP2 ;REPORT ERROR REGISTER
3139 015056 005726          TST     (SP)+ ;NOT SET AS EXPECTED.
3140 015060 013737 177740 001232  MOV     @#LOADRS,$TMP3 ;RESET THE STACK.

```

```

3141 015066 013737 177742 001234
3142 015074 012737 004000 001236
3143 015102 012737 004440 001240
3144 015110 013737 177744 001242
3145
3146 015116 104131
3147 015120 012737 177777 032334
3148 015126 012737 177777 032330
3149 015134 000705
3150 015136 104416
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164 015140 000004
3165 015142 012737 000040 001274
3166 000030
3167
3168 015150 012737 015504 032100
3169
3170 015156 113737 001102 001224
3171
3172 015164 104430
3173 015166 104432
3174 015170 104434
3175 015172 104436
3176 015174 012737 015302 000114
3177 015202 012704 000020
3178 015206 012702 177750
3179 015212 012737 000030 177746
3180
3181
3182 015220 012705 015262
3183 015224 005715
3184 015226 005715
3185
3186
3187 015230 032737 000010 177752
3188 015236 001007
3189
3190 015240 010537 001230
3191 015244 012737 000000 001226
3192 015252 104001
3193
3194 015254 104420
3195
3196 015256 000240

```

```

MOV @WHIADRS,$TMP4
MOV #4000,$TMP5
MOV #4440,$TMP6
MOV @MEMERR,$TMP7

70$: ERROR 131
MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
MOV #-1,MMRFL2
BR 65$
MKDONE: RSET

:*****
:*TEST 30 CACHE MAINTENANCE AND ERROR REGISTERS TEST 14
:*
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
:*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE
:*LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
:*ABILITY TO SET CORRECTLY FOR THIS ERROR.
:*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
:*TO THE CACHE.
:*
:*****
TST30: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
ML=$TN-1
MOV #TST31,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MLERRO,@CACHVEC ;SET UP FOR THE ERROR.
MOV #20,R4 ;PATTERN TO BE PUT IN MAINT. REG.
MOV #MAINT,R2
MOV #SOM1,@CONTRL ;FORCE SELECT GROUP 0 AND
;FORCE MISS THE OTHER
;GROUP
MOV #ML1,R5 ;MAKE ML1 A HIT IN
TST (R5) ;GROUP GP.
TST (R5)
;SEE IF REFERENCE ADDRESS
;IS A HIT.
;IF NOT ERROR!
MOV R5,$TMP2
MOV #0,$TMP1
ERROR 1
SKIPT ;ERROR FATAL. GO TO NEXT TEST.
1$: NOP ;PUT THE PATTERN IN THE

```

```

3197 015260 010412      MOV      R4,(R2)      ;MAINTENANCE REGISTER.
3198 015262 005012      ML1:    CLR      (R2)      ;THE FETCH OF THIS NEXT
3199                                     ;INSTRUCTION SHOULD CAUSE
3200                                     ;A PARITY ERROR IN THE
3201                                     ;CACHE DATA MEMORY GROUP GP.
3202
3203
3204 015264                                     ML2:
3205 015264 010437 001230      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
3206                                     ;FUNCTION FAILED TO
3207 015270 104127                                     ;CAUSE ERROR.
3208 015272 012737 177777 032334      1$:    ERROR      127
3209 015300 000500      MOV      #-1,MANFL2
3210                                     BR      MLDONE
3211 015302 022737 004500 177744      MLERRO: CMP      #4500,@MEMERR ;DID THE ERROR REGISTER
3212 015310 001042      BNE                                     ;SET PROPERLY?
3213
3214 015312 022626      64$:    CMP      (SP)+,(SP)+ ;RESET THE STACK
3215 015314 005037 177572      65$:    CLR      @MMR0
3216 015320 005037 172516      CLR      @MMR3
3217 015324 012737 177777 177744      MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3218 015332 005737 177744      TST      @MEMERR      ;REGISTER.
3219 015336 001416      BEQ      68$
3220
3221 015340      66$:
3222 015340 013737 177740 001230      MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
3223 015346 013737 177742 001232      MOV      @HIADRS,$TMP3 ;CLEAR
3224 015354 013737 177744 001234      MOV      @MEMERR,$TMP4
3225
3226 015362 104130      67$:    ERROR      130
3227 015364 012737 177777 032314      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
3228 015372 000443      BR      MLDONE
3229
3230 015374 022737 177740 177740      68$:    CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3231 015402 001356      BNE      66$ ;UNLOCKED.
3232 015404 022737 000003 177742      CMP      #3,@HIADRS
3233 015412 001352      BNE      66$
3234 015414 000432      BR      MLDONE
3235
3236 015416      69$:
3237 015416 012637 001230      MOV      (SP)+,$TMP2 ;REPORT ERROR REGISTER
3238 015422 005726      TST      (SP)+ ;NOT SET AS EXPECTED.
3239 015424 013737 177740 001232      MOV      @LOADRS,$TMP3 ;RESET THE STACK.
3240 015432 013737 177742 001234      MOV      @HIADRS,$TMP4
3241 015440 012737 000020 001236      MOV      #20,$TMP5
3242 015446 012737 004500 001240      MOV      #4500,$TMP6
3243 015454 013737 177744 001242      MOV      @MEMERR,$TMP7
3244
3245 015462 104131      70$:    ERROR      131
3246 015464 012737 177777 032334      MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
3247 015472 012737 177777 032330      MOV      #-1,MMRFL2
3248 015500 000705      BR      65$
3249 015502 104416      MLDONE: RSET
3250
3251
3252

```

::*****

```

3253      ;*TEST 31      CACHE MAINTENANCE AND ERROR REGISTERS TEST 15
3254      ;*
3255      ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
3256      ;*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE
3257      ;*HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
3258      ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
3259      ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
3260      ;*TO THE CACHE.
3261      ;*
3262      ;*****
3263      TST31: SCOPE
3264      015504 000004      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3265      015506 012737 000040 001274      MN=$TN-1
3266      ;SET THE SKAD REGISTER
3267      015514 012737 016050 03210C      MOV      #TST32,SKAD      ;IN CASE THE TEST ABORTS.
3268      ;
3269      015522 113737 001102 001224      MOV      $TSTNM,$TMPO
3270      ;
3271      015530 104430      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3272      015532 104432      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3273      015534 104434      SKPBMM      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3274      015536 104436      SKPBMM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3275      015540 012737 015646 000114      MOV      #NMERRO,@#CACHVEC      ;SET UP FOR THE ERROR.
3276      015546 012704 000040      MOV      #40,R4      ;PATTERN TO BE PUT IN MAINT. REG.
3277      015552 012702 177750      MOV      #MAINT,R2
3278      015556 012737 000030 177746      MOV      #SOM1,@#CONTRL      ;FORCE SELECT GROUP 0 AND
3279      ;FORCE MISS THE OTHER
3280      ;GROUP
3281      015564 012705 015626      MOV      #NM1,R5      ;MAKE NM1 A HIT IN
3282      015570 005715      TST      (R5)      ;GROUP GP.
3283      015572 005715      TST      (R5)
3284      ;
3285      ;SEE IF REFERENCE ADDRESS
3286      015574 032737 000010 177752      BIT      #10,@#HITMIS      ;IS A HIT.
3287      015602 001007      BNE      1$
3288      ;IF NOT ERROR!
3289      015604 010537 001230      MOV      R5,$TMP2
3290      015610 012737 000000 001226      MOV      #0,$TMP1
3291      015616 104001      ERROR      1
3292      ;
3293      015620 104420      SKIPT      ;ERROR FATAL. GO TO NEXT TEST.
3294      ;
3295      015622 000240      1$:      NOP
3296      015624 010412      MOV      R4,(R2)      ;PUT THE PATTERN IN THE
3297      015626 005012      NM1:     CLR      (R2)      ;MAINTENANCE REGISTER.
3298      ;THE FETCH OF THIS NEXT
3299      ;INSTRUCTION SHOULD CAUSE
3300      ;A PARITY ERROR IN THE
3301      ;CACHE DATA MEMORY GROUP GP.
3302      ;
3303      015630      NM2:     MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
3304      015630 010437 001230      ;FUNCTION FAILED TO
3305      ;CAUSE ERROR.
3306      015634 104127      1$:     ERROR      127
3307      015636 012737 177777 032334      MOV      #-1,MAN,FL2
3308      015644 000500      BR      NMDONE

```

```

3309
3310 015646 022737 004500 177744 NMERR0: CMP #4500,@MEMERR ;DID THE ERROR REGISTER
3311 015654 001042 BNE 69$ ;SET PROPERLY?
3312
3313 015656 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3314 015660 005037 177572 65$: CLR @MMR0
3315 015664 005037 172516 CLR @MMR3
3316 015670 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3317 015676 005737 177744 TST @MEMERR ;REGISTER.
3318 015702 001416 BEQ 68$
3319
3320 015704 66$: MOV @LOADRS,$TMP2 ;ERROR REGISTER WON'T
3321 015704 013737 177740 001230 MOV @HIADRS,$TMP3 ;CLEAR
3322 015712 013737 177742 001232 MOV @MEMERR,$TMP4
3323 015720 013737 177744 001234
3324
3325 015726 104130 67$: ERROR 130
3326 015730 012737 177777 032314 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
3327 015736 000443 BR NMDONE
3328
3329 015740 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3330 015746 001356 BNE 66$ ;UNLOCKED.
3331 015750 022737 000003 177742 CMP #3,@HIADRS
3332 015756 001352 BNE 66$
3333 015760 000432 BR NMDONE
3334
3335 015762 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3336 015762 012637 001230 TST (SP)+ ;NOT SET AS EXPECTED.
3337 015766 005726 MOV @LOADRS,$TMP3 ;RESET THE STACK.
3338 015770 013737 177740 001232 MOV @HIADRS,$TMP4
3339 015776 013737 177742 001234 MOV #40,$TMP5
3340 016004 012737 000040 001236 MOV #4500,$TMP6
3341 016012 012737 004500 001240 MOV @MEMERR,$TMP7
3342 016020 013737 177744 001242
3343
3344 016026 104131 70$: ERROR 131
3345 016030 012737 177777 032334 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
3346 016036 012737 177777 032330 MOV #-1,MMRFL2
3347 016044 000705 BR 65$
3348 016046 104416 NMDONE: RSET
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362 016050 000004
3363 016052 012737 000040 001274 TST32: SCOPE
3364 000032 MOV #40,$TIMES ;DO 40 ITERATIONS
MO-$TN-1

```

```

*****
*TEST 32 CACHE MAINTENANCE AND ERROR REGISTERS TEST 16
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
*LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```



```

3365
3366 016060 012737 016414 032100      MOV      #TST33,SKAD      ;SET THE SKAD REGISTER
                                     ;IN CASE THE TEST ABORTS.
3367
3368 016066 113737 001102 001224      MOV      $TSTNM,$TMP0
3369
3370 016074 104430                      SKPBER                    ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3371 016076 104432                      SKPBCN                    ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3372 016100 104434                      SKPBMN                    ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3373 016102 104436                      SKPSHM                    ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3374 016104 012737 016212 000114      MOV      #MOERR0,@#CACHEVEC ;SET UP FOR THE ERROR.
3375 016112 012704 000100      MOV      #100,R4 ;PATTERN TO BE PUT IN MAINT. REG.
3376 016116 012702 177750      MOV      #MAINT,R2
3377 016122 012737 000044 177746      MOV      #S1MO,@#CONTRL ;FORCE SELECT GROUP 1 AND
                                     ;FORCE MISS THE OTHER
3378
3379
3380 016130 012705 016172      MOV      #MO1,R5          ;MAKE MO1 A HIT IN
3381 016134 005715                      TST      (R5)             ;GROUP GP.
3382 016136 005715                      TST      (R5)
3383
3384
3385 016140 032737 000010 177752      BIT      #10,@#HITMIS    ;SEE IF REFERENCE ADDRESS
3386 016146 001007                      BNE      1$              ;IS A HIT.
3387
3388 016150 010537 001230                      MOV      R5,$TMP2        ;IF NOT ERROR!
3389 016154 012737 000001 001226      MOV      #1,$TMP1
3390 016162 104001                      ERROR   1
3391
3392 016164 104420                      SKIPT                    ;ERROR FATAL. GO TO NEXT TEST.
3393
3394 016166 000240                      1$:  NOP
3395 016170 010412                      MOV      R4,(R2)         ;PUT THE PATTERN IN THE
3396 016172 005012                      MO1:  CLR      (R2)       ;MAINTENANCE REGISTER.
                                     ;THE FETCH OF THIS NEXT
3397
3398
3399
3400
3401
3402 016174                      MO2:
3403 016174 010437 001230      MOV      R4,$TMP2        ;REPORT ERROR. MAINTENANCE
3404
3405 016200 104127                      1$:  ERROR 127           ;FUNCTION FAILED TO
3406 016202 012737 177777 032334      MOV      #-1,MANFL2     ;CAUSE ERROR.
3407 016210 000500                      BR      MODONE
3408
3409 016212 022737 004600 177744      MOERR0: CMP      #4600,@#MEMERR ;DID THE ERROR REGISTER
3410 016220 001042                      BNE      69$            ;SET PROPERLY?
3411
3412 016222 022626                      64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
3413 016224 005037 177572                      65$:  CLR      @#MMR0
3414 016230 005037 172516                      CLR      @#MMR3
3415 016234 012737 177777 177744      MOV      #-1,@#MEMERR   ;TRY TO CLEAR THE ERROR
3416 016242 005737 177744                      TST      @#MEMERR       ;REGISTER.
3417 016246 001416                      BEQ     68$
3418
3419 016250                      66$:
3420 016250 013737 177740 001230      MOV      @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
                                     ;CLEAR

```

```

3421 016256 013737 177742 001232      MOV    @#HIADRS,$TMP3
3422 016264 013737 177744 001234      MOV    @#MEMERR,$TMP4
3423
3424 016272 104130                67$:   ERROR  130
3425 016274 012737 177777 032314      MOV    #-1,MMRFLG      ;SIGNAL BAD REGISTER
3426 016302 000443                BR     MODONE
3427
3428 016304 022737 177740 177740      68$:   CMP    #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3429 016312 001356                BNE   66$              ;UNLOCKED.
3430 016314 022737 000003 177742      CMP    #3,@#HIADRS
3431 016322 001352                BNE   66$
3432 016324 000432                BR     MODONE
3433
3434 016326                69$:
3435 016326 012637 001230      MOV    (SP)+,$TMP2      ;REPORT ERROR REGISTER
3436 016332 005726                TST   (SP)+            ;NOT SET AS EXPECTED.
3437 016334 013737 177740 001232      MOV    @#LOADRS,$TMP3  ;RESET THE STACK.
3438 016342 013737 177742 001234      MOV    @#HIADRS,$TMP4
3439 016350 012737 000100 001236      MOV    #100,$TMP5
3440 016356 012737 004600 001240      MOV    #4600,$TMP6
3441 016364 013737 177744 001242      MOV    @#MEMERR,$TMP7
3442
3443 016372 104131                70$:   ERROR  131
3444 016374 012737 177777 032334      MOV    #-1,MANFL2     ;SIGNAL BAD REGISTER
3445 016402 012737 177777 032330      MOV    #-1,MMRFL2
3446 016410 000705                BR     65$
3447 016412 104416      MODONE: RSET

```

```

:*****
:*TEST 33      CACHE MAINTENANCE AND ERROR REGISTERS TEST 17
:*
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
:*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
:*HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
:*ABILITY TO SET CORRECTLY FOR THIS ERROR.
:*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
:*TO THE CACHE.
:*
:*****

```

```

3461 016414 000004      TST33: SCOPE
3462 016416 012737 000040 001274      MOV    #40,$TIMES      ;;DO 40 ITERATIONS
3463                MP=$TN-1
3464                ;SET THE SKAD REGISTER
3465 016424 012737 016760 032100      MOV    #TST34,SKAD    ;IN CASE THE TEST ABORTS.
3466
3467 016432 113737 001102 001224      MOVB   $TSTNM,$TMP0
3468
3469 016440 104430                SKPBER                ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3470 016442 104432                SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3471 016444 104434                SKPBMM                ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3472 016446 104436                SKPBHM                ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3473 016450 012737 016556 000114      MOV    #MPERRO,@#CACHVEC ;SET UP FOR THE ERROR.
3474 016456 012704 000200                MOV    #200,R4        ;PATTERN TO BE PUT IN MAINT. REG.
3475 016462 012702 177750                MOV    #MAINT,R2
3476 016466 012737 000044 177746      MOV    #S1MO,@#CONTRL ;FORCE SELECT GROUP 1 AND

```

```

3477                                     ;FORCE MISS THE OTHER
3478                                     ;GROUP
3479 016474 012705 016536 MOV #MP1,R5 ;MAKE MP1 A HIT IN
3480 016500 005715 TST (R5) ;GROUP GP.
3481 016502 005715 TST (R5)
3482
3483                                     ;SEE IF REFERENCE ADDRESS
3484 016504 032737 000010 177752 BIT #10,@#HITMIS ;IS A HIT.
3485 016512 001007 BNE 1$ ;IF NOT ERROR!
3486
3487 016514 010537 001230 MOV R5,$TMP2
3488 016520 012737 000001 001226 MOV #1,$TMP1
3489 016526 10400i ERROR 1
3490
3491 016530 104420 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
3492
3493 016532 000240 1$: NOP ;PUT THE PATTERN IN THE
3494 016534 010412 MOV R4,(R2) ;MAINTENANCE REGISTER.
3495 016536 005012 MP1: CLR (R2) ;THE FFTECH OF THIS NEXT
3496 ;INSTRUCTION SHOULD CAUSE
3497 ;A PARITY ERROR IN THE
3498 ;CACHE DATA MEMORY GROUP GP.
3499
3500
3501 016540 MP2: ;REPORT ERROR. MAINTENANCE
3502 016540 010437 001230 MOV R4,$TMP2 ;FUNCTION FAILED TO
3503 ;CAUSE ERROR.
3504 016544 104127 1$: ERROR 127
3505 016546 012737 177777 032334 MOV #-1,MANFL2
3506 016554 000500 BR MPDONE
3507
3508 016556 022737 004600 177744 MPERR0: CMP #4600,@MEMERR ;DID THE ERROR REGISTER
3509 016564 001042 BNE 69$ ;SET PROPERLY?
3510
3511 016566 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3512 016570 005037 177572 65$: CLR @MPR0
3513 016574 005037 172516 CLR @MPR3
3514 016600 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3515 016606 005737 177744 TST @MEMERR ;REGISTER.
3516 016612 001416 BEQ 68$
3517
3518 016614 66$: ;ERROR REGISTER WON'T
3519 016614 013737 177740 001230 MOV @LOADRS,$TMP2 ;CLEAR
3520 016622 013737 177742 001232 MOV @HIADRS,$TMP3
3521 016630 013737 177744 001234 MOV @MEMERR,$TMP4
3522
3523 016636 104130 67$: ERROR 130
3524 016640 012737 177777 032314 MOV #-1,MPRFLG ;SIGNAL BAD REGISTER
3525 016646 000443 BR MPDONE
3526
3527 016650 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3528 016656 001356 BNE 66$ ;UNLOCKED.
3529 016660 022737 000003 177742 CMP #3,@HIADRS
3530 016666 001352 BNE 66$
3531 016670 000432 BR MPDONE
3532
    
```

```

3533 016672          69$:          MOV      (SP)+,$TMP2      ;REPORT ERROR REGISTER
3534 016672 012637 001230          TST      (SP)+          ;NOT SET AS EXPECTED.
3535 016676 005726          MOV      @#LOADRS,$TMP3   ;RESET THE STACK.
3536 016700 013737 177740 001232          MOV      @#HIADRS,$TMP4
3537 016706 013737 177742 001234          MOV      #200,$TMP5
3538 016714 012737 000200 001236          MOV      #4600,$TMP6
3539 016722 012737 004600 001240          MOV      @#MEMERR,$TMP7
3540 016730 013737 177744 001242
3541
3542 016736 104131          70$:          ERROR      131
3543 016740 012737 177777 032334          MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
3544 016746 012737 177777 032330          MOV      #-1,MMRFL2
3545 016754 000705          BR        65$
3546 016756 104416          MPDONE: RSET
3547
3548
3549
3550
3551
3552
3553          ::*****
3554          *TEST 34          CACHE MAINTENANCE AND ERROR REGISTERS TEST 20
3555          *
3556          *THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3557          *AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3558          *MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3559          *THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A
3560          *MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE
3561          *MAIN MEMORY BUS.
3562          *
3563          ::*****
3564          TST34:  SCOPE
3565          MOV      #40,$TIMES      ;;DO 40 ITERATIONS
3566          MR=$TN-1
3567          MOV      #TST35,SKAD      ;SET THE SKAD REGISTER
3568          ;IN CASE THE TEST ABORTS.
3569          MOV      @#CACHVEC,$TMP0
3570          MOV      @#ERRVEC,$TMP0
3571          SKPBER          ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3572          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3573          SKPBMM          ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3574          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3575          MMSKIP
3576          MOV      @#CACHVEC,$TMP0      ;SET UP FOR THE ERROR.
3577          MOV      @#ERRVEC,$TMP0      ;NOTE THAT WHEN THIS ERROR
3578          ;ON THE MAIN MEMORY ADDRESS
3579          ;AND CONTROL LINES OCCURS
3580          ;A TIME OUT WILL RESULT ON THE
3581          ;UNIBUS!! THIS WILL CAUSE A
3582          ;TRAP TO VECTOR ERRVEC BEFORE
3583          ;THE TRAP TO CACHVEC OCCURS! BOTH
3584          ;WILL OCCUR!
3585          MOV      #-1,-(SP)          ;PUT A MARKER ON THE STACK
3586
3587          MOV      #KIPARO,RO          ;SET UP MEMORY MANAGEMENT
3588          ;TO RELOCATE EVERYTHING

```

```

3589 017042 012702 172300      MOV      #KIPDR0,R2      ;THROUGH THE UNIBUS
3590 017046 012703 000007      MOV      #7,R3          ;MAP PASSIVELY TO MEMORY,
3591 017052 005004              CLR      R4              ;BY PASSIVELY IS MEANT
3592 017054 012705 170200      MOV      #MAPL00,R5     ;THAT ADDRESS ARE
3593                                ;RELOCATED TO THEMSELVES.
3594 017060 012722 077406      64$:  MOV      #77406,(R2)+
3595 017064 010401              MOV      R4,R1
3596 017066 072127 000006      ASH      #6,R1
3597 017072 010125              MOV      R1,(R5)+
3598 017074 005025              CLR      (R5)+
3599 017076 010410              MOV      R4,(R0)
3600 017100 062720 170000      ADD      #170000,(R0)+
3601 017104 062704 000200      ADD      #200,R4
3602 017110 077315              SOB      R3,64$
3603 017112 012710 177600      MOV      #177600,(R0)
3604 017116 012712 077406      MOV      #77406,(R2)
3605
3606 017122 012737 000060 172516      MOV      #60,@MMR3      ;TURN ON THE MAPPING BOX AND
3607 017130 012737 000001 177572      MOV      #1,@MMR0      ;ENABLE 22 BIT MODE ADDRESSING.
3608
3609 017136 012737 000014 177746      MOV      #MOM1,@CONTRL ;FORCE MISSES TO BOTH GROUPS.
3610 017144 012702 177750      MOV      #MAINT,R2
3611 017150 000240              NOP
3612 017152 012712 000002      MOV      #2,(R2)
3613
3614 017156 005012              CLR      (R2)
3615
3616                                ;FOR SCOPING WITH AN OSCILLOSCOPE!
3617                                ;SET UP THE FORCE ERROR BIT IN
3618                                ;THE MAINTENANCE REGISTER.
3619                                ;THE FETCH OF THIS INSTRUCTION
3620                                ;SHOULD RESULT IN A PARITY ERROR
3621                                ;ON THE MAIN MEMORY ADDRESS AND CONTROL
3622                                ;LINES. BECAUSE THIS REFERENCE
3623                                ;IS BEING MADE OVER THE UNIBUS
3624                                ;A UNIBUS TIME OUT WILL OCCUR
3625                                ;RESULTING IN AN ABORT TO VECTOR
3626                                ;ERRVEC. THEN IMMEDIATELY FOLLOWING
3627                                ;THIS ABORT TO ERRVEC, THE
3628                                ;PARITY ERROR WILL CAUSE A TRAP
3629                                ;TO CACHVEC!!!
3630
3631                                ;REPORT FAILURE OF THE MAINTENANCE
3632                                ;TO FORCE THE ERROR.
3633
3634 017160 012737 000002 001230      MR1:  MOV      #2,$TMP2
3635 017166 104127              1$:  ERROR  127
3636 017170 012737 177777 032334      MOV      #-1,MANFL2
3637 017176 000503              BR      MRDONE
3638
3639 017200 022766 177777 000010      MRERR0: CMP      #-1,10(SP) ;DID 2 TRAPS OCCUR? SEE WHERE
3640                                ;THE MARKER IS ON THE STACK!
3641
3642 017206 001401              BEQ     MR2
3643 017210 104000              ERROR
3644
3645 017212 022737 002402 177744      MR2:  CMP      #2402,@MEMERR ;DID THE ERROR REGISTER GET
3646 017220 001430              BEQ     MR3              ;SET CORRECTLY.
3647
3648                                ;IF NOT REPORT THE ERROR.
3649
3650 017222 022626              CMP      (SP)+,(SP)+
3651 017224 012637 001230      MOV      (SP)+,$TMP2
3652 017230 022626              CMP      (SP)+,(SP)+
3653 017232 013737 177740 001232      MOV      @WLOADRS,$TMP3
    
```

```

3645 017240 013737 177742 001234      MOV      @#HIADRS,$TMP4
3646 017246 012737 000002 001236      MOV      #2,$TMP5
3647 017254 012737 002402 001240      MOV      #2402,$TMP6
3648 017262 013737 177744 001242      MOV      @#MEMERR,$TMP7
3649 017270 104131          1$:      ERROR   131
3650 017272 012737 177777 032334      MOV      #-1,MANFL2
3651 017300 000402          BR      MR4
3652
3653 017302 062706 000012          MR3:    ADD      #12,SP          ;RESET THE STACK.
3654
3655 017306 005037 177572          MR4:    CLR      @#MMRO
3656 017312 005037 172516          CLR      @#MMR3
3657 017316 012737 177777 177744      MOV      #-1,@#MEMERR      ;TRY TO CLR THE ERROR REG.
3658 017324 005737 177744          TST      @#MEMERR
3659 017330 001416          BEQ     MR6
3660
3661 017332          MR5:
3662 017332 013737 177740 001230      MOV      @#LOADRS,$TMP2      ;THE ERROR REGISTER WON'T CLR.
3663 017340 013737 177742 001232      MOV      @#HIADRS,$TMP3
3664 017346 013737 177744 001234      MOV      @#MEMERR,$TMP4
3665 017354 104130          1$:      ERROR   130
3666 017356 012737 177777 032314      MOV      #-1,MMRFLG
3667 017364 000410          BR      MRDONE
3668
3669 017366 022737 177740 177740      MR6:    CMP      #177740,@#LOADRS      ;SEE IF THE ADDRESS REGISTER
3670 017374 001356          BNE     MR5                  ;GOT RESET.
3671 017376 022737 000003 177742      CMP      #3,@#HIADRS
3672 017404 001352          BNE     MR5
3673
3674 017406 104416          MRDONE: RSET
3675
3676          :*****
3677          :*TEST 35          CACHE MAINTENANCE AND ERROR REGISTERS TEST 21
3678          :*
3679          :*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3680          :*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3681          :*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3682          :*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
3683          :*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE
3684          :*PAIR, WHICH IS ALSO THE WANTED WORD.
3685          :*
3686          :*****
3687 017410 000004      TST35:  SCOPE
3688 017412 012737 000040 001274      MOV      #40,$TIMES          ;;DO 40 ITERATIONS
3689          000035      MS=$TN-1
3690
3691 017420 012737 020030 032100      MOV      #TST36,SKAD        ;SET THE SKAD REGISTER
3692          ;IN CASE THE TEST ABORTS.
3693 017426 113737 001102 001224      MOVB     $TSTNM,$TMP0
3694
3695 017434 104430          SKPBER          ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3696 017436 104432          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3697 017440 104434          SKPBMM          ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3698 017442 104436          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3699 017444 104422          MMSKIP
3700 017446 012737 017626 000114      MOV      #MSERRO,@#CAL1VEC      ;SET UP FOR THE ERROR
    
```

```

3701
3702 017454 012700 172340      MOV      #KIPAR0,R0      ;SET UP MEMORY MANAGEMENT
3703                                ;TO RELOCATE EVERYTHING
3704 017460 012702 172300      MOV      #KIPDR0,R2      ;THROUGH THE UNIBUS
3705 017464 012703 000007      MOV      #7,R3           ;MAP PASSIVELY TO MEMORY,
3706 017470 005004              CLR      R4              ;BY PASSIVELY IS MEANT
3707 017472 012705 170200      MOV      #MAPL00,R5      ;THAT ADDRESS ARE
3708                                ;RELOCATED TO THEMSELVES.
3709 017476 012722 077406      64$:  MOV      #77406,(R2)+
3710 017502 010401              MOV      R4,R1
3711 017504 072127 000006      ASH      #6,R1
3712 017510 010125              MOV      R1,(R5)+
3713 017512 005025              CLR      (R5)+
3714 017514 010410              MOV      R4,(R0)
3715 017516 062720 170000      ADD      #170000,(R0)+
3716 017522 062704 000200      DD      #200,R4
3717 017526 077315              SOB      R3,64$
3718 017530 012710 177600      MOV      #177600,(R0)
3719 017534 012712 077406      MOV      #77406,(R2)
3720
3721 017540 012737 000060 172516  MOV      #60,@MMR3      ;TURN THE MAP AND ENABLE
3722 017546 012737 000001 177572  MOV      #1,@MMR0      ;22 BIT MODE ADDRESSING.
3723 017554 012704 010000      MOV      #10000,R4     ;PATTERN FOR THE MAINTENANCE
3724 017560 012702 177750      MOV      #MAINT,R2     ;REGISTER.
3725 017564 012737 000014 177746  MOV      #M1M0,@CONTRL ;FORCE MISSES TO BOTH GROUPS.
3726 017572 000402              BR       MS1
3727
3728                                LOC=.                  ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
3729                                LOC=-4&LOC
3730                                LOC=LOC+4
3731                                .=LOC
3732
3733 017600 000240              MS1:  NOP
3734 017602 010412              MOV      R4,(R2)      ;TURN ON THE MAINTENANCE REGISTER.
3735 017604 005701              MS2:  TST      R1
3736 017606 005012              CLR      (R2)
3737
3738 017610              MS3:
3739 017610 010437 001230      MOV      R4,$TMP2     ;REPORT ERROR. MAINTENANCE
3740                                ;FUNCTION FAILED TO
3741                                ;CAUSE ERROR.
3741 017614 104127              1$:  ERROR 127
3742 017616 012737 177777 032334  MOV      #-1,MANFL2
3743 017624 000500              BR       MSDONE
3744
3745 017626 022737 023404 177744  MSERRO: CMP      #23404,@MEMERR ;DID THE ERROR REGISTER
3746 017634 001042              BNE      69$          ;SET PROPERLY?
3747
3748 017636 022626              64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
3749 017640 005037 177572      65$:  CLR      @MMR0
3750 017644 005037 172516      CLR      @MMR3
3751 017650 012737 177777 177744  MOV      #-1,@MEMERR  ;TRY TO CLEAR THE ERROR
3752 017656 005737 177744      TST      @MEMERR     ;REGISTER.
3753 017662 001416              BEQ      68$
3754
3755 017664              66$:
3756 017664 013737 177740 001230  MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
                                ;CLEAR
    
```

```

3757 017672 013737 177742 001232      MOV    @#HIADRS,$TMP3
3758 017700 013737 177744 001234      MOV    @#MEMERR,$TMP4
3759
3760 017706 104130          67$:   ERROR    130
3761 017710 012737 177777 032314      MOV    #-1,MMRFLG      ;SIGNAL BAD REGISTER
3762 017716 000443          BR      MSDONE
3763
3764 017720 022737 177740 177740      68$:   CMP     #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3765 017726 001356          BNE    66$             ;UP LOCKED.
3766 017730 022737 000003 177742      CMP     #3,@#HIADRS
3767 017736 001352          BNE    66$
3768 017740 000432          BR      MSDONE
3769
3770 017742          69$:
3771 017742 012637 001230      MOV    (SP)+,$TMP2      ;REPORT ERROR REGISTER
3772 017746 005726          TST    (SP)+           ;NOT SET AS EXPECTED.
3773 017750 013737 177740 001232      MOV    @#LOADRS,$TMP3  ;RESET THE STACK.
3774 017756 013737 177742 001234      MOV    @#HIADRS,$TMP4
3775 017764 012737 010000 001236      MOV    #10000,$TMP5
3776 017772 012737 023404 001240      MOV    #23404,$TMP6
3777 020000 013737 177744 001242      MOV    @#MEMERR,$TMP7
3778
3779 020006 104131          70$:   ERROR    131
3780 020010 012737 177777 032334      MOV    #-1,MANFL2     ;SIGNAL BAD REGISTER
3781 020016 012737 177777 032330      MOV    #-1,MMRFL2
3782 020024 000705          BR      65$
3783 020026 104416      MSDONE: RSET
3784
3785      ;*****
3786      ;*TEST 36      CACHE MAINTENANCE AND ERROR REGISTERS TEST 22
3787      ;*
3788      ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3789      ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3790      ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3791      ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
3792      ;*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE
3793      ;*PAIR, WHICH IS ALSO THE WANTED WORD.
3794      ;*
3795      ;*****
3796 020030 000004      TST36:  SCOPE
3797 020032 012737 000040 001274      MOV    #40,$TIMES      ;;DO 40 ITERATIONS
3798 000036      MT=$TN-1
3799          ;SFT THE SKAD REGISTER
3800 020040 012737 020454 032100      MOV    #TST37,SKAD    ;IN CASE THE TEST ABORTS.
3801
3802 020046 113737 001102 001224      MOVB   $TSTNM,$TMP0
3803
3804 020054 104430          SKPBER          ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3805 020056 104432          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3806 020060 104434          SKPBMM          ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3807 020062 104436          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3808 020064 104422          MMSKIP
3809
3810 020066 012700 172340      MOV    #KIPAR0,R0      ;SET UP MEMORY MANAGEMENT
3811          ;TO RELOCATE EVERYTHING
3812 020072 012702 172300      MOV    #KIPDR0,R2     ;THROUGH THE UNIBUS
    
```



```

3813 020076 012703 000007      MOV      #7,R3      ;MAP PASSIVELY TO MEMORY,
3814 020102 005004              CLR      R4         ;BY PASSIVELY IS MEANT
3815 020104 012705 170200      MOV      #MAPL00,R5 ;THAT ADDRESS ARE
3816                               ;RELOCATED TO THEMSELVES.
3817 020110 012722 077406      64$:  MOV      #77406,(R2)+
3818 020114 010401              MOV      R4,R1
3819 020116 072127 000006      ASH      #6,R1
3820 020122 010125              MOV      R1,(R5)+
3821 020124 005025              CLR      (R5)+
3822 020126 010410              MOV      R4,(R0)
3823 020130 062720 170000      ADD      #170000,(R0)+
3824 020134 062704 000200      ADD      #200,R4
3825 020140 077315              SOB      R3,64$
3826 020142 012710 177600      MOV      #177600,(R0)
3827 020146 012712 077406      MOV      #77406,(R2)
3828
3829 020152 012737 000060 172516  MOV      #60,@MMR3   ;TURN ON THE MAP AND 22-BIT
3830 020160 012737 000001 177572  MOV      #1,@MMR0   ;MODE ADDRESSING.
3831 020166 012737 020252 000114  MOV      #MTERRO,@CACHVEC ;SET UP FOR THE ERROR.
3832 020174 012737 000014 177746  MOV      #MOM1,@CONTRL ;FORCE MISSES TO BOTH GROUPS.
3833 020202 012704 040000      MOV      #40000,R4 ;PATTERN TO BE PUT IN MAINT.
3834 020206 012702 177750      MOV      #MAINT,R2 ;REG.
3835 020212 000403      BR      MT1
3836
3837           020214      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
3838           020214      LOC=-4&LOC
3839           020220      LOC=LOC+4
3840           020220      .=LOC
3841
3842 020220 000240      NOP
3843 020222 000240      MT1:  NOP
3844 020224 010412      MOV      R4,(R2)   ;NOP FOR SCOPING WITH AN OSCILLOSCOPE''
3845 020226 005701      TST      R1        ;SET THE MAINT. REG.
3846 020230 005012      CLR      (R2)     ;THE REFERENCE TO THIS INSTRUCTION SHOULD CAUSE A PARITY
3847 020232 000240      NOP              ;ABORT CAUSED BY DETECTION OF BAD PARITY ON
3848                               ;THE WANTED, ODD, WORD IN THIS PAIR.
3849
3850 020234           MT2:  ;REPORT ERROR. MAINTENANCE
3851 020234 010437 001230      MOV      R4,$TMP2 ;FUNCTION FAILED TO
3852                               ;CAUSE ERROR.
3853 020240 104127      1$:  ERROR 127
3854 020242 012737 177777 032334  MOV      #-1,MANFL2
3855 020250 000500      BR      MTDONE
3856
3857 020252 022737 023410 177744  MTERRO: CMP      #23410,@MEMERR ;DID THE ERROR REGISTER
3858 020260 001042      BNE      69$      ;SET PROPERLY?
3859
3860 020262 022626      64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
3861 020264 005037 177572      65$:  CLR      @MMR0
3862 020270 005037 172516      CLR      @MMR3
3863 020274 012737 177777 177744  MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3864 020302 005737 177744      TST      @MEMERR   ;REGISTER.
3865 020306 001416      BEQ      68$
3866
3867 020310           66$:  ;ERROR REGISTER WON'T
3868 020310 013737 177740 001230      MOV      @LOADRS,$TMP2 ;CLEAR
    
```

```

3869 020316 013737 177742 001232      MOV    @#HIADRS,$TMP3
3870 020324 013737 177744 001234      MOV    @#MEMERR,$TMP4
3871
3872 020332 104130          67$:   ERROR    130
3873 020334 012737 177777 032314      MOV    #-1,MMRFLG      ;SIGNAL BAD REGISTER
3874 020342 000443          BR      MTDONE
3875
3876 020344 022737 177740 177740 68$:   CMP    #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3877 020352 001356          BNE    66$             ;UNLOCKED.
3878 020354 022737 000003 177742      CMP    #3,@#HIADRS
3879 020362 001352          BNE    66$
3880 020364 000432          BR      MTDONE
3881
3882 020366          69$:
3883 020366 012637 001230      MOV    (SP)+,$TMP2      ;REPORT ERROR REGISTER
3884 020372 005726          TST    (SP)+           ;NOT SET AS EXPECTED.
3885 020374 013737 177740 001232      MOV    @#LOADRS,$TMP3  ;RESET THE STACK.
3886 020402 013737 177742 001234      MOV    @#HIADRS,$TMP4
3887 020410 012737 040000 001236      MOV    #40000,$TMP5
3888 020416 012737 023410 001240      MOV    #23410,$TMP6
3889 020424 013737 177744 001242      MOV    @#MEMERR,$TMP7
3890
3891 020432 104131          70$:   ERROR    131
3892 020434 012737 177777 032334      MOV    #-1,MANFL2     ;SIGNAL BAD REGISTER
3893 020442 012737 177777 032330      MOV    #-1,MMRFL2
3894 020450 000705          BR      65$
3895 020452 104416      MTDONE: RSET
3896
3897      ;*****
3898      ;*TEST 37      CACHE MAINTENANCE AND ERROR REGISTERS TEST 23
3899      ;*
3900      ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3901      ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3902      ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3903      ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
3904      ;*PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE
3905      ;*LOW BYTE OF THAT ADDRESS .
3906      ;*
3907      ;*****
3908 020454 000004      TST37:  SCOPE
3909 020456 012737 000040 001274      MOV    #40,$TIMES     ;;DO 40 ITERATIONS
3910          000037      MU=$TN-1
3911          ;SET THE SKAD REGISTER
3912 020464 012737 021074 032100      MOV    #TST40,SKAD   ;IN CASE THE TEST ABORTS.
3913
3914 020472 113737 001102 001224      MOVB   $STNM,$TMP0
3915
3916 020500 104430          SKPBER           ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3917 020502 104432          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3918 020504 104434          SKPBMM          ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
3919 020506 104436          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3920 020510 104422          MMSKIP
3921
3922 020512 012700 172340      MOV    #KIPAR0,R0     ;SET UP MEMORY MANAGEMENT
3923          ;TO RELOCATE EVERYTHING
3924 020516 012702 172300      MOV    #KIPDR0,R2     ;THROUGH THE UNIBUS
    
```

```

3925 020522 012703 000007      MOV      #7,R3      ;MAP PASSIVELY TO MEMORY,
3926 020526 005004              CLR      R4         ;BY PASSIVELY IS MEANT
3927 020530 012705 170200      MOV      #MAPL00,R5 ;THAT ADDRESS ARE
3928                                ;RELOCATED TO THEMSELVES.
3929 020534 012722 077406      64$:  MOV      #77406,(R2)+
3930 020540 010401              MOV      R4,R1
3931 020542 072127 000006      ASH     #6,R1
3932 020546 010125              MOV      R1,(R5)+
3933 020550 005025              CLR     (R5)+
3934 020552 010410              MOV     R4,(R0)
3935 020554 062720 170000      ADD     #170000,(R0)+
3936 020560 062704 000200      ADD     #200,R4
3937 020564 077315              SOB     R3,64$
3938 020566 012710 177600      MOV     #177600,(R0)
3939 020572 012712 077406      MOV     #77406,(R2)
3940
3941 020576 012737 000060 172516  MOV     #60,@MMR3    ;TURN ON THE MAP AND
3942 020604 012737 000001 177572  MOV     #1,@MMR0    ;22-BIT MODE ADDRESSING
3943 020612 012737 020672 000114  MOV     #MUERR0,@CACHVEC ;SETUP FOR THE ERROR.
3944 020620 012737 000030 177746  MOV     #SOM1,@CONTRL ;SELECT GROUP ADDRESS
3945 020626 012704 000400      MOV     #400,R4    ;PATTERN TO BE LOADED IN THE
3946 020632 012702 177750      MOV     #MAINT,R2  ;MAINTENANCE REG.
3947 020636 000403      BR      MU1
3948
3949                                LOC=.              ;GET THE PC TO AN EVEN WORD BOUNDARY!
3950                                LOC=-4&LOC
3951                                LOC=LOC+4
3952                                .=LOC
3953
3954 020644 000240      NOP
3955 020646 000240      .  MU1:  NOP
3956 020650 010412      MOV     R4,(R2)    ;SET THE MAINT REG.
3957 020652 005012      CLR     (R2)      ;THIS FETCH SHOULD CAUSE
3958                                ;A PARITY ERROR IN GROUP
3959                                ;ADDRESS 0 MEMORY
3960
3961 020654              MU2:
3962 020654 010437 001230      MOV     R4,$TMP2  ;REPORT ERROR. MAINTENANCE
3963                                ;FUNCTION FAILED TO
3964                                ;CAUSE ERROR.
3964 020660 104127      1$:  ERROR 127
3965 020662 012737 177777 032334  MOV     #-1,MANFL2
3966 020670 000500      BR      MUDONE
3967
3968 020672 022737 002420 177744  MUERR0: CMP     #2420,@MEMERR ;DID THE ERROR REGISTER
3969 020700 001042      BNE     69$       ;SET PROPERLY?
3970
3971 020702 022626      64$:  CMP     (SP)+,(SP)+ ;RESET THE STACK
3972 020704 005037 177572      65$:  CLR     @MMR0
3973 020710 005037 172516      CLR     @MMR3
3974 020714 012737 177777 177744  MOV     #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3975 020722 005737 177744      TST     @MEMERR   ;REGISTER.
3976 020726 001416      BEQ    68$
3977
3978 020730              66$:
3979 020730 013737 177740 001230  MOV     @LOADRS,$TMP2 ;ERROR REGISTER WON'T
3980 020736 013737 177742 001232  MOV     @HIADRS,$TMP3 ;CLEAR

```

```

3981 020744 013737 177744 001234      MOV      @MEMERR,$TMP4
3982
3983 020752 104130      67$:    ERROR    130
3984 020754 012737 177777 032314      MOV      #-1,MMRFLG      ;SIGNAL BAD REGISTER
3985 020762 000443      BR      MUDONE
3986
3987 020764 022737 177740 177740      68$:    CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3988 020772 001356      BNE     66$          ;UNLOCKED.
3989 020774 022737 000003 177742      CMP      #3,@HIADRS
3990 021002 001352      BNE     66$
3991 021004 000432      BR      MUDONE
3992
3993 021006      69$:
3994 021006 012637 001230      MOV      (SP)+,$TMP2      ;REPORT ERROR REGISTER
3995 021012 005726      TST     (SP)+          ;NOT SET AS EXPECTED.
3996 021014 013737 177740 001232      MOV      @LOADRS,$TMP3   ;RESET THE STACK.
3997 021022 013737 177742 001234      MOV      @HIADRS,$TMP4
3998 021030 012737 000400 001236      MOV      #400,$TMP5
3999 021036 012737 002420 001240      MOV      #2420,$TMP6
4000 021044 013737 177744 001242      MOV      @MEMERR,$TMP7
4001
4002 021052 104131      70$:    ERROR    131
4003 021054 012737 177777 032334      MOV      #-1,MANFL2     ;SIGNAL BAD REGISTER
4004 021062 012737 177777 032330      MOV      #-1,MMRFL2
4005 021070 000705      BR      65$
4006 021072 104416      MUDONE: RSET

```

```

:*****
:*TEST 40      CACHE MAINTENANCE AND ERROR REGISTERS TEST 24
:*
:*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
:*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
:*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
:*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
:*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
:*LOW BYTE OF THAT ADDRESS.
:*
:*****

```

```

4018
4019 021074 000004      TST40:  SCOPE
4020 021076 012737 000040 001274      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
4021 000040      MV=$TN-1
4022
4023 021104 012737 021514 032100      MOV      #TST41,SKAD     ;SET THE SKAD REGISTER
4024
4025 021112 113737 001102 001224      MOV      $TSTNM,$TMP0   ;IN CASE THE TEST ABORTS.
4026
4027 021120 104430      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4028 021122 104432      SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4029 021124 104434      SKPBMM     ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4030 021126 104436      SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4031 021130 104422      MMSKIP
4032
4033 021132 012700 172340      MOV      #KIPAR0,R0     ;SET UP MEMORY MANAGEMENT
4034
4035 021136 012702 172300      MOV      #KIPDR0,R2     ;TO RELOCATE EVERYTHING
4036 021142 012703 000007      MOV      #7,R3          ;THROUGH THE UNIBUS
                          ;MAP PASSIVELY TO MEMORY.

```

```

4037 021146 005004          CLR      R4          ;BY PASSIVELY IS MEANT
4038 021150 012705 170200  MOV      #MAPL00,R5 ;THAT ADDRESS ARE
4039                                ;RELOCATED TO THEMSELVES.
4040 021154 012722 077406 64$:  MOV      #77406,(R2)+
4041 021160 010401          MOV      R4,R1
4042 021162 072127 000006  ASH      #6,R1
4043 021166 010125          MOV      R1,(R5)+
4044 021170 005025          CLR      (R5)+
4045 021172 010410          MOV      R4,(R0)
4046 021174 062720 170000  ADD      #170000,(R0)+
4047 021200 062704 000200  ADD      #200,R4
4048 021204 077315          SOB      R3,64$
4049 021206 012710 177600  MOV      #177600,(R0)
4050 021212 012712 077406  MOV      #77406,(R2)
4051
4052 021216 012737 000060 172516  MOV      #60,@MMR3    ;TURN ON THE MAP AND
4053 021224 012737 000001 177572  MOV      #1,@MMR0     ;22-BIT MODE ADDRESSING
4054 021232 012737 021312 000114  MOV      #MVERRO,@CACHVEC ;SETUP FOR THE ERROR.
4055 021240 012737 000044 177746  MOV      #S1MO,@CONTRL ;SELECT GROUP ADDRESS
4056 021246 012704 002000  MOV      #2000,R4    ;PATTERN TO BE LOADED IN THE
4057 021252 012702 177750  MOV      #MAINT,R2   ;MAINTENANCE REG.
4058 021256 000403          BR       MV1
4059
4060                                LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY.!!
4061                                LOC=-4&LOC
4062                                LOC=LOC+4
4063                                .=LOC
4064
4065 021264 000240          NOP
4066 021266 000240          NOP
4067 021270 010412          MOV      R4,(R2)
4068 021272 005012          CLR      (R2)
4069                                ;SET THE MAINT REG.
4070                                ;THIS FETCH SHOULD CAUSE
4071                                ;A PARITY ERROR IN GROUP
4072                                ;ADDRESS 1 MEMORY
4073 021274 010437 001230  MV2$:  MOV      R4,$TMP2
4074                                ;REPORT ERROR. MAINTENANCE
4075                                ;FUNCTION FAILED TO
4076                                ;CAUSE ERROR.
4077 021302 012737 177777 032334 1$:  MOV      #-1,MANFL2
4078 021310 000500          BR       MVDONE
4079 021312 022737 002440 177744  MVERRO: CMP      #2440,@MEMERR ;DID THE ERROR REGISTER
4080 021320 001042          BNE      69$         ;SET PROPERLY?
4081
4082 021322 022626          64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
4083 021324 005037 177572  65$:  CLR      @MMR0
4084 021330 005037 172516  CLR      @MMR3
4085 021334 012737 177777 177744  MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
4086 021342 005737 177744  TST      @MEMERR     ;REGISTER.
4087 021346 001416          BEQ     68$
4088
4089 021350          66$:
4090 021350 013737 177740 001230  MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
4091 021356 013737 177742 001232  MOV      @HIADRS,$TMP3 ;CLEAR
4092 021364 013737 177744 001234  MOV      @MEMERR,$TMP4

```

```

4093
4094 021372 104130
4095 021374 012737 177777 032314 67$: ERROR 130
4096 021402 000443 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
4097 BR MVDONE
4098 021404 022737 177740 177740 68$: CMP #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
4099 021412 001356 BNE 66$ ;UNLOCKED.
4100 021414 022737 000003 177742 CMP #3,@#HIADRS
4101 021422 001352 BNE 66$
4102 021424 000432 BR MVDONE
4103
4104 021426 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
4105 021426 012637 001230 TST (SP)+ ;NOT SET AS EXPECTED.
4106 021432 005726 MOV @#LOADRS,$TMP3 ;RESET THE STACK.
4107 021434 013737 177740 001232 MOV @#HIADRS,$TMP4
4108 021442 013737 177742 001234 MOV #2000,$TMP5
4109 021450 012737 002000 001236 MOV #2440,$TMP6
4110 021456 012737 002440 001240 MOV @#MEMERR,$TMP7
4111 021464 013737 177744 001242
4112
4113 021472 104131 70$: ERROR 131
4114 021474 012737 177777 032334 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
4115 021502 012737 177777 032330 MOV #-1,MMRFL2
4116 021510 000705 BR 65$
4117 021512 104416 MVDONE: RSET
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130 021514 000004
4131 021516 012737 000040 001274
4132 000041
4133
4134 021524 012737 022134 032100
4135
4136 021532 113737 001102 001224
4137
4138 021540 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4139 021542 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4140 021544 104434 SKPBMM ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4141 021546 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4142 021550 104422 MMSKIP
4143
4144 021552 012700 172340 MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4145 TO RELOCATE EVERYTHING
4146 021556 012702 172300 MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
4147 021562 012703 000007 MOV #7,R3 ;MAP PASSIVELY TO MEMORY.
4148 021566 005004 CLR R4 ;BY PASSIVELY IS MEANT

```

```

*****
*TEST 41 CACHE MAINTENANCE AND ERROR REGISTERS TEST 25
*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
*PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE
*LOW BYTE OF THAT DATA .
*
*****

```

```

TST41: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
MW=$TN-1
MOV #TST42,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMM ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MMSKIP
MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
;TO RELOCATE EVERYTHING
;THROUGH THE UNIBUS
MOV #KIPDR0,R2 ;MAP PASSIVELY TO MEMORY.
MOV #7,R3 ;BY PASSIVELY IS MEANT
CLR R4

```

```

4149 021570 012705 170200      MOV      #MAPLOO,R5      ;THAT ADDRESS ARE
4150                                     ;RELOCATED TO THEMSELVES.
4151 021574 012722 077406      64$: MOV      #77406,(R2)+
4152 021600 010401             MOV      R4,R1
4153 021602 072127 000006      ASH      #6,R1
4154 021606 010125             MOV      R1,(R5)+
4155 021610 005025             CLR      (R5)+
4156 021612 010410             MOV      R4,(R0)
4157 021614 062720 170000      ADD      #170000,(R0)+
4158 021620 062704 000200      ADD      #200,R4
4159 021624 077315             SOB      R3,64$
4160 021626 012710 177600      MOV      #177600,(R0)
4161 021632 012712 077406      MOV      #77406,(R2)
4162
4163 021636 012737 000060 172516      MOV      #60,@MMR3      ;TURN ON THE MAP AND
4164 021644 012737 000001 177572      MOV      #1,@MMR0      ;22-BIT MODE ADDRESSING
4165 021652 012737 021732 000114      MOV      #MMWERR0,@CACHVEC ;SETUP FOR THE ERROR.
4166 021660 012737 000030 177746      MOV      #SOM1,@CONTRL ;SELECT GROUP DATA
4167 021666 012704 000020      MOV      #20,R4 ;PATTERN TO BE LOADED IN THE
4168 021672 012702 177750      MOV      #MAINT,R2 ;MAINTENANCE REG.
4169 021676 000403      BR      MW1
4170
4171                                     LOC=-      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4172                                     LOC=-4&LOC
4173                                     LOC=LOC+4
4174                                     .=LOC
4175
4176 021704 000240      NOP
4177 021706 000240      MW1:  NOP
4178 021710 010412      MOV      R4,(R2)      ;SET THE MAINT REG.
4179 021712 005012      CLR      (R2)      ;THIS FETCH SHOULD CAUSE
                                     ;A PARITY ERROR IN GROUP
                                     ;DATA 0 MEMORY
4180
4181
4182
4183 021714                                     MW2:
4184 021714 010437 001230      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
                                     ;FUNCTION FAILED TO
                                     ;CAUSE ERROR.
4185
4186 021720 104127      1$:  ERROR 127
4187 021722 012737 177777 032334      MOV      #-1,MANFL2
4188 021730 000500      BR      MWDONE
4189
4190 021732 022737 002500 177744      MWERR0: CMP      #2500,@MEMERR ;DID THE ERROR REGISTER
4191 021740 001042      BNE      69$          ;SET PROPERLY?
4192
4193 021742 022626      64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
4194 021744 005037 177572      65$:  CLR      @MMR0
4195 021750 005037 172516      CLR      @MMR3
4196 021754 012737 177777 177744      MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
4197 021762 005737 177744      TST      @MEMERR      ;REGISTER.
4198 021766 001416      BEQ      68$
4199
4200                                     66$:
4201 021770 013737 177740 001230      MOV      @LOADRS,$TMP2 ;ERROR REGISTER WON'T
4202 021776 013737 177742 001232      MOV      @HIADRS,$TMP3 ;CLEAR
4203 022004 013737 177744 001234      MOV      @MEMERR,$TMP4
4204
    
```

```

4205 022012 104130 67$: ERROR 130
4206 022014 012737 177777 032314 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
4207 022022 000443 BR MWDONE
4208
4209 022024 022737 177740 177740 68$: CMP #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
4210 022032 001356 BNE 66$ ;UNLOCKED.
4211 022034 022737 000003 177742 CMP #3,@#HIADRS
4212 022042 001352 BNE 66$
4213 022044 000432 BR MWDONE
4214
4215 022046 69$: ;REPORT ERROR REGISTER
4216 022046 012637 001230 MOV (SP)+,$TMP2 ;NOT SET AS EXPECTED.
4217 022052 005726 TST (SP)+ ;RESET THE STACK.
4218 022054 013737 177740 001232 MOV @#LOADRS,$TMP3
4219 022062 013737 177742 001234 MOV @#HIADRS,$TMP4
4220 022070 012737 000020 001236 MOV #20,$TMP5
4221 022076 012737 002500 001240 MOV #2500,$TMP6
4222 022104 013737 177744 001242 MOV @#MEMERR,$TMP7
4223
4224 022112 104131 70$: ERROR 131
4225 022114 012737 177777 032334 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
4226 022122 012737 177777 032330 MOV #-1,MMRFL2
4227 022130 000705 BR 65$
4228 022132 104416 MWDONE: RSET
4229

```

```

4230
4231 :*****
4232 :*TEST 42 CACHE MAINTENANCE AND ERROR REGISTERS TEST 26
4233 :*
4234 :*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
4235 :*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
4236 :*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
4237 :*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
4238 :*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
4239 :*LOW BYTE OF THAT DATA .
4240 :*
4241 :*****

```

```

4241 022134 000004 TST42: SCOPE
4242 022136 012737 000040 001274 MOV #40,$TIMES ;;DO 40 ITERATIONS
4243 000042 MX=$TN-1
4244 ;SET THE SKAD REGISTER
4245 022144 012737 022554 032100 MOV #TST43,SKAD ;IN CASE THE TEST ABORTS.
4246
4247 022152 113737 001102 001224 MOV#B $TSTNM,$TMP0
4248
4249 022160 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4250 022162 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4251 022164 104434 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4252 022166 104436 SKPBHM ;IF THE WJ/MISS REGISTER IS BAD SKIP THIS TEST.
4253 022170 104422 MMSKIP
4254
4255 022172 012700 172340 MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4256 ;TO RELOCATE EVERYTHING
4257 022176 012702 172300 MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
4258 022202 012703 000007 MOV #7,R3 ;MAP PASSIVELY TO MEMORY,
4259 022206 005004 CLR R4 ;BY PASSIVELY IS MEANT
4260 022210 012705 170200 MOV #MAPL00,R5 ;THAT ADDRESS ARE

```


K 8

CEKBC-D 11/70 CACHE #1 MACY11 30A(1052) 14-MAR-80 12:33 PAGE 79
 CEKBCD.P11 14-MAR-80 08:53 T42 CACHE MAINTENANCE AND ERROR REGISTERS TEST 26 SEQ 0101

```

4261
4262 022214 012722 077406      64$:  MOV    #77406,(R2)+      ;RELOCATED TO THEMSELVES.
4263 022220 010401              MOV    R4,R1
4264 022222 072127 000006      ASH    #6,R1
4265 022226 010125              MOV    R1,(R5)+
4266 022230 005025              CLR    (R5)+
4267 022232 010410              MOV    R4,(R0)
4268 022234 062720 170000      ADD    #170000,(R0)+
4269 022240 062704 000200      ADD    #200,R4
4270 022244 077315              SOB    R3,64$
4271 022246 012710 177600      MOV    #177600,(R0)
4272 022252 012712 077406      MOV    #77406,(R2)
4273
4274 022256 012737 000060 172516      MOV    #60,@MMR3      ;TURN ON THE MAP AND
4275 022264 012737 000001 177572      MOV    #1,@MMR0      ;22-BIT MODE ADDRESSING
4276 022272 012737 022352 000114      MOV    #MXERR0,@CACHVEC ;SETUP FOR THE ERROR.
4277 022300 012737 000044 177746      MOV    #S1M0,@CONTRL ;SELECT GROUP DATA
4278 022306 012704 000100      MOV    #100,R4 ;PATTERN TO BE LOADED IN THE
4279 022312 012702 177750      MOV    #MAINT,R2 ;MAINTENANCE REG.
4280 022316 000403      BR     MX1
4281
4282                022320      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4283                022320      LOC=-4&LOC
4284                022324      LOC=LOC+4
4285                022324      .=LOC
4286
4287 022324 000240      NOP
4288 022326 000240      MX1:  NOP
4289 022330 010412      MOV    R4,(R2)      ;SET THE MAINT REG.
4290 022332 005012      CLR    (R2)      ;THIS FETCH SHOULD CAUSE
4291                                ;A PARITY ERROR IN GROUP
4292                                ;DATA 1 MEMORY
4293
4294 022334      MX2:
4295 022334 010437 001230      MOV    R4,$TMP2      ;REPORT ERROR. MAINTENANCE
4296                                ;FUNCTION FAILED TO
4297                                ;CAUSE ERROR.
4297 022340 104127      1$:  ERROR 127
4298 022342 012737 177777 032334      MOV    #-1,MANFL2
4299 022350 000500      BR     MXDONE
4300
4301 022352 022737 002600 177744      MXERR0: CMP    #2600,@MEMERR ;DID THE ERROR REGISTER
4302 022360 001042      BNE    69$          ;SET PROPERLY?
4303
4304 022362 022626      64$:  CMP    (SP)+,(SP)+ ;RESET THE STACK
4305 022364 005037 177572      65$:  CLR    @MMR0
4306 022370 005037 172516      CLR    @MMR3
4307 022374 012737 177777 177744      MOV    #-1,@MEMERR ;TRY TO CLEAR THE ERROR
4308 022402 005737 177744      TST    @MEMERR      ;REGISTER.
4309 022406 001416      BEQ    68$
4310
4311 022410      66$:
4312 022410 013737 177740 001230      MOV    @LOADRS,$TMP2 ;ERROR REGISTER WON'T
4313 022416 013737 177742 001232      MOV    @HIADRS,$TMP3 ;CLEAR
4314 022424 013737 177744 001234      MOV    @MEMERR,$TMP4
4315
4316 022432 104130      67$:  ERROR 130

```

```

4317 022434 012737 177777 032314      MOV      #-1,MMRFLG      ;SIGNAL BAD REGISTER
4318 022442 000443                      BR        MXDONE
4319
4320 022444 022737 177740 177740 68$:  CMP      #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
4321 022452 001356                      BNE      66$            ;UNLOCKED.
4322 022454 022737 000003 177742      CMP      #3,@#HIADRS
4323 022462 001352                      BNE      66$
4324 022464 000432                      BR        MXDONE
4325
4326 022466                      69$:
4327 022466 012637 001230      MOV      (SP)+,$TMP2    ;REPORT ERROR REGISTER
4328 022472 005726                      TST      (SP)+         ;NOT SET AS EXPECTED.
4329 022474 013737 177740 001232      MOV      @#LOADRS,$TMP3 ;RESET THE STACK.
4330 022502 013737 177742 001234      MOV      @#HIADRS,$TMP4
4331 022510 012737 000100 001236      MOV      #100,$TMP5
4332 022516 012737 002600 001240      MOV      #2600,$TMP6
4333 022524 013737 177744 001242      MOV      @#MEMERR,$TMP7
4334
4335 022532 104131      70$:  ERROR   131
4336 022534 012737 177777 032334      MOV      #-1,MANFL2    ;SIGNAL BAD REGISTER
4337 022542 012737 177777 032330      MOV      #-1,MMRFL2
4338 022550 000705                      BR        65$
4339 022552 104416      MXDONE: RSET
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361 022554 000004      TST43: SCOPE
4362 022556 012737 000040 001274      MOV      #40,$TIMES    ;;DO 40 ITERATIONS
4363 000043      MQ=$TN-1
4364
4365 022564 012737 023224 032100      MOV      #TST44,$SKAD  ;SET THE SKAD REGISTER
4366
4367 022572 113737 001102 001224      MOVB     $TSTM,$TMP0   ;IN CASE THE TEST ABORTS.
4368 022600 012737 031754 000114      MOV      #SPUR,@#CACHVEC ;EXPECT NO PARITY ERRORS.
4369
4370 022606 1J4430      SKPBER   ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4371 022610 104432      SKPBCN  ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4372 022612 104434      SKPBWN  ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
    
```

```

:*****
:*TEST 43      CACHE ERROR REGISTER UNIBUS TIME OUT TEST
:*
:*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO COMPREHEND A
:*CPU TO UNIBUS THROUGH THE MAP TO THE CACHE REFERENCE WHICH
:*TIMES OUT IN MAIN MEMORY. MANY SUCH NON-EXISTENT MEMORY LOCATIONS
:*ARE CONVIENTLY GUARENTEED TO EXIST! ALL THE ADDRESSES
:*FROM 17000000 THROUGH 17777776 ARE ADDRESSES
:*WHICH CAN NOT EXIST. HERE ONLY ONE OF THESE ADDRESSES, 17777776,
:*WILL BE USED TO CAUSE A TIME OUT ON THE UNIBUS AN THE CONSEQUENT
:*ABORT TO VECTOR ERRVEC.
:*
:*NOTE: NEW MEMORY OPTIONS MAKE 2048K OF MEMORY A POSSIBILITY.
:*IF SIZE0 REG. INDICATES THE PRESENCE OF MORE THAN 1920K MEMORY,
:*THIS TEST WILL BE MODIFIED SO THAT MEMORY MANAGEMENT ATTEMPTS TO
:*ACCESS ADDRESS 17760000. THE UNIBUS MAP WILL NOT RESPOND TO THIS
:*ADDRESS (NOR SHOULD ANY UNIBUS DEVICE) THUS GENERATING A UNIBUS
:*TIMEOUT. (REV D0)
:*****
    
```

```

4373 022614 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4374 022616 104422 MMSKIP
4375
4376 022620 012700 172340 MOV #KIPAR0,R0 ;INITIALLY PUT MEMORY
4377 022624 012701 077406 MOV #77406,R1 ;MANAGEMENT IN A 'PASSIVE'
4378 022630 012702 172300 MOV #KIPDR0,R2 ;STATE, THAT IS MAP ALL
4379 022634 012703 000010 MOV #10,R3 ;STATE, THAT IS MAP ALL
4380 022640 010122 64$: MOV R1,(R2)+ ;VIRTUAL ADDRESSES ON TO
4381 022642 077302 SOB R3,64$ ;THEMSELVES AS PHYSICAL
4382 022644 005020 CLR (R0)+ ;ADDRESSES.
4383 022646 012720 000200 MOV #200,(R0)+
4384 022652 012720 000400 MOV #400,(R0)+
4385 022656 012720 000600 MOV #600,(R0)+
4386 022662 012720 001000 MOV #1000,(R0)+
4387 022666 012720 001200 MOV #1200,(R0)+
4388 022672 012720 001400 MOV #1400,(R0)+
4389 022676 012710 177600 MOV #177600,(R0)
4390
4391 022702 012737 000060 172516 MOV #60,@MMR3 ;TURN ON THE MAPPING BOX
4392 022710 012737 000001 177572 MOV #1,@MMR0 ;AND 22 BIT MODE ADDRESSING.
4393 022716 022737 167777 031604 CMP #167777,@$LSTBK ;IS THERE MORE THAN 1920K?
4394 022724 002003 BGE 1$ ;BRANCH IF NOT
4395 022726 012737 177600 023014 MOV #177600,@MMQVAR ;ELSE MODIFY VALUE FOR KIPAR6
4396 022734 013737 023014 172354 1$: MOV @MMQVAR,@#KIPAR6 ;MAKE KIPAR6 RELOCATE
4397 ;TO THE UNIBUS.
4398 022742 012737 023016 000004 MOV #MQERR,@#ERRVEC ;SET UP THE TIME OUT VECTOR.
4399
4400 022750 012737 177776 170200 MOV #-2,@#MAPL00 ;SET THE MAP REGISTER 0
4401 022756 012737 000077 170202 MOV #77,@#MAPH00
4402 022764 012700 140000 MOV #140000,R0 ;THIS IS THE VIRTUAL ADDRESS OF THE
4403 ;TEST ADDRESS. IT WILL RELOCATE
4404 ;THROUGH KIPAR6 TO THE UNIBUS AS
4405 ;A 000000. FROM THE UNIBUS
4406 ;IT WILL BE RELOCATED THROUGH
4407 ;MAP REGISTER 0 TO THE CACHE WHERE
4408 ;IT WILL TRY TO REFERENCE
4409 ;1777776, AND HOPEFULLY TIME OUT.
4410 022770 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
4411 022772 005710 TST (R0) ;MAKE THE REFERENCE!
4412
4413 022774 MQ1: ;NO TIME OUT OCCURRED, REPORT
4414 022774 012737 177776 001230 MOV #-2,$TMP2 ;THE ERROR.
4415 023002 012737 000077 001232 MOV #77,$TMP3
4416 023010 104132 1$: ERROR 132
4417 023012 000503 BR MQDONE
4418
4419 023014 170000 MQVAR: .WORD 170000 ;VALUE TO BE PUT INTO KIPAR6
4420
4421 023016 032737 000020 177766 MQERR: BIT #20,@#CPUERR
4422 023024 001002 BNE MQ2 ;SEE IF A TIME OUT HAS CAUSED
4423 023026 000137 031726 JMP CPSPUR ;AN ABORT TO THIS ROUTINE.
4424 ;IF NOT GO TO THE SPURIOUS
4425 ;UNEXPECTED, CPU ERROR HANDLER.
4426 023032 022737 000000 177744 MQ2: CMP #0,@#MEMERR
4427 023040 001427 BEQ MQ3 ;OTHERWISE SEE IF THE ERROR
4428 ;REGISTER GOT SET CORRECTLY.
;IF IT IS NOT SET CORRECTLY REPORT ERROR.
    
```

```

4429 023042 012637 001230      MOV      (SP)+,$TMP2
4430 023046 005726      TST      (SP)+
4431 023050 013737 177740 001232      MOV      @#LOADRS,$TMP3
4432 023056 013737 177742 001234      MOV      @#HIADRS,$TMP4
4433 023064 012737 177776 001236      MOV      #-2,$TMP5
4434 023072 012737 000077 001240      MOV      #77,$TMP6
4435 023100 013737 177744 001242      MOV      @#MEMERR,$TMP7
4436 023106 104133      1$:      ERROR    133
4437 023110 012737 177777 032330      MOV      #-1,MMRFL2
4438 023116 000401      BR       MQ4
4439
4440 023120 022626      MQ3:     CMP      (SP)+,(SP)+      ;RESET THE STACK
4441
4442 023122 005037 177572      MQ4:     CLR      @#MMR0
4443 023126 005037 172516      CLR      @#MMR3
4444 023132 012737 177777 177744      MOV      #-1,@#MEMERR      ;TRY TO CLEAR THE ERROR REGISTER.
4445 023140 005737 177744      TST      @#MEMERR
4446 023144 001416      BEQ      MQ6
4447
4448 023146      MQ5:     MOV      @#LOADRS,$TMP2      ;REPORT THE FAILURE OF THE ERROR
4449 023146 013737 177740 001230      MOV      @#HIADRS,$TMP3      ;REGISTER TO CLEAR!
4450 023154 013737 177742 001232      MOV      @#MEMERR,$TMP4
4451 023162 013737 177744 001234      1$:      ERROR    130
4452 023170 104130      MOV      #-1,MMRFLG
4453 023172 012737 177777 032314      BR       MQDONE
4454 023200 000410
4455
4456 023202 022737 177740 177740      MQ6:     CMP      #177740,@#LOADRS      ;SEE IF THE ADDRESS REGISTER
4457 023210 001356      BNE      MQ5      ;GOT RESET.
4458 023212 022737 000003 177742      CMP      #3,@#HIADRS
4459 023220 001352      BNE      MQ5
4460
4461 023222 104416      MQDONE:  RSET
4462
4463      ;*****
4464      ;*TEST 44      CACHE CONTROL REGISTER DISABLE TRAPS TEST 1
4465      ;*
4466      ;*THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP
4467      ;*OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE
4468      ;*UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS
4469      ;*USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING
4470      ;*THE EVEN WORD OF THAT PAIR.
4471      ;*
4472      ;*****
4473 023224 000004      TST44:   SCOPE
4474 023226 012737 000040 001274      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
4475      000044      KV=$TN-1
4476      ;SET THE SKAD REGISTER
4477 023234 012737 023400 032100      MOV      #TST45,SKAD      ;IN CASE THE TEST ABORTS.
4478
4479 023242 113737 001102 001224      MOVB     $TSTNM,$TMP0
4480
4481 023250 104430      SKPBER   ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4482 023252 104432      SKPBCN  ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4483 023254 104434      SKPBMN  ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4484 023256 104436      SKPBHM  ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.

```

```

4485 023260 012737 000014 177746      MOV    #MOM1,@#CONTRL      ;FORCE MISSES TO BOTH GROUPS.
4486 023266 052737 000001 177746      BIS    #BIT0,@#CONTRL      ;DISABLE 'WARNING' TRAPS.
4487 023274 012737 023336 000114      MOV    #KVERR,@#CACHVEC    ;SET UP FOR THE ERROR ABOUT TO BE FORCED
4488 023302 012704 040000                MOV    #40000,R4           ;PATTERN FOR THE MAINTENANCE
4489 023306 012702 177750                MOV    #MAINT,R2          ;REGISTER.
4490 023312 000402                BR     KV1
4491
4492                023314                LOC=.                      ;GET THE PC TO AN EVEN WORD BOUNDARY''.
4493                023314                LOC=-4&LOC
4494                023320                LOC=LOC+4
4495                023320                .=LOC
4496
4497 023320 000240      KV1:    NOP
4498 023322 010412      MOV    R4,(R2)           ;SET THE MAINTENANCE REGISTER
4499 023324 000240      NOP                       ;WHEN THIS NOP IS FETCHED AN ERROR
4500 023326 005701      KV2:    TST    R1         ;WILL BE RECOGNIZED BECAUSE OF THE
4501                                     ;CONTENTS OF THE LOCATION KV2!
4502                                     ;THIS PARITY ERROR WOULD
4503                                     ;NORMALLY RELUT IN A TRAP BUT
4504                                     ;BECAUSE TRAPS HAVE BEEN DISABLED
4505                                     ;NONE SHOULD OCCUR!!!
4506 023330 005012      CLR    (R2)
4507 023332 000240      NOP
4508 023334 000420      BR     KVDONE           ;GOOD, NO TRAP OCCURRED!
4509
4510 023336      KVERR:  ;COME HERE IF A TRAP OCCURS
4511 023336 012637 001230      MOV    (SP)+,$TMP2      ;AND REPORT THE ERROR.
4512 023342 005726      TST    (SP)+
4513 023344 013737 177746 001232      MOV    @#CONTRL,$TMP3
4514 023352 013737 177740 001234      MOV    @#LOADRS,$TMP4
4515 023360 013737 177742 001236      MOV    @#HIADRS,$TMP5
4516 023366 013737 177744 001240      MOV    @#MEMERR,$TMP6
4517 023374 104134      1$:    ERROR    134
4518
4519 023376 104416      KVDONE: RSET
4520
4521
4522
4523      ;*****
4524      ;*TEST 45      CACHE CONTROL REGISTER DISABLE TRAPS TEST 2
4525      ;*
4526      ;*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
4527      ;*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS
4528      ;*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
4529      ;*FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY
4530      ;*OF GROUP 0.
4531      ;*
4532      ;*****
4533 023400 000004      TST45: SCOPE
4534 023402 012737 000040 001274      MOV    #40,$TIMES      ;;DO 40 ITERATIONS
4535                000045      KX=$TN-1
4536
4537 023410 012737 023600 032100      MOV    #TST46,SKAD     ;SET THE SKAD REGISTER
4538                ;IN CASE THE TEST ABORTS.
4539 023416 113737 001102 001224      MOVB   $TSTNM,$TMP0
4540

```

```

4541 023424 104430 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4542 023426 104432 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4543 023430 104434 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4544 023432 104436 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4545 023434 012737 000030 177746 MOV #SOM1,@#CONTRL ;USE GROUP ZERO
4546 023442 012700 023530 MOV #KX2,R0 ;MAKE KX2 A HIT IN GROUP
4547 023446 005710 TST (R0) ;ZERO.
4548 023450 005710 TST (R0)
4549
4550 ;SEE IF REFERENCE ADDRESS
4551 023452 032737 000010 177752 BIT #10,@#HITMIS ;IS A HIT.
4552 023460 001007 BNE KX1
4553 ;IF NOT ERROR!
4554 023462 010037 001230 MOV R0,$TMP2
4555 023466 012737 000000 001226 MOV #0,$TMP1
4556 023474 104001 ERROR 1
4557
4558 023476 104420 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
4559
4560 023500 052737 000001 177746 KX1: BIS #BIT0,@#CONTRL ;DISABLE 'WARNING' TRAPS.
4561 023506 012737 023536 000114 MOV #KXERR,@#CACHVEC ;SET UP FOR ERROR WHICH
4562 ;SHOULD NOT TRAP!
4563 023514 012704 000400 MOV #400,R4 ;PATTERN FOR MAINT REG.
4564 023520 012702 177750 MOV #MAINT,R2
4565 023524 000240 NOP
4566 023526 010412 MOV R4,(R2) ;SET THE MAINT. REG.
4567 023530 005012 KX2: CLR (R2) ;THE FETCH OF THIS
4568 023532 000240 NOP ;INSTRUCTION SHOULD CAUSE
4569 023534 000420 BR KXDONE ;A CACHE MEMORY
4570 ;PARITY ERROR WHICH
4571 ;NORMALLY SHOULD TRAP
4572 ;BUT HERE NO TRAP SHOULD
4573 ;OCCUR FOR TRAPS HAVE BEEN DISABLED.
4574
4575 023536 KXERR: ;A TRAP HAS ERRONEOUSLY
4576 023536 012637 001230 MOV (SP)+,$TMP2 ;TAKEN PLACE, REPORT
4577 023542 005726 TST (SP)+ ;UNABLE TO DISABLE TRAPS.
4578 023544 013737 177746 001232 MOV @#CONTRL,$TMP3
4579 023552 013737 177740 001234 MOV @#LOADRS,$TMP4
4580 023560 013737 177742 001236 MOV @#HIADRS,$TMP5
4581 023566 013737 177744 001240 MOV @#MEMERR,$TMP6
4582
4583 023574 104134 1$: ERROR 134
4584
4585 023576 104416 KXDONE: RSET
4586
4587
4588 ;*****
4589 ;*TEST 46 CACHE CONTROL REGISTER DISABLE TRAPS TEST 3
4590 ;*
4591 ;*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
4592 ;*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE
4593 ;*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
4594 ;*FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY
4595 ;*OF GROUP 0.
4596 ;*
    
```

```

4597
4598 023600 000004
4599 023602 012737 000040 001274
4600 000046
4601
4602 023610 012737 024000 032100
4603
4604 023616 113737 001102 001224
4605
4606 023624 104430
4607 023626 104432
4608 023630 104434
4609 023632 104436
4610 023634 012737 000030 177746
4611 023642 012700 023730
4612 023646 005710
4613 023650 005710
4614
4615
4616 023652 032737 000010 177752
4617 023660 001007
4618
4619 023662 010037 001230
4620 023666 012737 000000 001226
4621 023674 104001
4622
4623 023676 104420
4624
4625 023700 052737 000001 177746
4626 023706 012737 023736 000114
4627
4628 023714 012704 000020
4629 023720 012702 177750
4630 023724 000240
4631 023726 010412
4632 023730 005012
4633 023732 000240
4634 023734 000420
4635
4636
4637
4638
4639
4640 023736
4641 023736 012637 001230
4642 023742 005726
4643 023744 013737 177746 001232
4644 023752 013737 177740 001234
4645 023760 013737 177742 001236
4646 023766 013737 177744 001240
4647
4648 023774 104134
4649
4650 023776 104416
4651
4652

```

 TST46: SCOPE
 MOV #40,\$TIMES ;:DO 40 ITERATIONS
 KZ=\$TN-1
 MOV #TST47,SKAD ;SET THE SKAD REGISTER
 ;IN CASE THE TEST ABORTS.
 MOVB \$TSTNM,\$TMP0
 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
 MOV #SOM1,@#CONTRL ;USE GROUP ZERO
 MOV #KZ2,R0 ;MAKE KZ2 A HIT IN GROUP
 TST (R0) ;ZERO.
 TST (R0)
 BIT #10,@#HITMIS ;SEE IF REFERENCE ADDRESS
 BNE KZ1 ;IS A HIT.
 ;IF NOT ERROR:
 MOV R0,\$TMP2
 MOV #0,\$TMP1
 ERROR 1
 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
 KZ1: BIS #BIT0,@#CONTRL ;DISABLE 'WARNING' TRAPS.
 MOV #KZERR,@#CACHVEC ;SET UP FOR ERROR WHICH
 ;SHOULD NOT TRAP!
 ;PATTERN FOR MAINT REG.
 MOV #20,R4
 MOV #MAINT,R2
 NOP
 MOV R4,(R2) ;SET THE MAINT. REG.
 KZ2: CLR (R2) ;THE FETCH OF THIS
 ;INSTRUCTION SHOULD CAUSE
 ;A CACHE MEMORY
 ;PARITY ERROR WHICH
 ;NORMALLY SHOULD TRAP
 ;BUT HERE NO TRAP SHOULD
 ;OCCUR FOR TRAPS HAVE BEEN DISABLED.
 BR KZDONE
 KZERR: MOV (SP)+,\$TMP2 ;A TRAP HAS ERRONEOUSLY
 TST (SP)+ ;TAKEN PLACE, REPORT
 ;UNABLE TO DISABLE TRAPS.
 MOV @#CONTRL,\$TMP3
 MOV @#LOADRS,\$TMP4
 MOV @#HIADRS,\$TMP5
 MOV @#MEMERR,\$TMP6
 1\$: ERROR 134
 KZDONE: RSET


```

4709
4710 024116 012737 024172 000114      MOV    #NA6,@#CACHVEC      ;SET UP FOR THE ERROR.
4711 024124 012704 010000              MOV    #10000,R4          ;PATTERN TO BE PUT IN
4712 024130 012702 177750              MOV    #MAINT,R2         ;THE MAINT. REG.
4713 024134 000401                      BR     NA4
4714
4715                      024136              LOC=.                    ;GET THE PC TO AN EVEN WORD BOUNDARY.!!
4716                      024134              LOC=-4&LOC
4717                      024140              LOC=LOC+4
4718                      024140              .=LOC
4719
4720 024140 000240      NA4:    NOP
4721 024142 010412      MOV    R4,(R2)          ;SET THE MAINT. REG.
4722 024144 005701      NA5:    TST    R1          ;THE FETCH OF THIS INSTRUCTION
4723 024146 005012      CLR    (R2)            ;SHOULD CAUSE AN ABORT'
4724 024150 000240      NOP
4725
4726 024152 012737 010000 001230      MOV    #10000,$TMP2     ;IF NONE OCCURS REPORT
4727 024160 104127      1$:    ERROR 127         ;ERROR!
4728 024162 012737 177777 032334      MOV    #-1,MANFL2
4729 024170 000474      BR     NADONE
4730
4731
4732 024172      NA6:
4733
4734 024172 062706 000010      ADD    #10,SP           ;RESET THE STACK.
4735 024176 022737 144404 177744      CMP    #144404,@MEMERR ;SEE IF THE ERROR REGISTER
4736 024204 001004      BNE   NA7              ;IS SET CORRECTLY.
4737 024206 022737 024070 177740      CMP    #NA2,@LOADRS    ;SEE IF THE ADDRESS REGISTER
4738 024214 001422      BEQ   NA8              ;IS SET CORRECTLY.
4739
4740      NA7:
4741 024216 012737 144404 001230      MOV    #144404,$TMP2   ;NOT SET CORRECTLY!
4742 024224 013737 177744 001232      MOV    @MEMERR,$TMP3   ;REPORT FAILURE.
4743 024232 012737 024070 001234      MOV    #NA2,$TMP4
4744 024240 005037 001236      CLR    $TMP5
4745 024244 013737 177740 001240      MOV    @LOADRS,$TMP6
4746 024252 013737 177742 001242      MOV    @HIADRS,$TMP7
4747
4748 024260 104135      1$:    ERROR 135
4749
4750 024262 005037 177572      NA8:    CLR    @MMRO      ;TURN OFF MEMORY MANAGEMENT.
4751 024266 005037 172516      CLR    @MMR3
4752 024272 012737 177777 177744      MOV    #-1,@MEMERR    ;SEE IF YOU CAN CLR THE
4753 024300 005737 177744      TST    @MEMERR        ;ERROR REG.
4754 024304 001416      BEQ   NA10
4755
4756      NA9:
4757 024306 013737 177740 001230      MOV    @LOADRS,$TMP2   ;WON'T CLEAR!
4758 024314 013737 177742 001232      MOV    @HIADRS,$TMP3
4759 024322 013737 177744 001234      MOV    @MEMERR,$TMP4
4760
4761 024330 104130      1$:    ERROR 130
4762 024332 012737 177777 032314      MOV    #-1,MMRFLG
4763 024340 000410      BR     NADONE
4764

```

```

4765 024342 022737 177740 177740 NA10:  CMP    #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
4766 024350 001356                BNE    NA9                ;HAS RESET
4767 024352 022737 000003 177742        CMP    #3,@#HIADRS
4768 024360 001352                BNE    NA9

```

```

4769
4770 024362 104416                NADONE: RSET
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787

```

```

:*****
:*TEST 50          CACHE ERROR REGISTER LOCK UP TEST 2
:*
:*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
:*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
:*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
:*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
:*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
:*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
:*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
:*TO THE CACHE DIRECTLY.
:*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
:*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
:*
:*****

```

```

4788 024364 000004                TST50: SCOPE
4789 024366 012737 000040 001274        MOV    #40,$TIMES        ;;DO 40 ITERATIONS
4790                000050        NB=$TN-1
4791
4792 024374 012737 025054 032100        MOV    #TST51,SKAD      ;SET THE SKAD REGISTER
4793                012737 025054 032100 ;IN CASE THE TEST ABORTS.
4794 024402 113737 001102 001224        MOV8   $TSTNM,$TMP0
4795
4796 024410 104430                SKPBER                ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4797 024412 104432                SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4798 024414 104434                SKPBMN                ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4799 024416 104436                SKPBHM                ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4800 024420 104422                MMSKIP
4801
4802 024422 012700 172340                MOV    #KIPARO,R0      ;SET UP MEMORY MANAGEMENT
4803                012700 172340 ;TO RELOCATE EVERYTHING
4804 024426 012702 172300                MOV    #KIPDRO,R2     ;THROUGH THE UNIBUS
4805 024432 012703 000007                MOV    #7,R3          ;MAP PASSIVELY TO MEMORY,
4806 024436 005004                CLR    R4             ;BY PASSIVELY IS MEANT
4807 024440 012705 170200                MOV    #MAPLOO,R5     ;THAT ADDRESS ARE
4808                012705 170200 ;RELOCATED TO THEMSELVES.
4809 024444 012722 077406                64$:  MOV    #77406,(R2)+
4810 024450 010401                MOV    R4,R1
4811 024452 072127 000006                ASH    #6,R1
4812 024456 010125                MOV    R1,(R5)+
4813 024460 005025                CLR    (R5)+
4814 024462 010410                MOV    R4,(R0)
4815 024464 062720 170000                ADD    #170000,(R0)+
4816 024470 062704 000200                ADD    #200,R4
4817 024474 077315                SOB    R3,64$
4818 024476 012710 177600                MOV    #177600,(R0)
4819 024502 012712 077406                MOV    #77406,(R2)
4820

```

```

4821 024506 012737 000014 177746      MOV      #MOM1,@#CONTRL      ;FORCE MISSES TO BOTH GROUPS.
4822
4823
4824 024514 012737 024572 000114      MOV      #NB3,@#CACHVEC     ;SET UP FOR THE ERROR.
4825 024522 012704 010000                MOV      #10000,R4          ;PATTERN TO BE PUT IN
4826 024526 012702 177750                MOV      #MAINT,R2         ;THE MAINT. REG.
4827 024532 000402                BR       NB1
4828
4829                024534                LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4830                024534                LOC=-4&LOC
4831                024540                LOC=LOC+4
4832                024540                .=LOC
4833
4834 024540 000240      NB1:    NOP
4835 024542 010412      MOV      R4,(R2)          ;SET THE MAINT. REG.
4836 024544 005701      NB2:    TST      R1          ;THE FETCH OF THIS INSTRUCTION
4837 024546 005012      CLR      (R2)            ;SHOULD CAUSE AN ABORT!
4838 024550 000240      NOP
4839                ;IF NONE OCCURS REPORT
4840 024552 012737 010000 001230      MOV      #10000,$TMP2     ;ERROR!
4841 024560 104127      1$:    ERROR 127
4842 024562 012737 177777 032334      MOV      #-1,MANFL2
4843 024570 000530      BR       NBDONE
4844
4845
4846 024572      NB3:
4847
4848 024572 012737 000060 172516      MOV      #60,@#MRR3       ;TURN ON THE MAP AND
4849 024600 012737 000001 177572      MOV      #1,@#MRR0        ;22-BIT MODE ADDRESSING
4850 024606 012737 024662 000114      MOV      #NB6,@#CACHVEC   ;SET UP FOR ERROR
4851 024614 012704 010000                MOV      #10000,R4        ;PATTERN TO BE PUT IN
4852 024620 012702 177750                MOV      #MAINT,R2       ;THE MAINT. REG.
4853 024624 000401                BR       NB4
4854
4855                024626                LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4856                024624                LOC=-4&LOC
4857                024630                LOC=LOC+4
4858                024630                .=LOC
4859
4860 024630 000240      NB4:    NOP
4861 024632 010412      MOV      R4,(R2)          ;SET THE MAINT. REG.
4862 024634 005701      NB5:    TST      R1          ;THE FETCH OF THIS INSTRUCTION
4863 024636 005012      CLR      (R2)            ;SHOULD CASE AN ABORT
4864 024640 000240      NOP                    ;AND UNIBUS PB ASSERTED!
4865                ;NO ABORT OCCURRED!
4866 024642 012737 010000 001230      MOV      #10000,$TMP2     ;REPORT FAILURE
4867 024650 104127      1$:    ERROR 127
4868 024652 012737 177777 032320      MOV      #-1,MANFLG
4869 024660 000474      BR       NBDONE
4870
4871
4872 024662      NB6:
4873
4874 024662 062706 000010                ADD      #10,SP           ;RESET THE STACK.
4875 024666 022737 137404 177744      CMP      #137404,@#MEMERR ;SEE IF THE ERROR REGISTER
4876 024674 001004      BNE     NB7              ;IS SET CORRECTLY.
    
```

4877 024676 022737 024544 177740 CMP #NB2,@#LOADRS ;SEE IF THE ADDRESS REGISTER
4878 024704 001422 BEQ NB8 ;IS SET CORRECTLY.
4879
4880 024706 NB7: ;NOT SET CORRECTLY!
4881 024706 012737 137404 001230 MOV #137404,\$TMP2 ;REPORT FAILURE.
4882 024714 013737 177744 001232 MOV @#MEMERR,\$TMP3
4883 024722 012737 024544 001234 MOV #NB2,\$TMP4
4884 024730 005037 001236 CLR \$TMP5
4885 024734 013737 177740 001240 MOV @#LOADRS,\$TMP6
4886 024742 013737 177742 001242 MOV @#HIADRS,\$TMP7

4887
4888 024750 104135 1\$: ERROR 135
4889
4890 024752 005037 177572 NB8: CLR @#MMRO ;TURN OFF MEMORY MANAGEMENT.
4891 024756 005037 172516 CLR @#MMR3
4892 024762 012737 177777 177744 MOV #-1,@#MEMERR ;SEE IF YOU CAN CLR THE
4893 024770 005737 177744 TST @#MEMERR ;ERROR REG.
4894 024774 001416 BEQ NB10

4895
4896 024776 NB9: ;WON'T CLEAR!
4897 024776 013737 177740 001230 MOV @#LOADRS,\$TMP2
4898 025004 013737 177742 001232 MOV @#HIADRS,\$TMP3
4899 025012 013737 177744 001234 MOV @#MEMERR,\$TMP4

4900
4901 025020 104130 1\$: ERROR 130
4902 025022 012737 177777 032314 MOV #-1,MMRFLG
4903 025030 000410 BR NBDONE
4904
4905 025032 022737 177740 177740 NB10: CMP #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
4906 025040 001356 BNE NB9 ;HAS RESET
4907 025042 022737 000003 177742 CMP #3,@#HIADRS
4908 025050 001352 BNE NB9

4909
4910 025052 104416 NBDONE: RSET

4911
4912
4913 :*****
4914 :*TEST 51 CACHE ERROR REGISTER LOCK UP TEST 3
4915 :*
4916 :*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
4917 :*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
4918 :*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
4919 :*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
4920 :*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
4921 :*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
4922 :*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
4923 :*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
4924 :*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
4925 :*TO THE CACHE DIRECTLY.
4926 :*
4927 :*****

4928 025054 000004 TST51: SCOPE
4929 025056 012737 000040 001274 MOV #40,\$TIMES ;:DO 40 ITERATIONS
4930 000051 NC=\$TN-1
4931
4932 025064 012737 025554 032100 MOV #TST52,SKAD ;SET THE SKAD REGISTER
 ;:IN CASE THE TEST ABORTS.

```

4933
4934 J25072 113737 001102 001224      MOVB    $STNM,$TMP0
4935
4936 025100 104430      SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4937 025102 104432      SKPBCN      ;IF THE CONTRL REGISTER IS BAD SKIP THIS TEST.
4938 025104 104434      SKPBMM      ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4939 025106 104436      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4940 025110 104422      MMSKIP
4941
4942 025112 012700 172340      MOV     #KIPAR0,R0      ;SET UP MEMORY MANAGEMENT
4943                                ;TO RELOCATE EVERYTHING
4944 025116 012702 172300      MOV     #KIPDR0,R2      ;THROUGH THE UNIBUS
4945 025122 012703 000007      MOV     #7,R3           ;MAP PASSIVELY TO MEMORY,
4946 025126 005004      CLR     R4              ;BY PASSIVELY IS MEANT
4947 025130 012705 170200      MOV     #MAPL00,R5      ;THAT ADDRESS ARE
4948                                ;RELOCATED TO THEMSELVES.
4949 025134 012722 077406      64$:  MOV     #77406,(R2)+
4950 025140 010401      MOV     R4,R1
4951 025142 072127 000006      ASH     #6,R1
4952 025146 010125      MOV     R1,(R5)+
4953 025150 005025      CLR     (R5)+
4954 025152 010410      MOV     R4,(R0)
4955 025154 062720 170000      ADD     #170000,(R0)+
4956 025160 062704 000200      ADD     #200,R4
4957 025164 077315      SOB     R3,64$
4958 025166 012710 177600      MCV     #177600,(R0)
4959 025172 012712 077406      MOV     #77406,(R2)
4960
4961 025176 012737 000014 177746      MOV     #MOM1,@#CONTRL      ;FORCE MISSES TO BOTH GROUPS.
4962
4963
4964 025204 012737 000060 172516      MOV     #60,@#MMR3      ;TURN ON THE MAP AND
4965 025212 012737 000001 177572      MOV     #1,@#MMRO      ;22-BIT MODE ADDRESSING
4966 025220 012737 025276 000114      MOV     #NC3,@#CACHVEC  ;SET UP FOR ERROR
4967 025226 012704 010000      MOV     #10000,R4      ;PATTERN TO BE PUT IN
4968 025232 012702 177750      MOV     #MAINT,R2      ;THE MAINT. REG.
4969 025236 000402      BR     NC1
4970
4971                                LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4972                                LOC=-4&LOC
4973                                LOC=LOC+4
4974                                .=LOC
4975
4976 025244 000240      NC1:  NOP
4977 025246 010412      MOV     R4,(R2)      ;SET THE MAINT. REG.
4978 025250 005701      NC2:  TST     R1      ;THE FETCH OF THIS INSTRUCTION
4979 025252 005012      CLR     (R2)      ;SHOULD CASE AN ABORT
4980 025254 000240      NOP      ;AND UNIBUS PB ASSERTED!
4981                                ;NO ABORT OCCURRED!
4982                                ;REPORT FAILURE
4982 025256 012737 010000 001230      MOV     #10000,$TMP2
4983 025264 104127      1$:  ERROR 127
4984 025266 012737 77777 032320      MOV     #-1,MANFLG
4985 025274 000526      BR     NCDONE
4986
4987
4988 025276 005037 177572      NC3:  CLR     @#MMRO      ;TURN OFF MEMORY MANAGEMENT.
    
```

```

4989 025302 005037 172516 CLR @MMR3
4990
4991 025306 012737 025362 000114 MOV #NC6,@#CACHVEC ;SET UP FOR THE ERROR.
4992 025314 012704 010000 MOV #10000,R4 ;PATTERN TO BE PUT IN
4993 025320 012702 177750 MOV #MAINT,R2 ;THE MAINT. REG.
4994 025324 000401 BR NC4
4995
4996 025326 LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY...
4997 025324 LOC=-4&LOC
4998 025330 LOC=LOC+4
4999 025330 .=LOC
5000
5001 025330 000240 NC4: NOP
5002 025332 010412 MOV R4,(R2) ;SET THE MAINT. REG.
5003 025334 005701 NC5: TST R1 ;THE FETCH OF THIS INSTRUCTION
5004 025336 005012 CLR (R2) ;SHOULD CAUSE AN ABORT!
5005 025340 000240 NOP
5006 ;IF NONE OCCURS REPORT
5007 025342 012737 010000 001230 MOV #10000,$TMP2 ;ERROR!
5008 025350 104127 1$: ERROR 127
5009 025352 012737 177777 032334 MOV #-1,MANFL2
5010 025360 000474 BR NCDONE
5011
5012
5013 025362 NC6:
5014
5015 025362 062706 000010 ADD #10,SP ;RESET THE STACK.
5016 025366 022737 167404 177744 CMP #167404,@MEMERR ;SEE IF THE ERROR REGISTER
5017 025374 001004 BNE NC7 ;IS SET CORRECTLY.
5018 025376 022737 025250 177740 CMP #NC2,@LOADRS ;SEE IF THE ADDRESS REGISTER
5019 025404 001422 BEQ NC8 ;IS SET CORRECTLY.
5020
5021 025406 NC7: ;NOT SET CORRECTLY!
5022 025406 012737 167404 001230 MOV #167404,$TMP2 ;REPORT FAILURE.
5023 025414 013737 177744 001232 MOV @MEMERR,$TMP3
5024 025422 012737 025250 001234 MOV #NC2,$TMP4
5025 025430 005037 001236 CLR $TMP5
5026 025434 013737 177740 001240 MOV @LOADRS,$TMP6
5027 025442 013737 177742 001242 MOV @HIADRS,$TMP7
5028
5029 025450 104135 1$: ERROR 135
5030
5031 025452 005037 177572 NC8: CLR @MMRO ;TURN OFF MEMORY MANAGEMENT.
5032 025456 005037 172516 CLR @MMR3
5033 025462 012737 177777 177744 MOV #-1,@MEMERR ;SEE IF YOU CAN CLR THE
5034 025470 005737 177744 TST @MEMERR ;ERROR REG.
5035 025474 001416 BEQ NC10
5036
5037 025476 NC9: ;WON'T CLEAR!
5038 025476 013737 177740 001230 MOV @LOADRS,$TMP2
5039 025504 013737 177742 001232 MOV @HIADRS,$TMP3
5040 025512 013737 177744 001234 MOV @MEMERR,$TMP4
5041
5042 025520 104130 1$: ERROR 130
5043 025522 012737 177777 032314 MOV #-1,MMRFLG
5044 025530 000410 BR NCDONE

```

```

5045
5046 025532 022737 177740 177740 NC10:  CMP    #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
5047 025540 001356                BNE    NC9           ;HAS RESET
5048 025542 022737 000003 177742      CMP    #3,@#HIADRS
5049 025550 001352                BNE    NC9
5050
5051 025552 104416                NCDONE: RSET
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
    
```

```

:*****
:*TEST 52      CACHE ERROR REGISTER LOCK UP TEST 4
:*
:*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
:*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
:*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
:*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
:*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
:*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
:*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
:*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
:*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
:*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
:*
:*****
    
```

```

5069 025554 000004                TST52: SCOPE
5070 025556 012737 000040 001274      MOV    #40,$TIMES      ;;DO 40 ITERATIONS
5071                000052      ND=$TN-1
5072
5073 025564 012737 026260 032100      MOV    #TST53,SKAD    ;SET THE SKAD REGISTER
5074                ;IN CASE THE TEST ABORTS.
5075 025572 113737 001102 001224      MOVB   $TSTNM,$TMP0
5076
5077 025600 104430                SKPBER                ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
5078 025602 104432                SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
5079 025604 104434                SKPBMM                ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
5080 025606 104436                SKPBHM                ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
5081 025610 104422                MMSKIP
5082
5083 025612 012700 172340                MOV    #KIPAR0,R0    ;SET UP MEMORY MANAGEMENT
5084                ;TO RELOCATE EVERYTHING
5085 025616 012702 172300                MOV    #KIPDR0,R2    ;THROUGH THE UNIBUS
5086 025622 012703 000007                MOV    #7,R3         ;MAP PASSIVELY TO MEMORY.
5087 025626 005004                CLR    R4            ;BY PASSIVELY IS MEANT
5088 025630 012705 170200                MOV    #MAPL00,R5    ;THAT ADDRESS ARE
5089                ;RELOCATED TO THEMSELVES.
5090 025634 012722 077406                64$:  MOV    #77406,(R2)+
5091 025640 010401                MOV    R4,R1
5092 025642 072127 000006                ASH   #6,R1
5093 025646 010125                MOV    R1,(R5)+
5094 025650 005025                CLR   (R5)+
5095 025652 010410                MOV   R4,(R0)
5096 025654 062720 170000                ADD   #170000,(R0)+
5097 025660 062704 000200                ADD   #200,R4
5098 025664 077315                SOB   R3,64$
5099 025666 012710 177600                MOV   #177600,(R0)
5100 025672 012712 077406                MOV   #77406,(R2)
    
```

```

5101
5102 025676 012737 000014 177746      MOV      #MOM1,@#CONTRL      ;FORCE MISSES TO BOTH GROUPS.
5103
5104
5105 025704 012737 000060 172516      MOV      #60,@#MMR3        ;TURN ON THE MAP AND
5106 025712 012737 000001 177572      MOV      #1,@#MMR0        ;22-BIT MODE ADDRESSING
5107 025720 012737 025776 000114      MOV      #ND3,@#CACHVEC   ;SET UP FOR ERROR
5108 025726 012704 010000          MOV      #10000,R4        ;PATTERN TO BE PUT IN
5109 025732 012702 177750          MOV      #MAINT,R2        ;THE MAINT. REG.
5110 025736 000402          BR       ND1
5111
5112          025740          LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5113          025740          LOC=-4&LOC
5114          025744          LOC=LOC+4
5115          025744          .=LOC
5116
5117 025744 000240          ND1:      NOP
5118 025746 010412          MOV      R4,(R2)        ;SET THE MAINT. REG.
5119 025750 005701          ND2:      TST      R1          ;THE FETCH OF THIS INSTRUCTION
5120 025752 005012          CLR      (R2)          ;SHOULD CASE AN ABORT
5121 025754 000240          NOP          ;AND UNIBUS PB ASSERTED!
5122          ;NO ABORT OCCURRED!
5123 025756 012737 010000 001230      MOV      #10000,$TMP2    ;REPORT FAILURE
5124 025764 104127          1$:      ERROR 127
5125 025766 012737 177777 032320      MOV      #-1,MANFLG
5126 025774 000530          BR       NDDONE
5127
5128
5129 025776          ND3:
5130
5131 025776 012737 000060 172516      MOV      #60,@#MMR3        ;TURN ON THE MAP AND
5132 026004 012737 000001 177572      MOV      #1,@#MMR0        ;22-BIT MODE ADDRESSING
5133 026012 012737 026066 000114      MOV      #ND6,@#CACHVEC   ;SET UP FOR ERROR
5134 026020 012704 010000          MOV      #10000,R4        ;PATTERN TO BE PUT IN
5135 026024 012702 177750          MOV      #MAIN,R2        ;THE MAINT. REG.
5136 026030 000401          BR       ND4
5137
5138          026032          LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5139          026030          LOC=-4&LOC
5140          026034          LOC=LOC+4
5141          026034          .=LOC
5142
5143 026034 000240          ND4:      NOP
5144 026036 010412          MOV      R4,(R2)        ;SET THE MAINT. REG.
5145 026040 005701          ND5:      TST      R1          ;THE FETCH OF THIS INSTRUCTION
5146 026042 005012          CLR      (R2)          ;SHOULD CASE AN ABORT
5147 026044 000240          NOP          ;AND UNIBUS PB ASSERTED!
5148          ;NO ABORT OCCURRED!
5149 026046 012737 010000 001230      MOV      #10000,$TMP2    ;REPORT FAILURE
5150 026054 104127          1$:      ERROR 127
5151 026056 012737 177777 032320      MOV      #-1,MANFLG
5152 026064 000474          BR       NDDONE
5153
5154
5155 026066          ND6:
5156
    
```



```

5157 026066 062706 000010          ADD    #10,SP          ;RESET THE STACK.
5158 026072 022737 033404 177744    CMP    #33404,@#MEMERR ;SEE IF THE ERROR REGISTER
5159 026100 001004          BNE    ND7            ;IS SET CORRECTLY.
5160 026102 022737 025750 177740    CMP    #ND2,@#LOADRS  ;SEE IF THE ADDRESS REGISTER
5161 026110 001422          BEQ    ND8            ;IS SET CORRECTLY.
5162
5163 026112          ND7:          ;NOT SET CORRECTLY!
5164 026112 012737 033404 001230    MOV    #33404,$TMP2   ;REPORT FAILURE.
5165 026120 013737 177744 001232    MOV    @#MEMERR,$TMP3
5166 026126 012737 025750 001234    MOV    #ND2,$TMP4
5167 026134 005037 001236          CLR    $TMP5
5168 026140 013737 177740 001240    MOV    @#LOADRS,$TMP6
5169 026146 013737 177742 001242    MOV    @#HIADRS,$TMP7
5170
5171 026154 104135          1$:    ERROR    135
5172
5173 026156 005037 177572          ND8:    CLR    @#MMRO        ;TURN OFF MEMORY MANAGEMENT.
5174 026162 005037 172516          CLR    @#MMR3
5175 026166 012737 177777 177744    MOV    #-1,@#MEMERR  ;SEE IF YOU CAN CLR THE
5176 026174 005737 177744          TST    @#MEMERR      ;ERROR REG.
5177 026200 001416          BEQ    ND10
5178
5179 026202          ND9:          ;WON'T CLEAR!
5180 026202 013737 177740 001230    MOV    @#LOADRS,$TMP2
5181 026210 013737 177742 001232    MOV    @#HIADRS,$TMP3
5182 026216 013737 177744 001234    MOV    @#MEMERR,$TMP4
5183
5184 026224 104130          1$:    ERROR    130
5185 026226 012737 177777 032314    MOV    #-1,MMRFLG
5186 026234 000410          BR     NDDONE
5187
5188 026236 022737 177740 177740    ND10:  CMP    #177740,@#LOADRS ;SEE IF THE ADDRESS REGISTER
5189 026244 001356          BNE    ND9            ;HAS RESET
5190 026246 022737 000003 177742    CMP    #3,@#HIADRS
5191 026254 001352          BNE    ND9
5192
5193 026256 104416          NDDONE: RSET
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
    
```

```

*****
;*TEST 53      MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST
;*
;*THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS
;*FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD.
;*THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY
;*ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY
;*BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE
;*THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT
;*A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE
;*AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY
;*BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS
;*SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1).
;*THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA
;*PARITY CHECKERS WORKS IN SUCH A WAY AS TO
;*EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO
;*THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO
    
```

```
5213 ;*AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS
5214 ;*ALREADY ONE THEN NO ERROR OCCURS!
5215 ;*
5216 ;*****
5217 026260 000004 TST53: SCOPE
5218 026262 012737 000020 001274 MOV #20,$TIMES ;;DO 20 ITERATIONS
5219 000054 UA=$TN
5220
5221 026270 012737 ^26634 032100 MOV #TST54,SKAD ;SET THE SKAD REGISTER
5222 ;IN CASE THE TEST ABORTS.
5223 026276 ^13737 001102 001224 MOVB $TSTNM,$TMP0
5224 026304 012737 031754 000114 MOV #SPUR,@#CACHVEC
5225
5226 026312 012737 000014 177746 MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
5227 026320 005000 CLR R0 ;INITIALIZE
5228
5229 026322 012737 026322 001110 UA1: MOV #UA1,$LPERR
5230 026330 004737 032340 JSR PC,PARCNT ;SEE IF THE CURRENT TEST
5231 026334 032702 000001 BIT #BIT0,R2 ;PATTERN HAS THE PARITY BIT
5232 026340 001002 BNE UA2 ;OFF, IF NOT GO TO NEXT
5233 026342 000137 026614 JMP UA7 ;PATTERN
5234
5235 026346 012737 026520 000114 UA2: MOV #UAER1,@#CACHVEC ;SET UP FOR THE ERROR, EVEN WORD.
5236 026354 012704 010000 MOV #10000,R4 ;THIS IS A PATTERN WHICH
5237 026360 012702 177750 MOV #MAINT,R2 ;WHEN LOADED INTO THE
5238 ;MAINTENANCE REGISTER
5239 ;WILL FORCE AN ERROR ON
5240 ;THE MAIN MEMORY EVEN
5241 ;WORD LOW BYTE
5242 026370 010011 MOV #UATMP1,R1
5243 026372 010412 MOV R4,(R2) ;SET THE MAINT REG
5244 026374 021101 CMP (R1),R1 ;THE REFERENCE TO (R1),
5245 ;UATMP1 SHOULD CAUSE
5246 ;AN ERROR.
5247 026376 005012 CLR (R2)
5248 026400 005012 CLR (R2)
5249
5250 026402 UA3:
5251
5252 026402 010037 001230 MOV R0,$TMP2 ;THE ERROR DIDN'T OCCUR!
5253 026406 012737 026514 001232 MOV #UATMP1,$TMP3 ;REPORT FAILURE
5254 026414 005037 001234 CLR $TMP4
5255 026420 104140 64$: ERROR 140
5256
5257 026422 012737 026560 000114 UA4: MOV #UAER2,@#CACHVEC ;SET UP FOR THE ERROR
5258 026430 012737 026422 001110 MOV #UA4,$LPERR ;ON THE ODD WORD.
5259 026436 012704 040000 MOV #40000,R4 ;THIS IS A PATTERN WHICH
5260 026442 012702 177750 MOV #MAINT,R2 ;WHEN LOADED IN THE MAINTENANCE
5261 ;REGISTER WILL CAUSE AN ERROR
5262 026446 012701 026516 MOV #UATMP2,R1 ;ON THE ODD WORD, LOW BYTE.
5263 026452 010011 MOV R0,(R1) ;SET THE MAINT REG. AND
5264 026454 000240 NOP
5265 026456 010412 MOV R4,(R2) ;REFERENCE (R1), UATMP2, AND
5266 026460 021101 CMP (R1),R1 ;CAUSE THE ERROR.
5267
5268 026462 005012 CLR (R2)
```

```

5269 026464 005012 CLR (R2)
5270
5271 026466 UA5:
5272 ;THE ERROR DIDN'T OCCUR!
5273 026466 010037 001230 MOV R0,$TMP2 ;REPORT FAILURE
5274 026472 012737 026516 001232 MOV #UATMP2,$TMP3
5275 026500 005037 001234 CLR $TMP4
5276 026504 104141 64$: ERROR 141
5277
5278 026506 000442 UA6: BR UA7
5279
5280
5281 026510 LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!
5282 026510 LOC=-4&LOC
5283 026514 LOC=LOC+4
5284 026514 .=LOC
5285
5286 026514 000000 UATMP1:.WORD 0
5287 026516 000000 UATMP2:.WORD 0
5288
5289 026520 UAER1:
5290 026520 022737 104404 177744 CMP #104404,@MEMERR ;MAKE SURE THE ERROR
5291 026526 001402 BEQ 2$ ;REGISTER IS SET PROPERLY
5292 026530 000137 031754 1$: JMP SPUR
5293 026534 022737 026514 177740 2$: CMP #UATMP1,@LOADRS ;MAKE SURE THE ERROR
5294 026542 001372 BNE 1$ ;OCCURRED AT THE CORRECT
;ADDRESS.
5295 ;RESET THE STACK
5296 026544 022626 CMP (SP)+,(SP)+ ;CLEAR THE ERROR REGISTERS.
5297 026546 012737 177777 177744 MOV #-1,@MEMERR ;GO TEST THE ODD WORD
5298 026554 000137 026422 JMP UA4
5299
5300 026560 UAER2:
5301 026560 022737 104410 177744 CMP #104410,@MEMERR ;MAKE SURE THE ERROR
5302 026566 001402 BEQ 2$ ;REGISTER IS SET PROPERLY
5303 026570 000137 031754 1$: JMP SPUR
5304 026574 022737 026516 177740 2$: CMP #UATMP2,@LOADRS ;MAKE SURE THE ERROR
5305 026602 001372 BNE 1$ ;OCCURRED AT THE CORRECT
;ADDRESS.
5306 ;RESET THE STACK
5307 026604 022626 CMP (SP)+,(SP)+ ;CLEAR THE ERROR REGISTERS.
5308 026606 012737 177777 177744 MOV #-1,@MEMERR
5309
5310 026614 022700 000377 UA7: CMP #377,R0 ;INCREMENT THE TEST PATTERN
5311 026620 001404 BEQ UA8
5312 026622 062700 000001 ADD #1,R0
5313 026626 000137 026322 JMP UA1
5314
5315 026632 104416 UA8: RSET
5316
5317
5318
5319
5320
5321
5322
5323
5324
    
```

```

*****
*TEST 54 MAIN MEMORY DATA PARITY CHECKERS HIGH BYTE TEST
*
*THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS
*FOR THE HIGH BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD.
*THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY
*ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY
*BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE
    
```

5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380

026634 000004
026636 012737 000020 001274
000055
026644 012737 027210 032100
026652 113737 001102 001224
026660 012737 031754 000114
026666 012737 000014 177746
026674 005000
026676 012737 026676 001110 UB1:
026704 004737 032340
026710 032702 000001
026714 001002
026716 000137 027170
026722 012737 027074 000114 UB2:
026730 012704 020000
026734 012702 177750
026740 012701 027070
026744 010011
026746 010412
026750 021101
026752 005012
026754 005012
026756
026756 010037 001230
026762 012737 027070 001232
026770 005037 001234
026774 104142
026776 012737 027134 000114 UB4:
027004 012737 026776 001110
027012 012704 100000

:*THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT
:*A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE
:*AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY
:*BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS
:*SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1).
:*THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA
:*PARITY CHECKERS WORKS IN SUCH A WAY AS TO
:*EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO
:*THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO
:*AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS
:*ALREADY ONE THEN NO ERROR OCCURS!
:*

TST54: SCOPE
MOV #20,\$TIMES ;;DO 20 ITERATIONS
UB=\$TN
MOV #TST55,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB \$TSTM,\$TMP0
MOV #SPUR,@#CACHVEC
MOV #MOM1,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.
CLR R0 ;INITIALIZE
UB1: MOV #UB1,\$LPERR
JSR PC,PARCNT ;SEE IF THE CURRENT TEST
BIT #BIT0,R2 ;PATTERN HAS THE PARITY BIT
BNE UB2 ;OFF, IF NOT GO TO NEXT
JMP UB7 ;PATTERN
UB2: MOV #UBER1,@#CACHVEC ;SET UP FOR THE ERROR, EVEN WORD.
MOV #20000,R4 ;THIS IS A PATTERN WHICH
MOV #MAINT,R2 ;WHEN LOADED INTO THE
;MAINTENANCE REGISTER
;WILL FORCE AN ERROR ON
;THE MAIN MEMORY EVEN
;WORD HIGH BYTE
MOV #UBTMP1,R1
MOV R0,(R1)
MOV R4,(R2) ;SET THE MAINT REG
CMP (R1),R1 ;THE REFERENCE TO (R1).
;UBTMP1 SHOULD CAUSE
;AN ERROR.
CLR (R2)
CLR (R2)
UB3: ;THE ERROR DIDN'T OCCUR!
;REPORT FAILURE
MOV R0,\$TMP2
MOV #UBTMP1,\$TMP3
CLR \$TMP4
64\$: ERROR 142
UB4: MOV #UBER2,@#CACHVEC ;SET UP FOR THE ERROR
MOV #UB4,\$LPERR ;ON THE ODD WORD.
MOV #100000,R4 ;THIS IS A PATTERN WHICH

```

5381 027016 012702 177750      MOV      #MAINT,R2      ;WHEN LOADED IN THE MAINTENANCE
5382                                ;REGISTER WILL CAUSE AN ERROR
5383 027022 012701 027072      MOV      #UBTMP2,R1    ;ON THE ODD WORD, LOW BYTE.
5384 027026 010011              MOV      R0,(R1)       ;SET THE MAINT REG. AND
5385 027030 000240              NOP
5386 027032 010412              MOV      R4,(R2)       ;REFERENCE (R1), UBTMP2, AND
5387 027034 021101              CMP      (R1),R1       ;CAUSE THE ERROR.
5388
5389 027036 005012              CLR      (R2)
5390 027040 005012              CLR      (R2)
5391
5392 027042                      UB5:
5393                                ;THE ERROR DIDN'T OCCUR!
5394 027042 010037 001230      MOV      R0,$TMP2     ;REPORT FAILURE
5395 027046 012737 027072 001232  MOV      #UBTMP2,$TMP3
5396 027054 005037 001234      CLR      $TMP4
5397 027060 104143      64$:      ERROR      143
5398
5399 027062 000442      UB6:      BR      UB7
5400
5401
5402 027064                      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5403 027064                      LOC=-4&LOC
5404 027070                      LOC=LOC+4
5405 027070                      .=LOC
5406
5407 027070 000000      UBTMP1:.WORD      0
5408 027072 000000      UBTMP2:.WORD      0
5409
5410 027074                      UBER1:
5411 027074 022737 104404 177744  CMP      #104404,@MEMERR ;MAKE SURE THE ERROR
5412 027102 001402                      BEQ      2$ ;REGISTER IS SET PROPERLY
5413 027104 000137 031754                      JMP      SPUR
5414 027110 022737 027070 177740  1$:      CMP      #UBTMP1,@LOADRS ;MAKE SURE THE ERROR
5415 027116 001372                      BNE      1$ ;OCCURRED AT THE CORRECT
5416                                ;ADDRESS.
5417 027120 022626                      CMP      (SP)+,(SP)+ ;RESET THE STACK
5418 027122 012737 177777 177744  MOV      #-1,@MEMERR ;CLEAR THE ERROR REGISTERS.
5419 027130 000137 026776                      JMP      UB4 ;GO TEST THE ODD WORD
5420
5421 027134                      UBER2:
5422 027134 022737 104410 177744  CMP      #104410,@MEMERR ;MAKE SURE THE ERROR
5423 027142 001402                      BEQ      2$ ;REGISTER IS SET PROPERLY.
5424 027144 000137 031754                      JMP      SPUR
5425 027150 022737 027072 177740  1$:      CMP      #UBTMP2,@LOADRS ;MAKE SURE THE ERROR
5426 027156 001372                      BNE      1$ ;OCCURRED AT THE CORRECT
5427                                ;ADDRESS.
5428 027160 022626                      CMP      (SP)+,(SP)+ ;RESET THE STACK
5429 027162 012737 177777 177744  MOV      #-1,@MEMERR ;CLEAR THE ERROR REGISTERS.
5430
5431 027170 022700 177400      UB7:      CMP      #177400,R0 ;INCREMENT THE TEST PATTERN
5432 027174 001404                      BEQ      UB8
5433 027176 062700 000400      ADD      #400,R0
5434 027202 000137 026676                      JMP      UB1
5435
5436 027206 104416      UB8:      RSET
    
```

5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492

027210

027210

027210

027212

027216

027222

027226

027234

027236

027240

027242

027244

027246

027250

027254

027260

027262

027266

027272

027274

027300

027304

027310

027312

027314

027316

027320

027322

027324

027324

027330

027336

027344

027345

000004

005037

005037

005237

042737

005327

000001

003031

012737

000001

027236

104400

013746

104410

104400

013700

001414

012703

004737

013700

001405

000005

004710

000240

000240

000240

000137

005015

040520

000

377

001102

001274

001100

100000

001100

027330

001100

027345

000042

125252

032414

000042

004146

047105

051523

000

377

020104

021440

000

377

000

TST55:

::*****

.SBTTL END OF PASS ROUTINE

::*INCREMENT THE PASS NUMBER (\$PASS)
:*INDICATE END-OF-PROGRAM AFTER 1 PASSES THRU THE PROGRAM
:*TYPE 'END PASS #XXXXX' (WHERE XXXXX IS A DECIMAL NUMBER)
:*IF THERES A MONITOR GO TO IT
:*IF THERE ISN'T JUMP TO LOOP

\$EOP:

SCOPE
CLR \$STNM ;:ZERO THE TEST NUMBER
CLR \$TIMES ;:ZERO THE NUMBER OF ITERATIONS
INC \$PASS ;:INCREMENT THE PASS NUMBER
BIC #100000,\$PASS ;:DON'T ALLOW A NEG. NUMBER
DEC (PC)+ ;:LOOP?

\$EOPCT: .WORD 1
BGT \$DOAGN ;:YES
MOV (PC)+,@(PC)+ ;:RESTORE COUNTER

\$ENDCT: .WORD 1
\$EOPCT
TYPE \$SENDMG ;:TYPE 'END PASS #'
MOV \$PASS,-(SP) ;:SAVE \$PASS FOR TYPEOUT
TYPDS ;:GO TYPE--DECIMAL ASCII WITH SIGN
TYPE \$SENULL ;:TYPE A NULL CHARACTER
\$GET42: MOV @#42,R0 ;:GET MONITOR ADDRESS
BEQ \$DOAGN ;:BRANCH IF NO MONITOR

MOV #125252,R3
JSR PC,CHAINQ
MOV @#42,R0 ;:INSURE R0 CONTAINS THE MONITORS
BEQ \$DOAGN ;:RETURN ADDRESS
RESET ;:CLEAR THE WORLD
\$ENDAD: JSR PC,(R0) ;:GO TO MONITOR
NOP ;:SAVE ROOM
NOP ;:FOR
NOP ;:ACT11

\$DOAGN: JMP @#LOOP ;:RETURN

\$SENDMG: .ASCIIZ <15><12>/END PASS #/

\$SENULL: .BYTE -1,-1,0 ;:NULL CHARACTER STRING

::*****

.SBTTL SCOPE HANDLER ROUTINE

::*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
:*AND LOAD THE TEST NUMBER(\$STNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
:*AND LOAD THE ERROR FLAG (\$ERFLG) INTO DISPLAY<15:08>

```

5493      ;*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
5494      ;*SW14=1      LOOP ON TEST
5495      ;*SW11=1      INHIBIT ITERATIONS
5496      ;*SW09=1      LOOP ON ERROR
5497      ;*SW08=1      LOOP ON TEST IN SWR<6:0>
5498      ;*CALL
5499      ;*      SCOPE      ;;SCOPE=IOT
5500
5501      $SCOPE:
5502      ROL      @#SWR      ;;LOOP ON PRESENT TEST?
5503      BMI      $OVER      ;;YES IF SW14=1
5504      ;*****START OF CODE FOR THE XOR TESTER*****
5505      $XTSTR: BR      6$      ;;IF RUNNING ON THE 'XOR' TESTER CHANGE
5506      ;THIS INSTRUCTION TO A 'NOP' (NOP=240)
5507      MOV      @#ERRVEC,-(SP) ;;SAVE THE CONTENTS OF THE ERROR VECTOR
5508      MOV      #5$,@#ERRVEC ;;SET FOR TIMEOUT
5509      TST      @#177060      ;;TIME OUT ON XOR?
5510      MOV      (SP)+,@#ERRVEC ;;RESTORE THE ERROR VECTOR
5511      BR      $SVLAD      ;;GO TO THE NEXT TEST
5512      5$: CMP      (SP)+,(SP)+ ;;CLEAR THE STACK AFTER A TIME OUT
5513      MOV      (SP)+,@#ERRVEC ;;RESTORE THE ERROR VECTOR
5514      BR      7$      ;;LOOP ON THE PRESENT TEST
5515      6$:;*****END OF CODE FOR THE XOR TESTER*****
5516      BIT      #BIT08,@#SWR      ;;LOOP ON SPEC. TEST?
5517      BEQ      2$      ;;BR IF NO
5518      BIS      #BIT9,@#CONTRL      ;TURN OFF CACHE
5519      MOV      @#SWR,-(SP)      ;;SET DESIRED TEST NUM. FROM SWR
5520      BIC      #$$SWRMK,(SP)      ;;STRIP AWAY UNDESIRED BITS
5521      CMPB      (SP)+,$STNM      ;;ON THE RIGHT TEST?
5522      BEQ      $OVER      ;;BR IF YES
5523      2$: TSTB      $ERFLG      ;;HAS AN ERROR OCCURRED?
5524      BEQ      3$      ;;BR IF NO
5525      CMPB      $ERMAX,$ERFLG      ;;MAX. ERRORS FOR THIS TEST OCCURRED?
5526      BHI      3$      ;;BR IF NO
5527      BIT      #BIT09,@#SWR      ;;LOOP ON ERROR?
5528      BEQ      4$      ;;BR IF NO
5529      7$: MOV      $LPERR,$LPADR      ;;SET LOOP ADDRESS TO LAST SCOPE
5530      BR      $OVER
5531      4$: CLRB      $ERFLG      ;;ZERO THE ERROR FLAG
5532      CLR      $TIMES      ;;CLEAR THE NUMBER OF ITERATIONS TO MAKE
5533      BR      1$      ;;ESCAPE TO THE NEXT TEST
5534      3$: BIT      #BIT11,@#SWR      ;;INHIBIT ITERATIONS?
5535      BNE      1$      ;;BR IF YES
5536      TST      $PASS      ;;IF FIRST PASS OF PROGRAM
5537      BEQ      1$      ;;INHIBIT ITERATIONS
5538      INC      $ICNT      ;;INCREMENT ITERATION COUNT
5539      CMP      $TIMES,$ICNT      ;;CHECK THE NUMBER OF ITERATIONS MADE
5540      BGE      $OVER      ;;BR IF MORE ITERATION REQUIRED
5541      1$: MOV      #1,$ICNT      ;;REINITIALIZE THE ITERATION COUNTER
5542      MOV      $MXCNT,$TIMES      ;;SET NUMBER OF ITERATIONS TO DO
5543      $SVLAD: INCB      $STNM      ;;COUNT TEST NUMBERS
5544      MOV      (SP),$LPADR      ;;SAVE SCOPE LOOP ADDRESS
5545      MOV      (SP),$LPERR      ;;SAVE ERROR LOOP ADDRESS
5546      CLR      $ESCAPE      ;;CLEAR THE ESCAPE FROM ERROR ADDRESS
5547      MOVB      #1,$ERMAX      ;;ONLY ALLOW ONE(1) ERROR ON NEXT TEST
5548      $OVER: MOV      $STNM,@#DISPLAY ;;DISPLAY TEST NUMBER
    
```

```

5549 027622 013716 001106          MOV    $LPADR,(SP)      ;;FUDGE RETURN ADDRESS
5550 027626 000002          RTI                    ;;FIXES PS
5551 027630 000001          $MXCNT: 1             ;;MAX. NUMBER OF ITERATIONS
5552                                     ;;*****
5553                                     ;;*****
5554                                     ;;*****
5555                                     ;;*****
5556                                     ;;*****
5557                                     ;;*****
5558                                     ;;*****
5559                                     ;;*****
5560                                     ;;*****
5561                                     ;;*****
5562                                     ;;*****
5563                                     ;;*****
5564                                     ;;*****
5565                                     ;;*****
5566                                     ;;*****
5567                                     ;;*****
5568                                     ;;*****
5569 027632          $ERROR:
5570 027632 105237 001103          7$: INCB    $ERFLG      ;;SET THE ERROR FLAG
5571 027636 001775          BEQ     7$             ;;DON'T LET THE FLAG GO TO ZERO
5572 027640 013737 001102 177570          MOV    $TSTNM,@DISPLAY ;;DISPLAY TEST NUMBER AND ERROR FLAG
5573 027646 005737 177570          TST   @SWR            ;;HALT ON ERROR = 1?
5574 027652 100001          BPL    8$             ;;BRANCH IF NO
5575 027654 000000          HALT                    ;;YES--HALT
5576 027656 032737 002000 177570          8$: BIT    #BIT10,@SWR  ;;BELL ON ERROR?
5577 027664 001402          BEQ    1$             ;;NO - SKIP
5578 027666 104400 001300          TYPE  ,SBELL         ;;RING BELL
5579 027672 005237 001112          1$: INC    $ERTL       ;;COUNT THE NUMBER OF ERRORS
5580 027676 011637 001116          MOV    (SP), $ERRPC   ;;GET ADDRESS OF ERROR INSTRUCTION
5581 027702 162737 000002 001116          SUB    #2,$ERRPC
5582 027710 117737 151202 001114          MOVB  @ERRPC,$ITEMB  ;;STRIP AND SAVE THE ERROR ITEM CODE
5583 027716 032737 020000 177570          BIT    #BIT13,@SWR   ;;SKIP TYPEOUT IF SET
5584 027724 001004          BNE                    ;;SKIP TYPEOUTS
5585 027726 004737 032616          JSR   PC,ERTYPE      ;;GO TO USER ERROR ROUTINE
5586 027732 104400 001305          TYPE  ,SCLF
5587 027736 005737 177570          2$: TST   @SWR        ;;HALT ON ERROR
5588 027742 100001          BPL    9$             ;;SKIP IF CONTINUE
5589 027744 000000          HALT                    ;;HALT ON ERROR!
5590 027746 022737 027314 000042          9$: CMP    #SENDAD,42  ;;ACT-11?
5591 027754 001001          BNE                    ;;BRANCH IF NO
5592 027756 000000          HALT                    ;;YES
5593 027760 032737 001000 177570          3$: BIT    #BIT09,@SWR  ;;LOOP ON ERROR SWITCH SET?
5594 027766 001402          BEQ    4$             ;;BR IF NO
5595 027770 013716 001110          MOV    $LPERR,(SP)   ;;FUDGE RETURN FOR LOOPING
5596 027774 005737 001276          4$: TST   $ESCAPE     ;;CHECK FOR AN ESCAPE ADDRESS
5597 030000 001402          BEQ    5$             ;;BR IF NONE
5598 030002 013716 001276          MOV    $ESCAPE,(SP) ;;FUDGE RETURN ADDRESS FOR ESCAPE
5599 030006          5$:
5600 030006 012737 177777 177744          MOV    #-1,@MEMERR
5601 030014 005037 177766          CLR   @CPUERR
5602 030020 000002          RTI
5603
5604                                     ;;*****

```


5605
 5606
 5607
 5608
 5609
 5610
 5611
 5612
 5613
 5614
 5615
 5616
 5617
 5618
 5619
 5620
 5621
 5622 030022
 5623 030022 010046
 5624 030024 010146
 5625 030026 010246
 5626 030030 010346
 5627 030032 010446
 5628 030034 010546
 5629 030036 016646 000022
 5630 030042 016646 000022
 5631 030046 016646 000022
 5632 030052 016646 000022
 5633 030056 000002
 5634
 5635
 5636
 5637
 5638 030060
 5639 030060 012666 000022
 5640 030064 012666 000022
 5641 030070 012666 000022
 5642 030074 012666 000022
 5643 030100 012605
 5644 030102 012604
 5645 030104 012603
 5646 030106 012602
 5647 030110 012601
 5648 030112 012600
 5649 030114 000002
 5650
 5651
 5652
 5653
 5654
 5655
 5656
 5657
 5658
 5659
 5660

.SBTTL SAVE AND RESTORE R0-R5 ROUTINES

```

;*SAVE R0-R5
;*CALL:
;* SAVREG
;*UPON RETURN FROM $SAVREG THE STACK WILL LOOK LIKE:
;*
;*TOP---(+16)
;* +2---(+18)
;* +4---R5
;* +6---R4
;* +8---R3
;*+10---R2
;*+12---R1
;*+14---R0
    
```

\$SAVREG:

```

MOV R0,-(SP)      ;;PUSH R0 ON STACK
MOV R1,-(SP)      ;;PUSH R1 ON STACK
MOV R2,-(SP)      ;;PUSH R2 ON STACK
MOV R3,-(SP)      ;;PUSH R3 ON STACK
MOV R4,-(SP)      ;;PUSH R4 ON STACK
MOV R5,-(SP)      ;;PUSH R5 ON STACK
MOV 22(SP),-(SP)  ;;SAVE PS OF MAIN FLOW
MOV 22(SP),-(SP)  ;;SAVE PC OF MAIN FLOW
MOV 22(SP),-(SP)  ;;SAVE PS OF CALL
MOV 22(SP),-(SP)  ;;SAVE PC OF CALL
RTI
    
```

```

;*RESTORE R0-R5
;*CALL:
;* RESREG
    
```

\$RESREG:

```

MOV (SP)+,22(SP)  ;;RESTORE PC OF CALL
MOV (SP)+,22(SP)  ;;RESTORE PS OF CALL
MOV (SP)+,22(SP)  ;;RESTORE PC OF MAIN FLOW
MOV (SP)+,22(SP)  ;;RESTORE PS OF MAIN FLOW
MOV (SP)+,R5      ;;POP STACK INTO R5
MOV (SP)+,R4      ;;POP STACK INTO R4
MOV (SP)+,R3      ;;POP STACK INTO R3
MOV (SP)+,R2      ;;POP STACK INTO R2
MOV (SP)+,R1      ;;POP STACK INTO R1
MOV (SP)+,R0      ;;POP STACK INTO R0
RTI
    
```

.SBTTL TYPE ROUTINE

```

;*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
;*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
;*NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
;*NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
;*NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
;*
    
```

```

5661      ;*CALL:
5662      ;*1) USING A TRAP INSTRUCTION
5663      ;*      TYPE      ,MESADR      ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
5664      ;*OR
5665      ;*      TYPE
5666      ;*      MESADR
5667      ;*
5668      ;*2) USING A JSR INSTRUCTION
5669      ;*      MOV      PS,-(SP)      ;;PUSH PROCESSOR STATUS WORD ON THE STACK
5670      ;*      JSR      PC,$TYPE      ;;CALL TYPE ROUTINE
5671      ;*      MESADDR      ;;FIRST ADDRESS OF MESSAGE
5672
5673      030116 105737 001151 $TYPE: TSTB $TPFLG      ;;IS THERE A TERMINAL?
5674      030122 100002      BPL 1$      ;;BR IF YES
5675      030124 000000      HALT      ;;HALT HERE IF NO TERMINAL
5676      030126 000407      BR 3$      ;;LEAVE
5677      030130 010046      1$: MOV R0,-(SP)      ;;SAVE R0
5678      030132 017600 000002      MOV @2(SP),R0      ;;GET ADDRESS OF ASCIZ STRING
5679      030136 112046      2$: MOVB (R0)+,-(SP)      ;;PUSH CHARACTER TO BE TYPED ONTO STACK
5680      030140 001005      BNE 4$      ;;BR IF IT ISN'T THE TERMINATOR
5681      030142 005726      TST (SP)+      ;;IF TERMINATOR POP IT OFF THE STACK
5682      030144 012600      MOV (SP)+,R0      ;;RESTORE R0
5683      030146 062716 000002      3$: ADD #2,(SP)      ;;ADJUST RETURN PC
5684      030152 000002      RTI      ;;RETURN
5685      030154 122716 000011      4$: CMPB #HT,(SP)      ;;BRANCH IF <HT>
5686      030160 001426      BEQ 8$
5687      030162 122716 000200      CMPB #CRLF,(SP)      ;;BRANCH IF NOT
5688      030166 001004      BNE 5$
5689      030170 005726      TST (SP)+      ;;POP <CR><LF> EQUIV
5690      030172 104400 001305      TYPE ,SCRLF
5691      030176 000757      BR 2$      ;;GET NEXT CHARACTER
5692      030200 004737 030262      5$: JSR PC,$TYPEC      ;;GO TYPE THIS CHARACTER
5693      030204 123726 001150      6$: CMPB $FILLC,(SP)+      ;;IS IT TIME FOR FILLER CHARS.?
5694      030210 001352      BNE 2$      ;;IF NO GO GET NEXT CHAR.
5695      030212 013746 001146      MOV $NULL,-(SP)      ;;GET # OF FILLER CHARS. NEEDED
5696      ;;AND THE NULL CHAR.
5697      030216 105366 000001      7$: DECB 1(SP)      ;;DOES A NULL NEED TO BE TYPED?
5698      030222 002770      BLT 6$      ;;BR IF NO--GO POP THE NULL OFF OF STACK
5699      030224 004737 030262      JSR PC,$TYPEC      ;;GO TYPE A NULL
5700      030230 105337 030326      DECB $CHARCNT      ;;DON'T COUNT THE NULL AS A CHARACTER
5701      030234 000770      BR 7$      ;;LOOP
5702
5703      ;;HORIZONTAL TAB PROCESSOR
5704
5705      030236 112716 000040      8$: MOVB #' ,(SP)      ;;REPLACE TAB WITH SPACE
5706      030242 004737 030262      9$: JSR PC,$TYPEC      ;;TYPE A SPACE
5707      030246 132737 000007 030326      BITB #7,$CHARCNT      ;;BRANCH IF NOT AT
5708      030254 001372      BNE 9$      ;;TAB STOP
5709      030256 005726      TST (SP)+      ;;POP SPACE OFF STACK
5710      030260 000726      BR 2$      ;;GET NEXT CHARACTER
5711      030262 105777 150654      $TYPEC: TSTB @$TPS      ;;WAIT UNTIL PRINTER IS READY
5712      030266 100375      BPL $TYPEC
5713      030270 116677 000002 150646      MOVB 2(SP),@$TPB      ;;LOAD CHAR TO BE TYPED INTO DATA REG.
5714      030276 122766 000015 000002      CMPB #CR,2(SP)      ;;BRANCH IF
5715      030304 001003      BNE 1$      ;;NOT <CR>
5716      030306 105037 030326      CLRB $CHARCNT      ;;
    
```

```

5717 030312 000406          BR      $TYPEX          ;;EXIT
5718 030314 122766 000012 000002 1$:  CMPB  #LF,2(SP)      ;;BRANCH IF
5719 030322 001402          BEQ   $TYPEX          ;;<LF>
5720 030324 105227          INCB  (PC)+          ;;INC SPACE
5721 030326 000000          $CHARCNT: .WORD 0      ;;COUNT
5722 030330 000207          $TYPEX: RTS      PC
5723
5724
5725 ;;*****
5726
5727 .SBTTL  BINARY TO OCTAL (ASCII) AND TYPE
5728
5729 ;;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
5730 ;;*OCTAL (ASCII) NUMBER AND TYPE IT.
5731 ;;*$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
5732 ;;*CALL:
5733 ;;*      MOV      NUM,-(SP)          ;;NUMBER TO BE TYPED
5734 ;;*      TYPOS          ;;CALL FOR TYPEOUT
5735 ;;*      .BYTE   N          ;;N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
5736 ;;*      .BYTE   M          ;;M=1 OR 0
5737 ;;*                                  ;;1=TYPE LEADING ZEROS
5738 ;;*                                  ;;0=SUPPRESS LEADING ZEROS
5739
5740 ;;*$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
5741 ;;*$TYPOS OR $TYPOC
5742 ;;*CALL:
5743 ;;*      MOV      NUM,-(SP)          ;;NUMBER TO BE TYPED
5744 ;;*      TYPON          ;;CALL FOR TYPEOUT
5745
5746 ;;*$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
5747 ;;*CALL:
5748 ;;*      MOV      NUM,-(SP)          ;;NUMBER TO BE TYPED
5749 ;;*      TYPOC          ;;CALL FOR TYPEOUT
5750
5751 030332 017646 000000          $TYPOS: MOV      @ (SP),-(SP)      ;;PICKUP THE MODE
5752 030336 116637 000001 030555  MOVB  1(SP), $OFILL      ;;LOAD ZERO FILL SWITCH
5753 030344 112637 030557          MOVB  (SP)+, $OMODE+1    ;;NUMBER OF DIGITS TO TYPE
5754 030350 062716 000002          ADD   #2, (SP)          ;;ADJUST RETURN ADDRESS
5755 030354 000406          BR      $TYPON
5756 030356 112737 000001 030555  $TYPOC: MOVB  #1, $OFILL      ;;SET THE ZERO FILL SWITCH
5757 030364 112737 000006 030557  MOVB  #6, $OMODE+1      ;;SET FOR SIX(6) DIGITS
5758 030372 112737 000005 030554  $TYPON: MOVB  #5, $OCNT      ;;SET THE ITERATION COUNT
5759 030400 010346          MOV   R3,-(SP)          ;;SAVE R3
5760 030402 010446          MOV   R4,-(SP)          ;;SAVE R4
5761 030404 010546          MOV   R5,-(SP)          ;;SAVE R5
5762 030406 113704 030557          MOVB  $OMODE+1, R4      ;;GET THE NUMBER OF DIGITS TO TYPE
5763 030412 005404          NEG   R4
5764 030414 062704 000006          ADD   #6, R4          ;;SUBTRACT IT FOR MAX. ALLOWED
5765 030420 110437 030556          MOVB  R4, $OMODE      ;;SAVE IT FOR USE
5766 030424 113704 030555          MOVB  $OFILL, R4       ;;GET THE ZERO FILL SWITCH
5767 030430 016605 000012          MOV   12(SP), R5      ;;PICKUP THE INPUT NUMBER
5768 030434 005003          CLR   R3              ;;CLEAR THE OUTPUT WORD
5769 030436 006105          1$:  ROL   R5          ;;ROTATE MSB INTO 'C'
5770 030440 000404          BR    3$              ;;GO DO MSB
5771 030442 006105          2$:  ROL   R5          ;;FORM THIS DIGIT
5772 030444 006105          ROL   R5

```

```

5773 030446 006105          ROL      R5
5774 030450 010503          MOV      R5,R3
5775 030452 006103          3$:    ROL      R3          ;;GET LSB OF THIS DIGIT
5776 030454 105337 030556    DECB    $OMODE        ;;TYPE THIS DIGIT?
5777 030460 100016          BPL     7$            ;;BR IF NO
5778 030462 042703 177770    BIC     #177770,R3    ;;GET RID OF JUNK
5779 030466 001002          BNE     4$            ;;TEST FOR 0
5780 030470 005704          TST     R4            ;;SUPPRESS THIS 0?
5781 030472 001403          BEQ     5$            ;;BR IF YES
5782 030474 005204          4$:    INC     R4            ;;DON'T SUPPRESS ANYMORE 0'S
5783 030476 052703 000060    BIS     #'0,R3        ;;MAKE THIS DIGIT ASCII
5784 030502 052703 000040    5$:    BIS     #' ,R3        ;;MAKE ASCII IF NOT ALREADY
5785 030506 110337 030552    MOVB   R3,8$         ;;SAVE FOR TYPING
5786 030512 104400 030552    TYPE   ,8$          ;;GO TYPE THIS DIGIT
5787 030516 105337 030554    7$:    DECB    $OCNT        ;;COUNT BY 1
5788 030522 003347          BGT     2$            ;;BR IF MORE TO DO
5789 030524 002402          BLT     6$            ;;BR IF DONE
5790 030526 005204          INC     R4            ;;INSURE LAST DIGIT ISN'T A BLANK
5791 030530 000744          BR      2$            ;;GO DO THE LAST DIGIT
5792 030532 012605          6$:    MOV     (SP)+,R5    ;;RESTORE R5
5793 030534 012604          MOV     (SP)+,R4    ;;RESTORE R4
5794 030536 012603          MOV     (SP)+,R3    ;;RESTORE R3
5795 030540 016666 000002 000004  MOV     2(SP),4(SP)  ;;SET THE STACK FOR RETURNING
5796 030546 012616          MOV     (SP)+,(SP)
5797 030550 000002          RTI                    ;;RETURN
5798 030552 000          8$:    .BYTE   0          ;;STORAGE FOR ASCII DIGIT
5799 030553 000          .BYTE   0          ;;TERMINATOR FOR TYPE ROUTINE
5800 030554 000          $OCNT: .BYTE   0          ;;OCTAL DIGIT COUNTER
5801 030555 000          $OFILL: .BYTE  0          ;;ZERO FILL SWITCH
5802 030556 000000          $OMODE: .WORD  0          ;;NUMBER OF DIGITS TO TYPE
5803
5804          ;;*****
5805
5806          .SBTTL  CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
5807
5808          ;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
5809          ;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
5810          ;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
5811          ;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
5812          ;*REPLACED WITH SPACES.
5813          ;*CALL:
5814          ;*      MOV     NUM,-(SP)          ;;PUT THE BINARY NUMBER ON THE STACK
5815          ;*      TYPDS          ;;GO TO THE ROUTINE
5816
5817          $TYPDS:
5818          MOV     R0,-(SP)          ;;PUSH R0 ON STACK
5819          MOV     R1,-(SP)          ;;PUSH R1 ON STACK
5820          MOV     R2,-(SP)          ;;PUSH R2 ON STACK
5821          MOV     R3,-(SP)          ;;PUSH R3 ON STACK
5822          MOV     R5,-(SP)          ;;PUSH R5 ON STACK
5823          MOV     #20200,-(SP)      ;;SET BLANK SWITCH AND SIGN
5824          MOV     20(SP),R5        ;;GET THE INPUT NUMBER
5825          BPL     1$            ;;BR IF INPUT IS POS.
5826          NEG     R5            ;;MAKE THE BINARY NUMBER POS.
5827          MOVB   #'-,1(SP)        ;;MAKE THE ASCII NUMBER NEG.
5828          1$:    CLR     R0            ;;ZERO THE CONSTANTS INDEX
    
```

```

5829 030616 012703 030774      MOV    #SDBLK,R3      ;;SETUP THE OUTPUT POINTER
5830 030622 112723 000040      MOVB  #' ,(R3)+      ;;SET THE FIRST CHARACTER TO A BLANK
5831 030626 005002          2$:  CLR    R2           ;;CLEAR THE BCD NUMBER
5832 030630 016001 030764      MOV    $DTBL(R0),R1  ;;GET THE CONSTANT
5833 030634 160105          3$:  SUB    R1,R5         ;;FORM THIS BCD DIGIT
5834 030636 002402          BLT    4$           ;;BR IF DONE
5835 030640 005202          INC    R2           ;;INCREASE THE BCD DIGIT BY 1
5836 030642 000774          BR     3$
5837 030644 060105          4$:  ADD    R1,R5         ;;ADD BACK THE CONSTANT
5838 030646 005702          TST   R2           ;;CHECK IF BCD DIGIT=0
5839 030650 001002          BNE   5$           ;;FALL THROUGH IF 0
5840 030652 105716          TSTB  (SP)         ;;STILL DOING LEADING 0'S?
5841 030654 100407          BMI  7$           ;;BR IF YES
5842 030656 106316          5$:  ASLB  (SP)         ;;MSD?
5843 030660 103003          BCC   6$           ;;BR IF NO
5844 030662 116663 000001 177777  MOVB  1(SP),-1(R3)  ;;YES--SET THE SIGN
5845 030670 052702 000060          6$:  BIS   #'0,R2       ;;MAKE THE BCD DIGIT ASCII
5846 030674 052702 000040          7$:  BIS   #' ,R2       ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
5847 030700 110223          MOVB  R2,(R3)+     ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
5848 030702 005720          TST   (R0)+        ;;JUST INCREMENTING
5849 030704 020027 000010          CMP   R0,#10      ;;CHECK THE TABLE INDEX
5850 030710 002746          BLT   2$           ;;GO DO THE NEXT DIGIT
5851 030712 003002          BGT   8$           ;;GO TO EXIT
5852 030714 010502          MOV   R5,R2        ;;GET THE LSD
5853 030716 000764          BR    6$           ;;GO CHANGE TO ASCII
5854 030720 105726          8$:  TSTB  (SP)+        ;;WAS THE LSD THE FIRST NON-ZERO?
5855 030722 100003          BPL   9$           ;;BR IF NO
5856 030724 116663 177777 177776  MOVB  -1(SP),-2(R3) ;;YES--SET THE SIGN FOR TYPING
5857 030732 105013          9$:  CLRB  (R3)        ;;SET THE TERMINATOR
5858 030734 012605          MOV   (SP)+,R5     ;;POP STACK INTO R5
5859 030736 012603          MOV   (SP)+,R3     ;;POP STACK INTO R3
5860 030740 012602          MOV   (SP)+,R2     ;;POP STACK INTO R2
5861 030742 012601          MOV   (SP)+,R1     ;;POP STACK INTO R1
5862 030744 012600          MOV   (SP)+,R0     ;;POP STACK INTO R0
5863 030746 104400 030774      TYPE  ,SDBLK       ;;NOW TYPE THE NUMBER
5864 030752 016666 000002 000004  MOV   2(SP),4(SP)  ;;ADJUST THE STACK
5865 030760 012616          MOV   (SP)+,(SP)
5866 030762 000002          RTI
5867 030764 023420          $DTBL: 10000.
5868 030766 001750          1000.
5869 030770 000144          100.
5870 030772 000012          10.
5871 030774 000004          $SDBLK: .BLKW 4

```

.SBTTL TRAP DECODER

;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE 'TRAP' INSTRUCTION
;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
;*GO TO THAT ROUTINE.

```

5882 031004 010046          $TRAP: MOV   R0,-(SP)  ;;SAVE R0
5883 031006 016600 000002  MOV   2(SP),R0     ;;GET TRAP ADDRESS
5884 031012 005740          TST   -(R0)       ;;BACKUP BY 2

```

```
5885 031014 111000          MOVB   (R0),R0          ;;GET RIGHT BYTE OF TRAP
5886 031016 016000 031024  MOV    $TRPAD(R0),R0   ;;INDEX TO TABLE
5887 031022 000200          RTS     R0              ;;GO TO ROUTINE
```

5888
5889
5890
5891
5892
5893
5894
5895
5896

.SBTTL TRAP TABLE

;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
 ;*BY THE 'TRAP' INSTRUCTION.

ROUTINE

```
5897 031024          $TRPAD:
5898 031024 030116          $TYPE   ;;CALL=TYPE      TRAP+0(104400) TTY TYPEOUT ROUTINE
5899 031026 030356          $TYPOC  ;;CALL=TYPOC     TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)
5900 031030 030332          $TYPOS  ;;CALL=TYPOS     TRAP+4(104404) TYPE OCTAL NUMBER (NO LEADING ZEROS)
5901 031032 030372          $TYPON  ;;CALL=TYPON      TRAP+6(104406) TYPE OCTAL NUMBER (AS PER LAST CALL)
5902 031034 030560          $TYPDS  ;;CALL=TYPDS     TRAP+10(104410) TYPE DECIMAL NUMBER (WITH SIGN)
5903 031036 030022          $SAVREG ;;CALL=SAVREG    TRAP+12(104412) SAVE R0-R5 ROUTINE
5904 031040 030060          $RESREG ;;CALL=RESREG    TRAP+14(104414) RESTORE R0-R5 ROUTINE
5905
5906 031042 032102          CLEAN  ;;CALL=RSET      TRAP+16(104416) GO RESET ALL REGISTERS.
5907 031044 032052          ABORTT ;;CALL=SKIPT     TRAP+20(104420) THIS WILL SKIP TO THE NEXT TEST
5908 031046 032520          MMDES  ;;CALL=MMSKIP    TRAP+22(104422) IF SWITCH # IS ON SKIP TO THE NEXT TEST
5909 031050 032542          MSIZER ;;CALL=SIZE      TRAP+24(104424) DETERMINE THE HIGHEST ADDRESS IN MEMORY
5910 031052 032172          SKBADR ;;CALL=SKPBAD    TRAP+26(104426) SKIP TEST IF ERROR ADDRESS REGISTER IS 1
5911 031054 032216          SKBERR ;;CALL=SKPBER    TRAP+30(104430) SKIP TEST IF ERROR REGISTER IS INOPERATI
5912 031056 032234          SKBCNR ;;CALL=SKPBCN    TRAP+32(104432) SKIP TEST IF CONTROL REGISTER IS INOPERA
5913 031060 032252          SKBMNR ;;CALL=SKPBMN    TRAP+34(104434) SKIP TEST IF MAINTENANCE REGISTER IS INO
5914 031062 032270          SKBMMR ;;CALL=SKPBHM    TRAP+36(104436) SKIP TEST IF HIT/MISS REGISTER IS IN OPE
```

.SBTTL POWER DOWN AND UP ROUTINES

```
5915
5916
5917
5918
5919
5920          ;POWER DOWN ROUTINE
5921 031064 012737 031212 000024 $PWRDN: MOV    # $ILLUP,@#PWRVEC ;;SET FOR FAST UP
5922 031072 012737 000340 000026  MOV    #340,@#PWRVEC+2 ;;PRIO:7
5923 031100 010046          MOV    R0,-(SP)        ;;PUSH R0 ON STACK
5924 031102 010146          MOV    R1,-(SP)        ;;PUSH R1 ON STACK
5925 031104 010246          MOV    R2,-(SP)        ;;PUSH R2 ON STACK
5926 031106 010346          MOV    R3,-(SP)        ;;PUSH R3 ON STACK
5927 031110 010446          MOV    R4,-(SP)        ;;PUSH R4 ON STACK
5928 031112 010546          MOV    R5,-(SP)        ;;PUSH R5 ON STACK
5929 031114 010637 031216          MOV    SP,$SAVR6      ;;SAVE SP
5930 031120 012737 031132 000024  MOV    # $PWRUP,@#PWRVEC ;;SET UP VECTOR
5931 031126 000000          HALT
5932 031130 000776          BR     -2            ;;HANG UP
```

```
5933
5934          ;POWER UP ROUTINE
5935 031132 013706 031216          $PWRUP: MOV    $SAVR6,SP   ;;GET SP
5936 031136 005037 031216          CLR    $SAVR6        ;;WAIT LOOP FOR THE TTY
5937 031142 005237 031216          1$:  INC    $SAVR6      ;;WAIT FOR THE INC
5938 031146 001375          BNE   1$             ;;OF WORD
5939 031150 012605          MOV    (SP)+,R5     ;;POP STACK INTO R5
5940 031152 012604          MOV    (SP)+,R4     ;;POP STACK INTO R4
```

```

5941 031154 012603      MOV      (SP)+,R3      ;;POP STACK INTO R3
5942 031156 012602      MOV      (SP)+,R2      ;;POP STACK INTO R2
5943 031160 012601      MOV      (SP)+,R1      ;;POP STACK INTO R1
5944 031162 012600      MOV      (SP)+,R0      ;;POP STACK INTO R0
5945 031164 012737      MOV      #SPWRDN,@PWRVEC ;;SET UP THE POWER DOWN VECTOR
5946 031172 012737      MOV      #340,@PWRVEC+2 ;;PRIO:7
5947 031200 104400      TYPE                                ;;REPORT THE POWER FAILURE
5948 031202 033373      $PWRMG: .WORD POWERM          ;;POWER FAIL MESSAGE POINTER
5949 031204 012716      MOV      (PC)+,(SP)      ;;RESTART AT START
5950 031206 003014      $PWRAD: .WORD START          ;;RESTART ADDRESS
5951 031210 000002      RTI
5952 031212 000000      $ILLUP: HALT              ;;THE POWER UP SEQUENCE WAS STARTED
5953 031214 000776      BR      .-2              ;; BEFORE THE POWER DOWN WAS COMPLETE
5954 031216 000000      $$SAVR6: 0              ;;PUT THE SP HERE
5955                                     ;;*****
5956                                     .SBTTL ROUTINE TO SIZE MEMORY
5957
5958                                     ;*CALL:
5959                                     ;*
5960                                     ;* JSR PC,$SIZE
5961                                     ;* RETURN
5962                                     ;*$LSTAD WILL CONTAIN:
5963                                     ;* WITH KT11 OPTION -- LAST VIRTUAL ADDRESS OF THE LAST BANK
5964                                     ;* WITHOUT KT11 OPTION -- LAST ABSOLUTE ADDRESS OF AVAILABLE MEMORY
5965                                     ;*$LSTBK WILL CONTAIN THE LAST BANK AS A SAF
5966                                     ;*$SKT11 IS THE MEMORY MANAGEMENT KEY
5967                                     ;*$BIT07 = 0 DON'T USE MEMORY MANAGEMENT
5968                                     ;* MUST BE SETUP BEFORE THE CALL
5969                                     ;*$BIT15 = 0 DON'T HAVE MEMORY MANAGEMENT OPTION
5970                                     ;* DETERMINED BY ROUTINE
5971                                     ;* --NOTE--
5972                                     ;*THIS ROUTINE SUPPORTS PDP 11/74.
5973                                     ;*IF ACTUAL MEMORY IS LESS THAN THAT INDICATED BY THE SIZE REGISTER
5974                                     ;*AND A REFERENCE IS MADE TO A MEMORY ADDRESS THAT IS GREATER THAN
5975                                     ;*ACTUAL MEMORY BUT LESS THAN SIZE REGISTER ((INDICATED), THEN A
5976                                     ;*MEMORY REFERENCE TIMEOUT TO VECTOR 114 WILL OCCUR.
5977
5978 031220 010046      $$SIZE: MOV      R0,-(SP)      ;;SAVE R0 ON THE STACK
5979 031222 010146      MOV      R1,-(SP)      ;;SAVE R1 ON THE STACK
5980 031224 010246      MOV      R2,-(SP)      ;;SAVE R2 ON THE STACK
5981 031226 010346      MOV      R3,-(SP)      ;;SAVE R3 ON THE STACK
5982 031230 013746      MOV      @ERRVEC,-(SP)  ;;SAVE PRESENT ERROR VECTOR PS & PC
5983 031234 013746      MOV      @ERRVEC+2,-(SP)
5984 031240 013746      MOV      @114,-(SP)    ;;SAVE PRESENT PARITY VECOT PS & PC
5985 031244 013746      MOV      @116,-(SP)
5986 031250 010600      MOV      SP,R0          ;;SAVE THE STACK POINTER
5987 031252 013737      MOV      @PS,@ERRVEC+2 ;;SET ERRVEC PS TO PRESENT PS
5988 031260 012701      MOV      #3776,R1      ;;SETUP ADDRESS
5989 031264 105727      TSTB    (PC)+          ;;USE MEMORY MANAGEMENT?
5990 031266 000200      $KT11: .WORD 200        ;;SET TO USE MEMORY MANAGEMENT
5991 031270 100065      BPL     $SCORE         ;;BR IF NO
5992 031272 012737      MOV      #SKTNEX,@ERRVEC ;;SET FOR TIMEOUT
5993 031300 005737      TST     @SRO           ;;KT11 ARE YOU THERE?
5994 031304 052737      BIS     #100000,$KT11  ;;YES--SET KT11 KEY
5995 031312 005046      CLR     -(SP)          ;;INITIALIZE FOR 'PAR' LOADING
5996 031314 012702      MOV     #KIPAR0,R2     ;;ADDRESS OF FIRST 'PAR'

```



```

5997 031320 012703 000010          MOV    #^D8,R3          ;;LOAD EIGHT 'PAR.'S' AND EIGHT 'PDR.'S'
5998 031324 012762 077406 177740 1$:  MOV    #77406,-40(R2)  ;;PDR = 4K, UP, READ/WRITE
5999 031332 011622          MOV    (SP),(R2)+     ;;LOAD 'PAR'
6000 031334 062716 000200          ADD    #200,(SP)      ;;UPDATE FOR NEXT 'PAR'
6001 031340 077307          SOB    R3,1$         ;;LOOP UNTIL ALL EIGHT ARE LOADED
6002 031342 012742 177600          MOV    #177600,-(R2)  ;;SETUP KIPAR7 FOR I/O
6003 031346 005042          CLR    -(R2)         ;;SETUP KIPAR6 FOR TESTING
6004 031350 012737 031366 000004      MOV    #2$,@WERRVEC   ;;CATCH TIMEOUT IF NO SR3
6005 031356 012737 000020 172516      MOV    #20,@#SR3     ;;ENABLE 22-BIT ADDRESSING
6006 031364 000401          BR     3$            ;;THIS PDP-11 HAS A SR3 REG.
6007 031366 022626          2$:  CMP    (SP)+,(SP)+  ;;CLEAN OFF THE STACK--NO SR3.
6008 031370 005237 177572          3$:  INC    @#SR0        ;;TURN ON MEMORY MANAGEMENT
6009 031374 012737 031426 000004      MOV    #SKTOUT,@WERRVEC ;;SET FOR TIME OUT
6010 031402 012737 031550 000114      MOV    #SMTMOUT,@#114 ;;SET FOR MEM REF TIMEOUT
6011 031410 005737 143776          4$:  TST    @#143776     ;;TRAP ON NON-EX-MEM
6012 031414 062712 000040          ADD    #40,(R2)      ;;MAKE A 1K STEP
6013 031420 023712 172356          CMP    @#KIPAR7,(R2) ;;LAST ONE?
6014 031424 101371          BHI    4$            ;;NO--TRY IT
6015 031426 011202          SKTOUT: MOV (R2),R2    ;;GET LAST BANK+1
6016 031430 005037 177572          CLR    @#SR0        ;;TURN OFF MEMORY MANAGEMENT
6017 031434 000421          BR     $$SIZEX
6018 031436 042737 100000 031266  SKTNEX: BIC #100000,SKT11 ;;KT11 NON-EXISTENT
6019 031444 012737 031474 000004      SCORE: MOV #SCROUT,@WERRVEC ;;SET FOR TIMEOUT
6020 031452 005002          CLR    R2           ;;SET UP BANK
6021 031454 062701 004000          1$:  ADD    #4000,R1     ;;INCREMENT BY 1K
6022 031460 062702 000040          ADD    #40,R2       ;;1K STEP
6023 031464 005711          TST    (R1)         ;;TRAP ON TIME OUT
6024 031466 022701 177776          CMP    #177776,R1   ;;LAST ONE
6025 031472 001370          BNE    1$           ;;NO--TRY AGAIN
6026 031474 162701 004000          SCROUT: SUB #4000,R1
6027 031500 162702 000040          $$SIZEX: SUB #40,R2  ;;DROP BACK
6028 031504 010006          MOV    R0,SP        ;;RESTORE THE STACK
6029 031506 012637 000116          MOV    (SP)+,@#116  ;;RESTOR PARITY VECTOR
6030 031512 012637 000114          MOV    (SP)+,@#114
6031 031516 012637 000006          MOV    (SP)+,@WERRVEC+2 ;;RESTORE ERROR VECTOR
6032 031522 012637 000004          MOV    (SP)+,@WERRVEC
6033 031526 010137 031602          MOV    R1,$LSTAD   ;;LAST ADDRESS
6034 031532 010237 031604          MOV    R2,$LSTBK   ;;LAST BANK
6035 031536 012603          MOV    (SP)+,R3    ;;RESTORE R3
6036 031540 012602          MOV    (SP)+,R2    ;;RESTORE R2
6037 031542 012601          MOV    (SP)+,R1    ;;RESTORE R1
6038 031544 012600          MOV    (SP)+,R0    ;;RESTORE R0
6039 031546 000207          RTS    PC
6040 031550 032737 000001 177744  SMTMOUT: BIT #BIT0,@MEMERR ;;MAKE SURE TRAP TO 114 IS DUE
6041 031556 001005          BNE    1$           ;;TO MEMORY REFERENCE TIMEOUT
6042          ;;IF NOT, IS IT AN ABORT?
6043 031560 032737 100000 177744          BIT    #BIT15,@MEMERR ;;CPU ABORT?
6044 031566 001001          BNE    1$           ;;IF YES, EXIT OUT
6045 031570 000002          RTI    ;;IF NOT, CONTINUE
6046 031572 012737 177777 177744  1$:  MOV    #-1,@MEMERR  ;;CLEAR THE MEM ERROR REG
6047 031600 000712          BR     SKTOUT
6048 031602 000000          $LSTAD: .WORD 0     ;;CONTAINS THE LAST ADDRESS
6049 031604 000000          $LSTBK: .WORD 0     ;;CONTAINS THE LAST BANK
6050
6051
6052          ;;*****
    
```



```

6053
6054      .SBTTL  DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE
6055
6056      ;*THIS ROUTINE WILL CONVERT A 32-BIT UNSIGNED BINARY NUMBER TO AN
6057      ;*UNSIGNED OCTAL ASCII NUMBER.
6058      ;*CALL
6059      ;*      MOV      #PNTR,-(SP)      ;; POINTER TO LOW WORD OF BINARY NUMBER
6060      ;*      JSR      PC,@#$DB20      ;; CALL THE ROUTINE
6061      ;*      RETURN     ;; THE ADDRESS OF THE FIRST ASCII CHAR. IS ON THE STACK
6062
6063
6064      031606 104412      $DB20:  SAVREG      ;; SAVE ALL REGISTERS
6065      031610 016601 000002      MOV      2(SP),R1      ;; PICKUP THE POINTER TO LOW WORD
6066      031614 012705 031725      MOV      #$SOCTVL+13.,R5  ;; POINTER TO DATA TABLE
6067      031620 012704 000014      MOV      #12.,R4        ;; DO ELEVEN CHARACTERS
6068      031624 012703 177770      MOV      #^C7,R3        ;; MASK
6069      031630 012100      MOV      (R1)+,R0        ;; LOWER WORD
6070      031632 012101      MOV      (R1)+,R1        ;; HIGH WORD
6071      031634 005002      CLR      R2              ;; TERMINATOR
6072      031636 110245      1$:  MOVB     R2,-(R5)      ;; PUT CHARACTER IN DATA TABLE
6073      031640 010002      MOV      R0,R2          ;; GET THIS DIGIT
6074      031642 005304      DEC      R4              ;; COUNT THIS CHARACTER
6075      031644 003007      BGT      3$             ;; BR IF NOT THE LAST DIGIT
6076      031646 001405      BEQ      2$             ;; BR IF IT IS THE LAST DIGIT
6077      031650 005205      INC      R5              ;; ALL DIGITS DONE-ADJUST POINTER FOR FIRST
6078      031652 010566 000002      MOV      R5,2(SP)      ;; ASCII CHAR. & PUT IT ON THE STACK
6079      031656 104414      RESREG     ;; RESTORE ALL REGISTERS
6080      031660 000207      RTS      PC              ;; RETURN TO USER
6081      031662 006203      2$:  ASR      R3              ;; POSITION THE MASK FOR THE LAST DIGIT
6082      031664 006001      3$:  ROR      R1              ;; POSITION THE BINARY NUMBER FOR
6083      031666 006000      ROR      R0              ;; THE NEXT OCTAL DIGIT
6084      031670 006001      ROR      R1
6085      031672 006000      ROR      R0
6086      031674 006001      ROR      R1
6087      031676 006000      ROR      R0
6088      031700 040302      BIC      R3,R2          ;; MASK OUT ALL JUNK
6089      031702 062702 000060      ADD      #'0,R2        ;; MAKE THIS CHAR. ASCII
6090      031706 000753      BR       1$             ;; GO PUT IT IN THE DATA TABLE
6091      031710 000016      $SOCTVL: .BLKB 14.      ;; RESERVE DATA TABLE
6092
6093      ;THIS ROUTINE IS CALLED BY UNEXPECTED TRAPS TO VECTOR ERRVEC.
6094      ;THE ERROR IS REPORTED AND CONTROL IS TRANSFERRED BACK TO THE TEST
6095      ;FOLLOWING THE ONE THAT WAS INTERRUPTED WHEN THE ERROR OCCURRED!
6096      031726 011637 001226      CPSPUR: MOV      (SP), $TMP1
6097      031732 012737 031750 001230      MOV      #1$, $TMP2
6098      031740 013737 177766 001232      MOV      @#CPUERR, $TMP3
6099      031746 022626      CMP      (SP)+, (SP)+   ;; RESET THE STACK
6100      031750 104150      1$:  ERROR  150
6101      031752 104420      SKIPT
6102
6103      ;THIS ROUTINE HANDLE UNEXPECTED TRAPS TO #CACHVEC.
6104      031754 012737 032044 000114      SPUR:  MOV      #10$, @#CACHVEC
6105      031762 013700 177744      MOV      @#MEMERR,R0
6106      031766 032700 000014      BIT      #14,R0         ;; SEE IF IT WAS A MAIN MEMORY PARITY ERROR.
6107      031772 001403      BEQ      9$
6108      031774 013700 177740      MOV      @#LOADRS,R0    ;; IF IT WAS THEN THE BAD PARITY IS
    
```

6109 032000 005710
 6110 032002 012737 031754 000114
 6111 032010 013737 177744 001234
 6112 032016 013737 177740 001226
 6113 032024 013737 177742 001230
 6114 032032 011637 001232
 6115 032036 022626
 6116 032040 104014
 6117 032042 104420
 6118 032044 022626
 6119 032046 000137 032002
 6120
 6121
 6122
 6123
 6124 032052 011637 001226
 6125 032056 112737 000015 001114
 6126 032064 022626
 6127 032066 004737 032616
 6128 032072 104416
 6129 032074 000177 000000
 6130
 6131 032100 000000
 6132
 6133
 6134
 6135
 6136 032102
 6137
 6138 032102 012737 031754 000114
 6139 032110 012737 031726 000004
 6140 032116 011637 032170
 6141 032122 012706 001100
 6142 032126 005037 177750
 6143 032132 005037 177572
 6144 032136 005037 172516
 6145 032142 005037 177746
 6146 032146 012737 177777 177744
 6147 032154 005037 177766
 6148 032160 005037 177776
 6149 032164 000177 000000
 6150 032170 000000
 6151
 6152
 6153
 6154
 6155
 6156
 6157
 6158
 6159
 6160
 6161
 6162
 6163
 6164 032172 005737 032310

```

TST      (R0)                ; CACHED AND MUST BE PURGED!...
9$:      MOV      #SPUR,@#CACHVEC
        MOV      @#MEMERR,$TMP4 ; TRAP HERE IF AN UNEXPECTED
        MOV      @#LOADRS,$TMP1 ; ERROR, PARITY, OCCURS.
        MOV      @#HIADRS,$TMP2
        MOV      (SP),$TMP3
        CMP      (SP)+,(SP)+
1$:      ERROR    14
        SKIPT
10$:     CMP      (SP)+,(SP)+
        JMP      9$

; THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL SKIPT.
; IT TELLS THE USER THAT THE CURRENT TEST HAS BEEN
; ABORTED AND THAT CONTROL IS BEING PASSED TO THE NEXT TEST.
ABORTT:  MOV      (SP),$TMP1
        MOVB     #15,$ITMB
        CMP      (SP)+,(SP)+
        JSR     PC,ERTYPE
        RSET
        JMP     @SKAD          ; GO TO @SKAD, WHICH SHOULD
                                ; BE SET TO THE
                                ; ADDRESS OF THE NEXT TEST.
SKAD:    .WORD    0

; THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL RSET. IT CLEARS ALL
; THE IMPORTANT REGISTERS AND RESETS THE STACK.
CLEAN:
        MOV      #SPUR,@#CACHVEC
        MOV      #CPSPUR,@#ERRVEC
        MOV      (SP),BACKAD
        MOV      #STACK,SP
        CLR      @#MAINT      ; CLEAR ALL CONTROL AND ERROR
                                ; REGISTERS.
        CLR      @#MRO
        CLR      @#MR3
        CLR      @#CONTRL
        MOV      #-1,@#MEMERR
        CLR      @#CPUERR
        CLR      @#PSW
        JMP     @BACKAD
BACKAD:  .WORD    0

; COME HERE TO TEST THE REGISTER FLAGS AND USE THEM TO DETERMINE WHETHER
; OR NOT TO SKIP A TEST WHICH RELIES ON THE FUNCTIONALITY OF THAT REGISTER
; TO BE PROPERLY RUN.
; THESE ROUTINES ARE CALLED BY THE TRAP CATCHER CALLS:
        SKPBAD    SKIPT IF BAD ERROR ADDRESS REGISTER
        SKPBER    SKIPT IF BAD ERROR REGISTER
        SKPBCN    SKIPT IF BAD CONTROL REGISTER
        SKPBMN    SKIPT IF BAD MAINTENANCE REGISTER
        SKPBHM    SKIPT IF BAD HIT/MISS REGISTER
        :
SKBADR:  TST      LOAFLG
    
```

```

6165 032176 001004          BNE      1$
6166 032200 005737 032312  TST      HIAFLG
6167 032204 001001          BNE      1$
6168 032206 000002          RTI
6169 032210 104400          1$:     TYPE
6170 032212 034355          .WORD   ADRNG
6171 032214 000433          BR       SKRNG
6172
6173 032216 005737 032314  SKBERR: TST      MMRFLG
6174 032222 001001          BNE      1$
6175 032224 000002          RTI
6176 032226 104400          1$:     TYPE
6177 032230 034465          .WORD   ERRNG
6178 032232 000424          BR       SKRNG
6179
6180 032234 005737 032316  SKBCNR: TST      CONFLG
6181 032240 001001          BNE      1$
6182 032242 000002          RTI
6183 032244 104400          1$:     TYPE
6184 032246 034565          .WORD   CNRNG
6185 032250 000415          BR       SKRNG
6186
6187 032252 005737 032320  SKBMNR: TST      MANFLG
6188 032256 001001          BNE      1$
6189 032260 000002          RTI
6190 032262 104400          1$:     TYPE
6191 032264 034667          .WORD   MNRNG
6192 032266 000406          BR       SKRNG
6193
6194 032270 005737 032322  SKBHMR: TST      HIMFLG
6195 032274 001001          BNE      1$
6196 032276 000002          RTI
6197 032300 104400          1$:     TYPE
6198 032302 034775          .WORD   HMRNG
6199
6200 032304 022626          SKRNG:  CMP      (SP)+,(SP)+
6201 032306 104420          SKIPT
6202
6203 032310 000000          LOAFLG: .WORD   0
6204 032312 000000          HIAFLG: .WORD   0
6205 032314 000000          MMRFLG: .WORD   0
6206 032316 000000          CONFLG: .WORD   0
6207 032320 000000          MANFLG: .WORD   0
6208 032322 000000          HIMFLG: .WORD   0
6209 032324 000000          LOAFL2: .WORD   0
6210 032326 000000          HIAFL2: .WORD   0
6211 032330 000000          MMRFL2: .WORD   0
6212 032332 000000          CONFL2: .WORD   0
6213 032334 000000          MANFL2: .WORD   0
6214 032336 000000          HIMFL2: .WORD   0
6215
6216
6217
6218
6219
6220
    
```

;RESET THE STACK AND GO TO THE
 ;NEXT TEST!!!!

;THESE ARE FLAGS USED TO DESIGNATE
 ;EITHER A GOOD OR A BAD REGISTER.
 ;GOOD WILL BE DESIGNATED BY A
 ;0 BAD BY A NOT ZERO!!

;THIS ROUTINE IS CALLED TO DETERMINE THE PARITY OF
 ;A DATA PATTERN. THE PATTERN WHICH IS TAKEN BY THIS
 ;ROUTINE AS ITS ARGUMENT SHOULD BE PUT IN RO. THEN
 ;TRANSFER CONTROL HERE BY EXECUTING:
 ; JSR PC,PARCNT

```

6221
6222
6223
6224 032340 012701 000001
6225 032344 005002
6226 032346 030100
6227 032350 001401
6228 032352 005202
6229 032354 006301
6230 032356 103373
6231 032360 000207
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241 032362 005037 177750
6242 032366 017700 146546
6243 032372 104416
6244 032374 005003
6245 032376 042700 000200
6246 032402 022700 000003
6247 032406 001032
6248 032410 104400
6249 032412 033330
6250 032414 012704 002734
6251 032420 012701 052700
6252 032424 012702 160000
6253 032430 012142
6254 032432 077402
6255 032434 012737 177777 032516
6256 032442 020327 125252
6257
6258 032446 001001
6259 032450 000207
6260 032452 104400
6261 032454 033334
6262 032456 013737 032514 000060
6263 032464 000000
6264 032466 012737 032362 000060
6265 032474 005077 146440
6266 032500 152777 000100 146430
6267 032506 104416
6268 032510 000177 177364
6269 032514 000000
6270
6271 032516 177777
6272
6273
6274
6275
6276

```

```

;WHEN THIS ROUTINE RETURNS THE NUMBER OF ON,(1), BITS
;IN R0 IS LEFT IN R2. THIS WOULD BE A NUMBER BETWEEN
;0 AND 16.

```

```

PARCNT: MOV #1,R1
        CLR R2
1$:     BIT R1,R0
        BEQ 2$
        INC R2
2$:     ASL R1
        BCC 1$
        RTS PC

```

```

;THIS ROUTINE IS CALLED TO RESTORE THE TOP 1500 (DEC) WORDS IN THE
;FIRST 28K OF MEMORY. THIS SHOULD EFFECTIVELY RESTORE ANY MONITOR
;OR LOADER THAT WAS PRESENT BEFORE THIS PROGRAM BEGAN EXECUTION.
;CONTROL IS PASSED TO THIS ROUTINE BY AN INTERRUPT FROM THE TTY KEYBOARD
;WHEN ANY CHARACTER IS TYPED ON THE KEYBOARD. IF THE CHARACTER,
;TURNS OUT TO BE A ^C (CONTROL-C) THEN MEMORY IS RESTORED. IF THE
;CHARACTER IS NOT ^C THEN A RETURN IS MADE TO THE TEST FOLLOWING
;THE ONE WHOSE EXECUTION WAS INTERRUPTED BY THE KEYBOARD INTERRUPT.

```

```

RESMON: CLR @MMINT
        MOV @STKB,R0
        RSET
        CLR R3
        BIC #BIT7,R0
        CMP #3,R0
        BNE NOCNC
        TYPE .WORD CONCMS
CHAINQ: MOV #^D1500,R4
        MOV #BOTTOM+4,R1
        MOV #160000,R2
1$:     MOV (R1)+,-(R2)
        SOB R4,1$
        MOV #-1,MONF
        CMP R3,#125252

```

```

;GET THE CHARACTER, INITIALIZE THE REGISTERS
;AND SEE IF THE CHARACTER WAS ^C.
;BRANCH AND GO TO NEXT TEST IF NOT.
;ECHOE THE CONTROL-C AS '^C'

```

```

;AND RESTORE THE MONITOR.

```

```

;RESET THE MONITOR RESTORED FLAG.
;SEE IF THE MONITOR IS BEING RESTORED
;BY THE .SEOP ROUTINE.
;IF NOT GO HALT, OTHERWISE RETURN TO .SEOP

```

```

;TYPE THE MONITOR RESTORED MESSAGE.

```

```

;AND HALT!!

```

```

;NOT CONTROL C SO RETURN TO NEXT TEST.

```

```

;RETURN.
;TEMPORARY STORAGE FOR THE INITIAL
;CONTENTS OF THE TTY KEYBOARD INTERRUPT VECTOR.
;FLAG. IF NOT -1 THE MONITOR IS SAVED!!

```

```

;THIS ROUTINE IS CALLED BY THE TRAP CALL MMSKIP. IT LOOKS
;AT THE SWITCH REGISTER AND DETERMINES WHETHER OR NOT
;SWITCH #7 IS ON. IF SO THE CURRENT TEST IS SKIPPED

```

```

6277 ;AND THE NEXT TEST IS ENTERED. A SSKAD MUST BE ISSUED
6278 ;BEFORE THE MMSKIP.
6279 ;THE PURPOSE OF SWITCH #7 IS TO CAUSE THE DELETION OF THE
6280 ;EXECUTION OF ANY TEST WHICH RELIES ON MEMORY MANAGEMENT
6281 ;FOR ITS OPERATION.
6282
6283 032520 032737 000200 177570 MDES: BIT #SW7,@#SWR
6284 032526 001001 BNE 1$ ;IS THE SWITCH ON?
6285 032530 000002 RTI ;NO, SO RETURN.
6286 032532 022626 1$: CMP (SP)+,(SP)+
6287 032534 104416 RSET
6288 032536 000177 177336 JMP @SSKAD ;YES, GO TO THE NEXT TEST.
6289 ;THIS ROUTINE IS CALLED TO DETERMINE THE HIGHEST POSSIBLE
6290 ;ADDRESS IN MEMORY. IT IS CALLED THUS, BY TRAP CALL SIZE:
6291 ;
6292 ; SIZE
6293 ; LOORDA: .WORD 0
6294 ; HIORDA: .WORD 0
6295 ; NXTINST:
6296 ; THE LOW ORDER 16-BITS OF THE ADDRESS ARE LEFT IN THE
6297 ; WORD DIRECTLY FOLLOWING THE CALL. THE HIGH ORDER 6-BITS
6298 ; ARE LEFT IN THE NEXT WORD AND CONTROL IS RETURNED
6299 ; TO THE THIRD WORD FOLLOWING THE CALL.
6300 032542 010046 MSIZER: MOV R0,-(SP) ;SAVE THE CONTENTS OF R0 AND R1
6301 032544 010146 MOV R1,-(SP) ;GET THE ADDRESS OF
6302 032546 016600 000004 MOV 4(SP),R0 ;THE CALL OF THE STACK.
6303 032552 013710 177760 MOV @MSIZERLO,(R0)
6304 032556 005060 000002 CLR 2(R0)
6305 032562 012701 000006 MOV #6,R1 ;ROTATE THE 16-BIT 'BLOCK'
6306 032566 006310 1$: ASL (R0) ;NUMBER 6-BITS TO THE
6307 032570 006160 000002 ROL 2(R0) ;LEFT AND TURN ON LOW ORDER
6308 032574 077104 000076 SOB R1,1$ ;BITS 1-5 LEAVING BIT-0
6309 032576 052710 000076 BIS #76,(R0) ;OFF SO AS TO CREATE
6310 ;THE 22-BIT PHYSICAL ADDRESS OF
6311 ;THE HIGHEST WORD IN
6312 ;MEMORY.
6313 032602 022020 CMP (R0)+,(R0)+ ;DETERMINE THE RETURN ADDRESS
6314 032604 010066 000004 M / R0,4(SP) ;AND LEAVE ON THE STACK FOR
6315 ;AN RTI.
6316 032610 012601 MOV (SP)+,R1 ;RESTORE R1 AND R0.
6317 032612 012600 MOV (SP)+,R0
6318 032614 000002 RTI ;RETURN
6319 ;THIS ROUTINE IS USED TO TYPE AN ERROR MESSAGE
6320 ;WHICH IS IN THE DATA TABLE. IT IS CALLED BY
6321 ;THE $ERROR ROUTINE OR BY FIRST SETTING THE $ITEMB
6322 ;BYTE EQUAL TO THE ERROR TABLE ITEM NUMBER THAT IS
6323 ;TO BE PRINTED OUT AND THEN EXECUTING A JSR PC,ERTYPE
6324 032616 104400 ERTYPE: TYPE
6325 032620 001305 .WORD $CRLF
6326
6327 032622 010046 MOV R0,-(SP) ;SAVE R0
6328 032624 005000 CLR R0
6329
6330 032626 113700 001114 MOVB $ITEMB,R0 ;GET THE ITEM NUMBER
6331 032632 001005 1$ BNE 1$ ;ZERO?
6332 032634 013746 001116 MOV $ERRPC,-(SP) ;YES, TYPE JUST THE PC

```

```

6333 032640 104402          TYPDC          ;OF THE ERROR CALL.
6334 032642 000137 033160  JMP          ERT5
6335
6336 032646 005300          1$: DEC      RO          ;MAKE RO AN INDEX FOR THE
6337 032650 072027 000003  ASH      #3,RO        ;ERROR TABLE
6338 032654 062700 001314  ADD      #ERRTB,RO
6339 032660 012037 032670  MOV      (RO)+,2$      ;TYPE EM, ERROR MESSAGE.
6340 032664 001404          BEQ      3$
6341 032666 104400          TYPE
6342 032670 000000          2$: .WORD    0
6343 032672 104400          TYPE
6344 032674 001305          .WORD    $CRLF
6345 032676 012037 032706  3$: MOV      (RO)+,4$      ;TYPE DH, DATA HEADER
6346 032702 001404          BEQ      5$
6347 032704 104400          TYPE
6348 032706 000000          4$: .WORD    0
6349 032710 104400          TYPE
6350 032712 001305          .WORD    $CRLF
6351 032714 010146          5$: MOV      R1,-(SP)      ;SAVE R1
6352 032716 012001          MOV      (RO)+,R1      ;GET DT, DATA TABLE ADDRESS
6353 032720 001002          BNE      6$
6354 032722 000137 033156  6$: JMP      ERT4          ;JMP IF NO ERROR TABLE.
6355 032726 012000          MOV      (RO)+,RO      ;GET DF, DATA FORMAT ADDRESS
6356 032730 105710          ERT1: TSTB   (RO)          ;DATA FORMAT ENTRY EQUALS
6357 032732 001003          BNE      7$            ;ZERO?
6358 032734 013146          MOV      @ (R1)+,-(SP) ;YES, SO TYPE A 16-BIT
6359 032736 104402          TYPDC          ;OCTAL NUMBER
6360 032740 000500          BR       ERT2
6361 032742 122710 000001  7$: CMPB   #1,(RO)        ;FORMAT EQUALS 1?
6362 032746 001003          BNE      8$
6363 032750 013146          MOV      @ (R1)+,-(SP) ;YES, TYPE A DECIMAL NUMBER
6364 032752 104410          TYPDS
6365 032754 000472          BR       ERT2
6366
6367 032756 122710 000002  8$: CMPB   #2,(RO)        ;FORMAT 2?
6368 032762 001012          BNE      9$
6369 032764 012146          85$: MOV      (R1)+,-(SP) ;YES, TYPE A 22-BIT NUMBR
6370 032766 004737 031606  JSR      PC,$DB20      ;CALL $DB20 TO CONVERT THE
6371 032772 062716 000003  ADD      #3,(SP)        ;BINARY TO ASCII
6372 032776 012637 033004  MOV      (SP)+,29$      ;TYPE THE STRING
6373 033002 104400          TYPE
6374 033004 000000          29$: .WORD    0
6375 033006 000455          BR       ERT2
6376
6377 033010 122710 000004  9$: CMPB   #4,(RO)        ;FORMAT 4?
6378 033014 001004          BNE     10$
6379 033016 013146          MOV      @ (R1)+,-(SP) ;YES, TYPE A 16-BIT
6380 033020 104404          TYPOS      ;OCTAL NUMBER SUPRESSING
6381 033022 016          .BYTE    16          ;LEADING ZEROES
6382 033023 000          .BYTE    0
6383 033024 000446          BR       ERT2
6384 033026 122710 000003  10$: CMPB   #3,(RO)        ;FORMAT 3?
6385 033032 001007          BNE     11$
6386 033034 013146          MOV      @ (R1)+,-(SP) ;YES CONVERT 16-BIT
6387 033036 012737 177777 033164  MOV      #-1,TVADFL    ;VIRTUAL ADDRESS TO 32-BIT
6388 033044 004737 033172  JSR      PC,TYPVAD      ;PHYSICAL ADDRESS AND TYPE

```

```

6389 033050 000434          BR      ERT2          ;RELOCATE ONLY IF SEG. IS ON.
6390 033052 122710 000005 11$:  CMPB   #5,(R0)      ;FORMAT 5?
6391 033056 001005          BNE    12$
6392 033060 012137 033066  MOV    (R1)+,20$      ;PRINT ASCII STRING
6393 033064 104400          TYPE
6394 033066 000000 20$:  .WORD  0
6395 033070 000426          BR      ERT3
6396
6397 033072 122710 000006 12$:  CMPB   #6,(R0)      ;FORMAT 6
6398 033076 001005          BNE    13$
6399 033100 005037 033164  CLR    TVADFL
6400 033104 004737 033172  JSR    PC,TYPVAD
6401 033110 000414          BR      ERT2
6402
6403 033112 122710 000007 13$:  CMPB   #7,(R0)      ;FORMAT 7?
6404 033116 001010          BNE    14$
6405 033120 012146          MOV    (R1)+,-(SP)
6406 033122 004737 031606  JSR    PC,$DB20
6407 033126 012637 033134  MOV    (SP)+,45$
6408 033132 104400          TYPE
6409 033134 000000 45$:  .WORD  0
6410 033136 000401          BR      ERT2
6411
6412 033140 000000 14$:  HALT          ;?????
6413
6414 033142 104400  ERT2:  TYPE          ;PRINT A TAB AFTER TYPING AN
6415 033144 033440  .WORD  $TAB      ;ERROR TABLE ENTRY OF ALL MODES
6416                                     ;EXCEPT ASCII
6417 033146 005200  ERT3:  INC    R0      ;POINT TO THE NEXT FORMAT BYTE
6418 033150 005711          TST    (R1)        ;IS THERE ANOTHER ENTRY?
6419 033152 001401          BEQ    ERT4
6420 033154 000665          BR      ERT1      ;YES, PROCESS IT
6421                                     ;OTHERWISE:
6422 033156 012601  ERT4:  MOV    (SP)+,R1  ;RESTORE R1
6423 033160 012600  ERT5:  MOV    (SP)+,R0  ;RESTORE R0
6424 033162 000207          RTS    PC          ;AND RETURN
6425
6426 033164 000000  TVADFL: .WORD  0      ;FLAG USED TO TELL TYVAD
6427                                     ;WHETHER TO CONDITIONALLY
6428                                     ;OR UNCONDITIONALLY RELOCATE
6429                                     ;WHEN TYPING AN ADDRESS,
6430                                     ;-1 OR 0 RESPECTIVELY
6431
6432 033166 000000  TVADLO: .WORD  0      ;REGISTERS FOR THE 22-BIT
6433 033170 000000  TVADHI: .WORD  0      ;ADDRESS COMPUTED BY TYVAD.
6434
6435                                     ;ROUTINE WHICH CONVERTS A 16-BIT ADDRESS TO A 22-BIT
6436                                     ;ADDRESS. IF TVADFL IS -1, THEN CONVERT TO THE 22-BIT
6437                                     ;REAL ADDRESS DEPENDENT ON SEG BEING ON OR OFF FOR RELOCATION.
6438                                     ;IF TVADFL IS ZERO THEN UNCONDITIONAL USE THE KERNAL
6439                                     ;PAR WHICH IS APPROPRIATE TO DO RELOCATION.
6440 033172 104412  TYPVAD: SAVREG
6441 033174 016601 000002  MOV    2(SP),R1      ;GET THE VIRTUAL
6442 033200 010137 033166  MOV    R1,TVADLO    ;ADDRESS
6443 033204 005037 033170  CLR    TVADHI
6444 033210 005737 033164  TST    TVADFL      ;CONDITIONALLY RELOCATE?
    
```

```

6445 033214 001404          BEQ      1$
6446 033216 032737 000001 177572  BIT      #1,@MMRO      ;YES, SEE IF MEMORY
6447 033224 001424          BEQ      2$      ;MANAGEMENT IS ON
6448 033226 005000          CLR      R0      ;RELOCATE
6449 033230 073027 000003 1$: ASHC     #3,R0      ;LEFT SHIFT R0 AND R1
6450 033234 006300          ASL      R0      ;THREE PLACES. R0 ONE
6451                                ;MORE SO THAT IT CONTAINS
6452                                ;2 X THE UPPER 3-BITS OF
6453 033236 000241          CLC
6454 033240 006001          ROR      R1      ;THE VIRTUAL ADDRESS
6455 033242 006001          ROR      R1      ;RESTORE R1 TO THE OFFSET
6456 033244 006001          ROR      R1      ;OF THE VIRTUAL ADDRESS
6457 033246 062700 172340  ADD      #KIPAR0,R0 ;TO THE PAR
6458                                ;DETERMINE THE CORRECT PAR'S
6459 033252 011003          MOV      (R0),R3 ;ADDRESS
6460 033254 005002          CLR      R2      ;GET ITS CONTENTS
6461 033256 073227 000006  ASHC     #6,R2      ;MAKE THE BLOCK COUNT
6462                                ;A 22-BIT ADDRESS.
6463 033262 060103          ADD      R1,R3    ;ADD THE OFFSET TO THE
6464 033264 005502          ADC      R2      ;BASE ADDRESS
6465
6466 033266 010237 033170  MOV      R2,TVADHI
6467 033272 010337 033166  MOV      R3,TVADLO
6468 033276 012746 033166 2$: MOV      #TVADLO,-(SP) ;CALL SDB20 TO CONVERT THE
6469 033302 004737 031606  JSR      PC,SDB20 ;22-BIT
6470 033306 062716 000003  ADD      #3,(SP) ;TYPE ONLY 8 DIGITS.
6471 033312 012637 033320  MOV      (SP)+,3$
6472 033316 104400          TYPE
6473 033320 000000          .WORD   0
6474 033322 104414          RESREG
6475 033324 012616          MOV      (SP)+,(SP) ;RESTORE THE REGISTERS
6476                                ;LEAVE ONLY THE RETURN
6477 033326 000207          RTS      PC      ;ADDRESS ON THE STACK.
6478                                ;RETURN
6479                                ;SPECIAL MESSAGES:
6480
6481 033330 041536 000200  CONCMS: .ASCIZ  '^C'<CRLF>
6482
6483 033334 047515 044516 047524 MMESRS: .ASCIZ  'MONITOR (OR LOADER) RESTORED!'<CRLF>
6484 033342 020122 047450 020122
6485 033350 047514 042101 051105
6486 033356 020051 042522 052123
6487 033364 051117 042105 100041
6488 033372      000
6489
6490 033373      200 047520 042527 POWERM: .ASCIZ  <CRLF>'POWER FAILURE, PROGRAM RESTARTING'<CRLF><CRLF>
6491 033400 020122 040506 046111
6492 033406 051125 026105 050040
6493 033414 047522 051107 046501
6494 033422 051040 051505 040524
6495 033430 052122 047111 100107
6496 033436 000200
6497
6498 033440 000011          $TAB:  .ASCIZ  <TAB>
6499
6500 033442 042600 050130 041505  MTAS:  .ASCII  <CRLF>'EXPECTED DATA:'<CRLF>

```



```

6501 033450 042524 020104 040504
6502 033456 040524 100072
6503 033462 051107 052517 020120 .ASCIZ 'GROUP 0.GROUP 1.MEM EV.''MEM ODD.''TEST ADDR.''ERROR REG.''/'<TAB>'HITS IN GROUP 1. '<CRLF>
6534 033660 047111 043440 047522
6535 033666 050125 030040 004456
6536 033674 004457 044510 051524
6537 033702 044440 020116 051107
6538 033710 052517 020120 027061
6539 033716 100040 000
6540
6541 033571 MTB21=MTA17
6542
6543 033721 200 042524 052123 MTA43: .ASCII <CRLF>'TEST ADDRESS.''ERROR ADRS REG.''IN BYTE. '
6553 034002 020056 033463 004467
6554 034010 047111 041040 052131
6555 034016 027105 000040
6556
    
```

6557	034022	051200	040505	020104	MTB45: .ASCIZ <CRLF>'READ DATA. '
6558	034030	040504	040524	020056	
6559	034036	000			
6560					
6561	034037	011	047111	053440	MTC45: .ASCIZ <TAB>'IN WORD. '
6562	034044	051117	027104	000040	
6563					
6564	034052	053600	047522	042524	MTA50: .ASCIZ <CRLF>'WROTE. 000'<TAB>'IN BYTE. '
6565	034060	020056	030060	004460	
6566	034066	047111	041040	052131	
6567	034074	027105	000040		
6568					
6569	034100	042600	052116	051105	PDMSG1: .ASCII <CRLF>'ENTERING CACHE ADDRESS MEMORY POWER UP '
6570	034106	047111	020107	040503	
6571	034114	044103	020105	042101	
6572	034122	051104	051505	020123	
6573	034130	042515	047515	054522	
6574	034136	050040	053517	051105	
6575	034144	052440	020120		
6576	034150	047111	040526	044514	.ASCII 'INVALIDATOR TEST.'<CRLF>
6577	034156	040504	047524	020122	
6578	034164	042524	052123	100056	
6579	034172	046120	040505	042523	.ASCII 'PLEASE GO THROUGH A POWER DOWN, POWER UP '
6580	034200	043440	020117	044124	
6581	034206	047522	043525	020110	
6582	034214	020101	047520	042527	
6583	034222	020122	047504	047127	
6584	034230	020054	047520	042527	
6585	034236	020122	050125	040	
6586	034243	123	050505	042525	.ASCIZ 'SEQUENCE.'<CRLF>
6587	034250	041516	027105	000200	
6588					
6589	034256	041600	041501	042510	PDMSG2: .ASCII <CRLF>'CACHE ADDRESS MEMORY POWER UP INVALIDATOR'
6590	034264	040440	042104	042522	
6591	034272	051523	046440	046505	
6592	034300	051117	020131	047520	
6593	034306	042527	020122	050125	
6594	034314	044440	053116	046101	
6595	034322	042111	052101	051117	
6596	034330	052040	051505	020124	.ASCIZ ' TEST DID NOT FAIL.'<CRLF>
6597	034336	044504	020104	047516	
6598	034344	020124	040506	046111	
6599	034352	100056	000		
6600					
6601	034355	105	051122	051117	ADRNG: .ASCII 'ERROR ADDRESS REGISTER NEEDED FOR TEST.'<CRLF>'BUT IT HAS BEEN '
6602	034362	040440	042104	042522	
6603	034370	051523	051040	043505	
6604	034376	051511	042524	020122	
6605	034404	042516	042105	042105	
6606	034412	043040	051117	052040	
6607	034420	051505	026124	041200	
6608	034426	052125	044440	020124	
6609	034434	040510	020123	042502	
6610	034442	047105	040		
6611	034445	106	040514	043507	.ASCIZ 'FLAGGED AS BAD!'
6612	034452	042105	040440	020123	

6613	034460	040502	020504	000	
6614					
6615	034465	105	051122	051117	ERRNG: .ASCII 'ERROR REGISTER NEEDED FOR TEST,'<CRLF>'BUT IT HAS BEEN '
6616	034472	051040	043505	051511	
6617	034500	042524	020122	042516	
6618	034506	042105	042105	043040	
6619	034514	051117	052040	051505	
6620	034522	026124	041200	052125	
6621	034530	044440	020124	040510	
6622	034536	020123	042502	047105	
6623	034544	040			
6624	034545	106	040514	043507	.ASCIZ 'FLAGGED AS BAD!'
6625	034552	042105	040440	020123	
6626	034560	040502	020504	000	
6627					
6628	034565	103	047117	051124	CNRNG: .ASCII 'CONTROL REGISTER NEEDED FOR TEST,'<CRLF>'BUT IT HAS BEEN '
6629	034572	046117	051040	043505	
6630	034600	051511	042524	020122	
6631	034606	042516	042105	042105	
6632	034614	043040	051117	052040	
6633	034622	051505	02612	041200	
6634	034630	052125	044440	020124	
6635	034636	040510	020123	042502	
6636	034644	047105	040		
6637	034647	106	040514	043507	.ASCIZ 'FLAGGED AS BAD!'
6638	034654	042105	040440	020123	
6639	034662	040502	020504	000	
6640	034667	115	044501	052116	MNRNG: .ASCII 'MAINTENANCE REGISTER NEEDED FOR TEST,'<CRLF>'BUT IT HAS BEEN '
6641	034674	047105	047101	042503	
6642	034702	051040	043505	051511	
6643	034710	042524	020122	042516	
6644	034716	042105	042105	043040	
6645	034724	051117	052040	051505	
6646	034732	026124	041200	052125	
6647	034740	044440	020124	040510	
6648	034746	020123	042502	047105	
6649	034754	040			
6650	034755	106	040514	043507	.ASCIZ 'FLAGGED AS BAD!'
6651	034762	042105	040440	020123	
6652	034770	040502	020504	000	
6653					
6654	034775	110	052111	046457	HMRNG: .ASCII 'HIT/MISS REGISTER NEEDED FOR TEST,'<CRLF>'BUT IT HAS BEEN '
6655	035002	051511	020123	042522	
6656	035010	044507	052123	051105	
6657	035016	047040	042505	042504	
6658	035024	020104	047506	020122	
6659	035032	042524	052123	100054	
6660	035040	052502	020124	052111	
6661	035046	044040	051501	041040	
6662	035054	042505	020116		
6663	035060	046106	043501	042507	.ASCIZ 'FLAGGED AS BAD!'
6664	035066	020104	051501	041040	
6665	035074	042101	000041		
6666					
6667	035100	040600	042104	042522	MTA77: .ASCIZ <CRLF>'ADDRESS: '
6668	035106	051523	020072	000040	

```

6669
6670 035114 051440 047510 046125 MTB77: .ASCIIZ ' SHOULD HAVE BEEN A HIT IN GROUP '
6671 035122 020104 040510 042526
6672 035130 041040 042505 020116
6673 035136 020101 044510 020124
6674 035144 047111 043440 047522
6675 035152 050125 000040
6676
6677 035156 043101 042524 020122 MTC77: .ASCIIZ 'AFTER REFERENCING'<CRLF>'ADDRESS: '
6678 035164 042522 042506 042522
6679 035172 041516 047111 100107
6680 035200 042101 051104 051505
6681 035206 035123 020040 000
6682
6683 035213 040 044127 046111 MTD77: .ASCIIZ ' WHILE FORCING SELECTION OF GROUP '
6684 035220 020105 047506 041522
6685 035226 047111 020107 042523
6686 035234 042514 052103 047511
6687 035242 020116 043117 043440
6688 035250 047522 050125 000040
6689
6690 035256 040600 051122 051117 MTA101: .ASCIIZ <CRLF>'ERROR ADRS REG.'<TAB>'ERROR REG.'<TAB>
6691 035264 040440 051104 020123
6692 035272 042522 027107 042411
6693 035300 051122 051117 051040
6694 035306 043505 004456
6695 035312 054105 042520 052103 .ASCIIZ 'EXPECTED ERR.'<TAB>'PATTERN PUT IN MAINT REG.'<CRLF>
6696 035320 042105 042440 051122
6697 035326 004456 040520 052124
6698 035334 051105 020116 052520
6699 035342 020124 047111 046440
6700 035350 044501 052116 051040
6701 035356 043505 100056 000
6702
6703 035363 200 043101 042524 MTA120: .ASCIIZ <CRLF>'AFTER 2ND CYCLE READ '
6704 035370 020122 047062 020104
6705 035376 054503 046103 020105
6706 035404 042522 042101 020040
6707 035412 000
6708
6709 035413 200 043101 042524 MTB120: .ASCIIZ <CRLF>'AFTER 4TH CYCLE READ '
6710 035420 020122 052064 020110
6711 035426 054503 046103 020105
6712 035434 042522 042101 020040
6713 035442 000
6714
6715 035443 200 043101 042524 MTC120: .ASCIIZ <CRLF>'AFTER 6TH CYCLE READ '
6716 035450 020122 052066 020110
6717 035456 054503 046103 020105
6718 035464 042522 042101 020040
6719 035472 000
6720 035473 200 043101 042524 MTD120: .ASCIIZ <CRLF>'AFTER 8TH CYCLE READ '
6721 035500 020122 052070 020110
6722 035506 054503 046103 020105
6723 035514 042522 042101 020040
6724 035522 000

```

6725					
6726	035523	200	043101	042524	MTE120: .ASCIIZ <CRLF>'AFTER 10TH CYCLE READ '
6727	035530	020122	030061	044124	
6728	035536	041440	041531	042514	
6729	035544	051040	040505	020104	
6730	035552	000			
6731					
6732	035553	200	043101	042524	MTF120: .ASCIIZ <CRLF>'AFTER 12TH CYCLE READ '
6733	035560	020122	031061	044124	
6734	035566	041440	041531	042514	
6735	035574	051040	040505	020104	
6736	035602	000			
6737					
6738	035603	106	047522	020115	MTG120: .ASCIIZ 'FROM THE HIT/MISS REG. EXPECTED '
6739	035610	044124	020105	044510	
6740	035616	027524	044515	051523	
6741	035624	051040	043505	020056	
6742	035632	054105	042520	052103	
6743	035640	042105	000040		
6744					
6745	035644	052200	042510	050040	MTA124: .ASCII <CRLF>'THE PATTERN BEING USED IN THE MAINTENANCE '
6746	035652	052101	042524	047122	
6747	035660	041040	044505	043516	
6748	035666	052440	042523	020104	
6749	035674	047111	052040	042510	
6750	035702	046440	044501	052116	
6751	035710	047105	047101	042503	
6752	035716	040			
6753	035717	122	043505	051511	.ASCIIZ 'REGISTER WAS: '
6754	035724	042524	020122	040527	
6755	035732	035123	000040		
6756					
6757	035736	051200	043105	051105	MTA126: .ASCIIZ <CRLF>'REFERENCED ADDRESS:'<TAB>
6758	035744	047105	042503	020104	
6759	035752	042101	051104	051505	
6760	035760	035123	000011		
6761					
6762	035764	040600	051122	051117	MTB126: .ASCIIZ <CRLF>'ERROR ADDRESS REGISTER:'<TAB>
6763	035772	040440	042104	042522	
6764	036000	051523	051040	043505	
6765	036006	051511	042524	035122	
6766	036014	000011			
6767					
6768	036016	050200	052101	042524	MTA131: .ASCIIZ <CRLF>'PATTERN BEING USED IN THE MAINTENANCE REGISTER:'<TAB>
6769	036024	047122	041040	044505	
6770	036032	043516	052440	042523	
6771	036040	020104	047111	052040	
6772	036046	042510	046440	044501	
6773	036054	052116	047105	047101	
6774	036062	042503	051040	043505	
6775	036070	051511	042524	035122	
6776	036076	000011			
6777					
6778	036100	042600	050130	041505	MTB131: .ASCIIZ <CRLF>'EXPECTED ERROR REGISTER:'<TAB>
6779	036106	042524	020104	051105	
6780	036114	047522	020122	042522	

```

6781 036122 044507 052123 051105
6782 036130 004472 000
6783
6784 036133 200 047507 020124 MTC131: .ASCIZ <CRLF>'GOT ERROR REGISTER:'<TAB>
6785 036140 051105 047522 020122
6786 036146 042522 044507 052123
6787 036154 051105 004472 000
6788
6789 036161 200 051105 047522 MTA134: .ASCIZ <CRLF>'ERROR ADR REG.'<TAB>'ERROR REG.'<CRLF>
6790 036166 020122 042101 020122
6791 036174 042522 027107 042411
6792 036202 051122 051117 051040
6793 036210 043505 100056 000
6794
6795 036215 200 054105 042520 MTA135: .ASCIZ <CRLF>'EXPECTED ERROR REG.: '
6796 036222 052103 042105 042440
6797 036230 051122 051117 051040
6798 036236 043505 035056 020040
6799 036244 000
6800
6801 036245 107 052117 042440 MTB135: .ASCIZ 'GOT ERROR REG.: '
6802 036252 051122 051117 051040
6803 036260 043505 035056 020040
6804 036266 000
6805
6806 036267 200 054105 042520 MTC135: .ASCIZ <CRLF>'EXPECTED ERROR ADR REG.: '
6807 036274 052103 042105 042440
6808 036302 051122 051117 040440
6809 036310 051104 051040 043505
6810 036316 035056 020040 000
6811
6812 036323 107 052117 042440 MTD135: .ASCIZ 'GOT ERROR ADR REG.: '
6813 036330 051122 051117 040440
6814 036336 051104 051040 043505
6815 036344 035056 020040 000
6816 036351 200 050103 020125 MSG1: .ASCIZ<CRLF> 'CPU UNDER TEST FOUND TO BE A ''
6817 036356 047125 042504 020122
6818 036364 042524 052123 043040
6819 036372 052517 042116 052040
6820 036400 020117 042502 040440
6821 036406 000040
6822 036410 041113 030461 042455 MSG2: .ASCIZ 'KB11-EM'<CRLF>
6823 036416 100115 000
6824 036421 113 030502 026461 MSG3: .ASCIZ 'KB11-B/C'<CRLF>
6825 036426 027502 100103 000
6826 036433 113 030502 026461 MSG4: .ASCIZ 'KB11-CM ''<CRLF>
6827 036440 046503 020040 020040
6828 036446 020040 020040 020040
6829 036454 020040 020040 020040
6830 036462 000200
6831 036464 041113 030461 042455 MSG5: .ASCIZ 'KB11-E'<CRLF>
6832 036472 000200
6833
6834 ;THESE ARE THE ERROR MESSAGES:
6835
6836 036474 020101 042522 042506 EM1: .ASCIZ 'A REFERENCE WHICH SHOULD HAVE BEEN A HIT WAS A MISS.'
```

6837	036502	042522	041516	020105	
6838	036510	044127	041511	020110	
6839	036516	044123	052517	042114	
6840	036524	044040	053101	020105	
6841	036532	042502	047105	040440	
6842	036540	044040	052111	053440	
6843	036546	051501	040440	046440	
6844	036554	051511	027123	000	
6845					
6846					
6847	036561	200	047125	054105	EM14: .ASCIZ <CRLF>'UNEXPECTED PARITY ERROR TRAP.'
6848	036566	042520	052103	042105	
6849	036574	050040	051101	052111	
6850	036602	020131	051105	047522	
6851	036610	020122	051124	050101	
6852	036616	000056			
6853					
6854	036620	025052	052052	051505	EM15: .ASCIZ '***TEST ABORTED! GOING TO NEXT TEST.***'
6855	036626	020124	041101	051117	
6856	036634	042524	020504	043440	
6857	036642	044517	043516	052040	
6858	036650	020117	042516	052130	
6859	036656	052040	051505	027124	
6860	036664	025052	000052		
6861	036670	040503	044103	020105	EM55: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.<CRLF>
6862	036676	042522	044507	052123	
6863	036704	051105	051040	051505	
6864	036712	047520	051516	020105	
6865	036720	042524	052123	043040	
6866	036726	044501	042514	027104	
6867	036734	200			
6868	036735	101	051040	043105	.ASCII 'A REFERENCE TO THE LOW ORDER ERROR ADDRESS REGISTER '
6869	036742	051105	047105	042503	
6870	036750	052040	020117	044124	
6871	036756	020105	047514	020127	
6872	036764	051117	042504	020122	
6873	036772	051105	047522	020122	
6874	037000	042101	051104	051505	
6875	037006	020123	042522	044507	
6876	037014	052123	051105	040	
6877	037021	124	046511	042105	.ASCIZ 'TIMED OUT.'
6878	037026	047440	052125	000056	
6879					
6880	037034	040503	044103	020105	EM56: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.<CRLF>
6881	037042	042522	044507	052123	
6882	037050	051105	051040	051505	
6883	037056	047520	051516	020105	
6884	037064	042524	052123	043040	
6885	037072	044501	042514	027104	
6886	037100	200			
6887	037101	101	051040	043105	.ASCII 'A REFERENCE TO THE HIGH ORDER ERROR ADDRESS REGISTER '
6888	037106	051105	047105	042503	
6889	037114	052040	020117	044124	
6890	037122	020105	044510	044107	
6891	037130	047440	042122	051105	
6892	037136	042440	051122	051117	

6893	037144	040440	042104	042522	
6894	037152	051523	051040	043505	
6895	037160	051511	042524	020122	
6896	037166	044524	042515	020104	.ASCIZ 'TIMED OUT.'
6897	037174	052517	027124	000	
6898					
6899	037201	103	041501	042510	EM57: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>
6900	037206	051040	043505	051511	
6901	037214	042524	020122	042522	
6902	037222	050123	047117	042523	
6903	037230	052040	051505	020124	
6904	037236	040506	046111	042105	
6905	037244	100056			
6906	037246	020101	042522	042506	.ASCIZ 'A REFERENCE TO THE ERROR REGISTER TIMED OUT.'
6907	037254	042522	041516	020105	
6908	037262	047524	052040	042510	
6909	037270	042440	051122	051117	
6910	037276	051040	043505	051511	
6911	037304	042524	020122	044524	
6912	037312	042515	020104	052517	
6913	037320	027124	000		
6914					
6915	037323	103	041501	042510	EM60: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>
6916	037330	051040	043505	051511	
6917	037336	042524	020122	042522	
6918	037344	050123	047117	042523	
6919	037352	052040	051505	020124	
6920	037360	040506	046111	042105	
6921	037366	100056			
6922	037370	020101	042522	042506	.ASCIZ 'A REFERENCE TO THE CONTROL REGISTER TIMED OUT.'
6923	037376	042522	041516	020105	
6924	037404	047524	052040	042510	
6925	037412	041440	047117	051124	
6926	037420	046117	051040	043505	
6927	037426	051511	042524	020122	
6928	037434	044524	042515	020104	
6929	037442	052517	027124	000	
6930					
6931	037447	103	041501	042510	EM61: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>
6932	037454	051040	043505	051511	
6933	037462	042524	020122	042522	
6934	037470	050123	047117	042523	
6935	037476	052040	051505	020124	
6936	037504	040506	046111	042105	
6937	037512	100056			
6938	037514	020101	042522	042506	.ASCIZ 'A REFERENCE TO THE MAINTENANCE REGISTER TIMED OUT.'
6939	037522	042522	041516	020105	
6940	037530	047524	052040	042510	
6941	037536	046440	044501	052116	
6942	037544	047105	047101	042503	
6943	037552	051040	043505	051511	
6944	037560	042524	020122	044524	
6945	037566	042515	020104	052517	
6946	037574	027124	000		
6947					
6948	037577	103	041501	042510	EM62: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'<CRLF>

6949	037604	051040	043505	051511
6950	037612	042524	020122	042522
6951	037620	050123	047117	042523
6952	037626	052040	051505	020124
6953	037634	040506	046111	042105
6954	037642	100056		
6955	037644	020101	042522	042506
6956	037652	042522	041516	020105
6957	037660	047524	052040	042510
6958	037666	044040	052111	046457
6959	037674	051511	020123	042522
6960	037702	044507	052123	051105
6961	037710	052040	046511	042105
6962	037716	047440	052125	100056
6963	037724	000		
6964				
6965	037725	103	041501	042510
6966	037732	051040	043505	051511
6967	037740	042524	020122	040504
6968	037746	040524	050040	052101
6969	037754	051510	020054	042522
6970	037762	042101	055040	051105
6971	037770	042517	026123	052040
6972	037776	051505	020124	040506
6973	040004	046111	042105	056
6974	040011	200	051127	052117
6975	040016	020105	042532	047522
6976	040024	051505	041040	052125
6977	040032	051040	040505	020104
6978	040040	040502	045503	047040
6979	040046	047117	055055	051105
6980	040054	020117	040504	040524
6981	040062	040		
6982	040063	106	047522	020115
6983	040070	047502	044124	052200
6984	040076	042510	041440	047117
6985	040104	051124	046117	040440
6986	040112	042116	046440	044501
6987	040120	052116	047105	047101
6988	040126	042503	051040	043505
6989	040134	051511	042524	051522
6990	040142	000056		
6991				
6992	040144	040503	044103	020105
6993	040152	042522	044507	052123
6994	040160	051105	042040	052101
6995	040166	020101	040520	044124
6996	040174	020054	042522	042101
6997	040202	055040	051105	042517
6998	040210	026123	052040	051505
6999	040216	020124	040506	046111
7000	040224	042105	056	
7001	040227	200	051127	052117
7002	040234	020105	042532	047522
7003	040242	051505	041040	052125
7004	040250	051040	040505	020104

.ASCIZ 'A REFERENCE TO THE HIT/MISS REGISTER TIMED OUT.'<CRLF>

EM63: .ASCII 'CACHE REGISTER DATA PATHS, READ ZEROES, TEST FAILED.'

.ASCII <CRLF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA '

.ASCIZ 'FROM BOTH'<CRLF>'THE CONTROL AND MAINTENANCE REGISTERS.'

EM64: .ASCII 'CACHE REGISTER DATA PATH, READ ZEROES, TEST FAILED.'

.ASCII <CRLF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA FROM '

```

7005 040256 040502 045503 047040
7006 040264 047117 055055 051105
7007 040272 020117 040504 040524
7008 040300 043040 047522 020115
7009 040306 052200 042510 041440
7010 040314 041501 042510 041440
7011 040322 047117 051124 046117
7012 040330 051040 043505 051511
7013 040336 042524 027122 000
7014
7015 040343 103 041501 042510
7016 040350 051040 043505 051511
7017 040356 042524 020122 040504
7018 040364 040524 050040 052101
7019 040372 051510 020054 042522
7020 040400 042101 047440 042516
7021 040406 026123 051040 051505
7022 040414 020124 040506 046111
7023 040422 042105 100056
7024 040426 040506 046111 042105
7025 040434 052040 020117 042522
7026 040442 042101 041440 051117
7027 040450 042522 052103 042040
7028 040456 052101 020101 051106
7029 040464 046517 052040 042510
7030 040472 040440 042104 042522
7031 040500 051523 051040 043505
7032 040506 051511 042524 122
7033 040513 040 047111 052040
7034 040520 042510 041440 042514
7035 040526 051101 051440 040524
7036 040534 042524 100056 044124
7037 040542 020105 047514 020127
7038 040550 051117 042504 020122
7039 040556 042101 051104 051505
7040 040564 020123
7041 040566 044123 052517 042114
7042 040574 044040 053101 020105
7043 040602 042502 047105 051440
7044 040610 052105 052040 035117
7045 040616 030440 033467 032067
7046 040624 100060
7047 040626 044124 020105 044510
7048 040634 044107 047440 042122
7049 040642 051105 040440 042104
7050 040650 042522 051523 051040
7051 040656 043505 051511 042524
7052 040664 020122 044123 052517
7053 040672 042114 044040 053101
7054 040700 020105 042502 047105
7055 040706 040
7056 040707 123 052105 052040
7057 040714 035117 030040 030060
7058 040722 030060 000063
7059
7060 040726 040503 044103 020105

```

.ASCII <CRLF>'THE CACHE CONTROL REGISTER.'

EM65: .ASCII 'CACHE REGISTER DATA PATHS, READ ONES, REST FAILED.'<CRLF>

.ASCII 'FAILED TO READ CORRECT DATA FROM THE ADDRESS REGISTER'

.ASCII ' IN THE CLEAR STATE.'<CRLF>'THE LOW ORDER ADDRESS '

.ASCII 'SHOULD HAVE BEEN SET TO: 177740'<CRLF>

.ASCII 'THE HIGH ORDER ADDRESS REGISTER SHOULD HAVE BEEN '

.ASCII 'SET TO: 000003'

EM66: .ASCII 'CACHE CONTROL REGISTER COUNT PATTERN TEST FAILED.'

7061	040734	047503	052116	047522
7062	040742	020114	042522	044507
7063	040750	052123	051105	041440
7064	040756	052517	052116	050040
7065	040764	052101	042524	047122
7066	040772	052040	051505	020124
7067	041000	040506	046111	042105
7068	041006	000056		
7069				
7070	041010	040503	044103	020105
7071	041016	044510	027524	044515
7072	041024	051523	040440	042116
7073	041032	041440	047117	051124
7074	041040	046117	051040	043505
7075	041046	051511	042524	020122
7076	041054	042524	052123	043040
7077	041062	044501	042514	027104
7078	041070	053600	052111	020110
7079	041076	044124	020105	047503
7080	041104	052116	047522	020114
7081	041112	042522	044507	052123
7082	041120	051105	041440	042514
7083	041126	051101	020054	044124
7084	041134	020105	044510	027524
7085	041142	044515	051523	040
7086	041147	122	043505	051511
7087	041154	042524	020122	044123
7088	041162	052517	042114	044200
7089	041170	053101	020105	044123
7090	041176	053517	020116	044523
7091	041204	020130	044510	051524
7092	041212	024040	030060	030060
7093	041220	033467	027051	000
7094				
7095	041225	103	041501	042510
7096	041232	044040	052111	046457
7097	041240	051511	020123	047101
7098	041246	020104	047503	052116
7099	041254	047522	020114	042522
7100	041262	044507	052123	051105
7101	041270	052040	051505	020124
7102	041276	040506	046111	042105
7103	041304	056		
7104	041305	200	044127	046111
7105	041312	020105	047506	041522
7106	041320	047111	020107	042523
7107	041326	042514	052103	047511
7108	041334	020116	043117	043440
7109	041342	047522	050125	030440
7110	041350	040440	042116	043040
7111	041356	051117	044503	043516
7112	041364	040		
7113	041365	115	051511	042523
7114	041372	020123	047524	043440
7115	041400	047522	050125	030040
7116	041406	100054	044124	020105

EM67: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WITH THE CONTROL REGISTER CLEAR, THE HIT/MISS '

.ASCII 'REGISTER SHOULD'<CRLF>'HAVE SHOWN SIX HITS (000077).'

EM70: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII <CRLF>'WHILE FORCING SELECTION OF GROUP 1 AND FORCING '

.ASCII 'MISSES TO GROUP 0.'<CRLF>'THE HIT/MISS REGISTER '

7117	041414	044510	027524	044515	
7118	041422	051523	051040	043505	
7119	041430	051511	042524	020122	
7120	041436	044123	052517	042114	.ASCIZ 'SHOULD HAVE SHOWN SIX HITS (000077).'
7121	041444	044040	053101	020105	
7122	041452	044123	053517	020116	
7123	041460	044523	020130	044510	
7124	041466	051524	024040	030060	
7125	041474	030060	033467	027051	
7126	041502	000			
7127					
7128	041503	103	041501	042510	EM71: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'
7129	041510	044040	052111	046457	
7130	041516	051511	020123	047101	
7131	041524	020104	047503	052116	
7132	041532	047522	020114	042522	
7133	041540	044507	052123	051105	
7134	041546	052040	051505	020124	
7135	041554	040506	046111	042105	
7136	041562	056			
7137	041563	200	044127	046111	.ASCII <CRLF>'WHILE FORCING SELECTION OF GROUP 0 AND FORCING '
7138	041570	020105	047506	041522	
7139	041576	047111	020107	042523	
7140	041604	042514	052103	047511	
7141	041612	020116	043117	043440	
7142	041620	047522	050125	030040	
7143	041626	040440	042116	043040	
7144	041634	051117	044503	043516	
7145	041642	040			
7146	041643	115	051511	042523	.ASCII 'MISSES TO GROUP 1,'<CRLF>'THE HIT/MISS REGISTER '
7147	041650	020123	047524	043440	
7148	041656	047522	050125	030440	
7149	041664	100054	044124	020105	
7150	041672	044510	027524	044515	
7151	041700	051523	051040	043505	
7152	041706	051511	042524	020122	.ASCIZ 'SHOULD HAVE SHOWN SIX HITS (000077).'
7153	041714	044123	052517	042114	
7154	041722	044040	053101	020105	
7155	041730	044123	053517	020116	
7156	041736	044523	020130	044510	
7157	041744	051524	024040	030060	
7158	041752	030060	033467	027051	
7159	041760	000			
7160					
7161	041761	103	041501	042510	EM72: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'
7162	041766	044040	052111	046457	
7163	041774	051511	020123	047101	
7164	042002	020104	047503	052116	
7165	042010	047522	020114	042522	
7166	042016	044507	052123	051105	
7167	042024	052040	051505	020124	
7168	042032	040506	046111	042105	
7169	042040	056			
7170	042041	127	044510	042514	.ASCII 'WHILE FORCING MISSES TO BOTH GROUPS, THE HIT/MISS '
7171	042046	043040	051117	044503	
7172	042054	043516	046440	051511	

7173	042062	042523	020123	047524	
7174	042070	041040	052117	020110	
7175	042076	051107	052517	051520	
7176	042104	020054	044124	020105	
7177	042112	044510	027524	044515	
7178	042120	051523	040		
7179	042123	122	043505	051511	.ASCIIZ 'REGISTER'<CRLF>'SHOULD HAVE SHOWN SIX MISSES (000000).'
7180	042130	042524	100122	044123	
7181	042136	052517	042114	044040	
7182	042144	053101	020105	044123	
7183	042152	053517	020116	044523	
7184	042160	020130	044515	051523	
7185	042166	051505	024040	030060	
7186	042174	030060	030060	027051	
7187	042202	000			
7188					
7189	042203	103	041501	042510	EM73: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'
7190	042210	044040	052111	046457	
7191	042216	051511	020123	047101	
7192	042224	020104	047503	052116	
7193	042232	047522	020114	042522	
7194	042240	044507	052123	051105	
7195	042246	052040	051505	020124	
7196	042254	040506	046111	042105	
7197	042262	056			
7198	042263	200	044127	046111	.ASCII <CRLF>'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '
7199	042270	020105	047506	041522	
7200	042276	047111	020107	044515	
7201	042304	051523	051505	052040	
7202	042312	020117	047502	044124	
7203	042320	043440	047522	050125	
7204	042326	020123	047101	020104	
7205	042334	047506	041522	047111	
7206	042342	020107			
7207	042344	042523	042514	052103	.ASCII 'SELECTION OF GROUP 1.'<CRLF>'THE HIT/MISS REGISTER '
7208	042352	047511	020116	043117	
7209	042360	043440	047522	050125	
7210	042366	030440	100054	044124	
7211	042374	020105	044510	027524	
7212	042402	044515	051523	051040	
7213	042410	043505	051511	042524	
7214	042416	020122			
7215	042420	044123	052517	042114	.ASCIIZ 'SHOULD HAVE SHOWN SIX MISSES (000000).'
7216	042426	044040	053101	020105	
7217	042434	044123	053517	020116	
7218	042442	044523	020130	044515	
7219	042450	051523	051505	024040	
7220	042456	030060	030060	030060	
7221	042464	027051	000		
7222					
7223	042467	103	041501	042510	EM74: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'
7224	042474	044040	052111	046457	
7225	042502	051511	020123	047101	
7226	042510	020104	047503	052116	
7227	042516	047522	020114	042522	
7228	042524	044507	052123	051105	

7229	042532	052040	051505	020124	
7230	042540	040506	046111	042105	
7231	042546	056			
7232	042547	200	044127	046111	.ASCII <CRLF>'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '
7233	042554	020105	047506	041522	
7234	042562	047111	020107	044515	
7235	042570	051523	051505	052040	
7236	042576	020117	047502	044124	
7237	042604	043440	047522	050125	
7238	042612	020123	047101	020104	
7239	042620	047506	041522	047111	
7240	042626	020107			
7241	042630	042523	042514	052103	.ASCII 'SELECTION OF GROUP 0,'<CRLF>'THE HIT/MISS REGISTER '
7242	042636	047511	020116	043117	
7243	042644	043440	047522	050125	
7244	042652	030040	100054	044124	
7245	042660	020105	044510	027524	
7246	042666	044515	051523	051040	
7247	042674	043505	051511	042524	
7248	042702	020122			
7249	042704	044123	052517	042114	.ASCIZ 'SHOULD HAVE SHOWN SIX MISSES (000000).'
7250	042712	044040	053101	020105	
7251	042720	044123	053517	020116	
7252	042726	044523	020130	044515	
7253	042734	051523	051505	024040	
7254	042742	030060	030060	030060	
7255	042750	027051	000		
7256					
7257	042753	103	047117	051124	EM75: .ASCII 'CONTROL REGISTER TEST FAILED.'<CRLF>'FAILED TO GET '
7258	042760	046117	051040	043505	
7259	042766	051511	042524	020122	
7260	042774	042524	052123	043040	
7261	043002	044501	042514	027104	
7262	043010	043200	044501	042514	
7263	043016	020104	047524	043440	
7264	043024	052105	040		
7265	043027	101	044040	052111	.ASCIZ 'A HIT ON A REFERENCE WHICH SHOULD HAVE BEEN A HIT.'
7266	043034	047440	020116	020101	
7267	043042	042522	042506	042522	
7268	043050	041516	020105	044127	
7269	043056	041511	020110	044123	
7270	043064	052517	042114	044040	
7271	043072	053101	020105	042502	
7272	043100	047105	040440	044040	
7273	043106	052111	000056		
7274					
7275		042753			EM76=EM75
7276					
7277	043112	047503	052116	047522	EM77: .ASCII 'CONTROL REGISTER TEST FAILED.'<CRLF>'THE WRONG '
7278	043120	020114	042522	044507	
7279	043126	052123	051105	052040	
7280	043134	051505	020124	040506	
7281	043142	046111	042105	100056	
7282	043150	044124	020105	051127	
7283	043156	047117	020107		
7284	043162	051107	052517	020120	.ASCIZ 'GROUP WAS WRITTEN WHILE FORCING SELECTION OF A GROUP.'

7285	043170	040527	020123	051127
7286	043176	052111	042524	020116
7287	043204	044127	046111	020105
7288	043212	047506	041522	047111
7289	043220	020107	042523	042514
7290	043226	052103	047511	020116
7291	043234	043117	040440	043440
7292	043242	047522	050125	000056
7293				
7294	043250	047503	052116	047522
7295	043256	020114	042522	044507
7296	043264	052123	051105	052040
7297	043272	051505	020124	040506
7298	043300	046111	042105	100056
7299	043306	047507	020124	020101
7300	043314	044510	020124	047111
7301	043322	052040	042510	043440
7302	043330	047522	050125	052040
7303	043336	020117	044127	041511
7304	043344	020110	044515	051523
7305	043352	051505	040440	042522
7306	043360	041040	044505	043516
7307	043366	043040	051117	042503
7308	043374	027104	000	
7309				
7310	043377	110	052111	046457
7311	043404	051511	020123	042522
7312	043412	044507	052123	051105
7313	043420	050040	052101	042524
7314	043426	047122	020123	042524
7315	043434	052123	043040	044501
7316	043442	042514	027104	
7317	043446	051200	040505	020104
7318	043454	051127	047117	020107
7319	043462	040504	040524	043040
7320	043470	047522	020115	044124
7321	043476	020105	044510	027524
7322	043504	044515	051523	051040
7323	043512	043505	051511	042524
7324	043520	100122		
7325	043522	044127	046111	020105
7326	043530	046106	040517	044524
7327	043536	043516	040440	050040
7328	043544	052101	042524	047122
7329	043552	047440	020106	044510
7330	043560	051524	040440	042116
7331	043566	046440	051511	042523
7332	043574	020123	044124	047522
7333	043602	043525	020110	052111
7334	043610	000056		
7335				
7336	043612	040503	044103	020105
7337	043620	047503	052116	047522
7338	043626	020114	044523	047107
7339	043634	046101	020054	044124
7340	043642	020105	051047	047101

EM117: .ASCII 'CONTROL REGISTER TEST FAILED.'

.ASCIZ 'GOT A HIT IN THE GROUP TO WHICH MISSES ARE BEING FORCED.'

EM120: .ASCII 'HIT/MISS REGISTER PATTERNS TEST FAILED.'

.ASCII <CRLF>'READ WRONG DATA FROM THE HIT/MISS REGISTER'

.ASCIZ 'WHILE FLOATING A PATTERN OF HITS AND MISSES THROUGH IT.'

EM121: .ASCII /CACHE CONTROL SIGNAL, THE 'RANDOM' SIGNAL, TEST FAILED./

7341	043650	047504	023515	051440
7342	043656	043511	040516	026114
7343	043664	052040	051505	020124
7344	043672	040506	046111	042105
7345	043700	056		
7346	043701	200	040506	046111
7347	043706	042105	052040	020117
7348	043714	042507	020124	047502
7349	043722	044124	044040	052111
7350	043730	020123	052101	052040
7351	043736	042510	052040	047527
7352	043744	052040	051505	020124
7353	043752	042101	051104	051505
7354	043760	042523	020123	
7355	043764	044127	041511	020110
7356	043772	042527	042522	051040
7357	044000	043105	051105	047105
7358	044006	042503	027104	000
7359				
7360	044013	115	044501	052116
7361	044020	047105	047101	042503
7362	044026	051040	043505	051511
7363	044034	042524	020122	047503
7364	044042	047125	020124	040520
7365	044050	052124	051105	020116
7366	044056	042524	052123	043040
7367	044064	044501	042514	027104
7368	044072	052200	042510	046440
7369	044100	044501	052116	047105
7370	044106	047101	042503	051040
7371	044114	043505	051511	042524
7372	044122	020122	044527	046114
7373	044130	047040	052117	041440
7374	044136	042514	051101	056
7375				
7376	044143	103	041501	042510
7377	044150	046440	044501	052116
7378	044156	047105	047101	042503
7379	044164	051040	043505	051511
7380	044172	042524	020122	047503
7381	044200	047125	020124	040520
7382	044206	052124	051105	020116
7383	044214	042524	052123	043040
7384	044222	044501	042514	027104
7385	044230	040600	052106	051105
7386	044236	053440	044522	044524
7387	044244	043515	040440	050040
7388	044252	052101	042524	047122
7389	044260	044440	020116	044124
7390	044266	051511	051040	043505
7391	044274	051511	042524	020122
7392	044302	040506	046111	042105
7393	044310	052040	020117	042522
7394	044316	042101	052040	040510
7395	044324	020124	040520	052124
7396	044332	051105	020116	040502

.ASCII <CRLF>'FAILED TO GET BOTH HITS AT THE TWO TEST ADDRESSES '

.ASCIZ 'WHICH WERE REFERENCED.'

EM122: .ASCII 'MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'

.ASCII <CRLF>'THE MAINTENANCE REGISTER WILL NOT CLEAR.'

EM123: .ASCII 'CACHE MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'

.ASCII <CRLF>'AFTER WRITING A PATTERN IN THIS REGISTER '

.ASCIZ 'FAILED TO READ THAT PATTERN BACK.'

7397	044340	045503	000056		
7398					
7399	044344	047101	052440	042516	EM124: .ASCII 'AN UNEXPECTED ERROR OCCURRED WHILE RUNNING THE '
7400	044352	050130	041505	042524	
7401	044360	020104	051105	047522	
7402	044366	020122	041517	052503	
7403	044374	051122	042105	053440	
7404	044402	044510	042514	051040	
7405	044410	047125	044516	043516	
7406	044416	052040	042510	040	
7407	044423	115	044501	052116	.ASCII 'MAINTENANCE REGISTER'<CRLF>'COUNI PATTERN '
7408	044430	047105	047101	042503	
7409	044436	051040	043505	051511	
7410	044444	042524	100122	047503	
7411	044452	047125	020124	040520	
7412	044460	052124	051105	020116	.ASCIIZ 'TEST. NOTE MISSES WERE BEING FORCED TO BOTH GROUPS.'
7413	044466	042524	052123	020056	
7414	044474	047516	042524	046440	
7415	044502	051511	042523	020123	
7416	044510	042527	042522	041040	
7417	044516	044505	043516	043040	
7418	044524	051117	042503	020104	
7419	044532	047524	041040	052117	
7420	044540	020110	051107	052517	
7421	044546	051520	000056		
7422					
7423	044552	040515	047111	042524	EM127: .ASCII 'MAINTENANCE REGISTER TEST FAILED.'<CRLF>
7424	044560	040516	041516	020105	
7425	044566	042522	044507	052123	
7426	044574	051105	052040	051505	
7427	044602	020124	040506	046111	
7428	044610	042105	100056		
7429	044614	047516	052040	040522	.ASCII 'NO TRAP OR ABORT OCCURRED WHEN THE PATTERN WAS PUT '
7430	044622	020120	051117	040440	
7431	044630	047502	052122	047440	
7432	044636	041503	051125	042522	
7433	044644	020104	044127	047105	
7434	044652	052040	042510	050040	
7435	044660	052101	042524	047122	
7436	044666	053440	051501	050040	
7437	044674	052125	040		
7438	044677	111	020116	044124	.ASCIIZ 'IN THE MAINTENANCE REGISTER.'
7439	044704	020105	040515	047111	
7440	044712	042524	040516	041516	
7441	044720	020105	042522	044507	
7442	044726	052123	051105	000056	
7443					
7444	044734	051105	047522	020122	EM130: .ASCIIZ 'ERROR REGISTER WILL NOT UNLOCK, OR CLEAR.'
7445	044742	042522	044507	052123	
7446	044750	051105	053440	046111	
7447	044756	020114	047516	020124	
7448	044764	047125	047514	045503	
7449	044772	020054	051117	041440	
7450	045000	042514	051101	000056	
7451					
7452	045006	051105	047522	020122	EM131: .ASCII 'ERROR REGISTER AND MAINTENANCE REGISTER TEST FAILED.'

7453	045014	042522	044507	052123
7454	045022	051105	040440	042116
7455	045030	046440	044501	052116
7456	045036	047105	047101	042503
7457	045044	051040	043505	051511
7458	045052	042524	020122	042524
7459	045060	052123	043040	044501
7460	045066	042514	027104	
7461	045072	042600	051122	051117
7462	045100	051040	043505	051511
7463	045106	042524	020122	051511
7464	045114	044440	041516	051117
7465	045122	042522	052103	054514
7466	045130	051440	052105	
7467	045134	043200	051117	052040
7468	045142	042510	042440	051122
7469	045150	051117	052040	040510
7470	045156	020124	040527	020123
7471	045164	047506	041522	042105
7472	045172	052440	044523	043516
7473	045200	052040	042510	046440
7474	045206	044501	052116	047105
7475	045214	047101	042503	051040
7476	045222	043505	051511	042524
7477	045230	027122	000	
7478				
7479	045233			
7480	045233	115	044501	020116
7481	045240	042515	047515	054522
7482	045246	042040	052101	020101
7483	045254	040520	044522	054524
7484	045262	041440	042510	045503
7485	045270	051105	020123	042524
7486	045276	052123	043040	044501
7487	045304	042514	027104	
7488	045310	052600	040516	046102
7489	045316	020105	047524	043040
7490	045324	051117	042503	040440
7491	045332	050040	051101	052111
7492	045340	020131	051105	047522
7493	045346	026122	052440	044523
7494	045354	043516	040	
7495	045357	124	042510	046440
7496	045364	044501	052116	047105
7497	045372	047101	042503	051040
7498	045400	043505	051511	042524
7499	045406	026122	200	
7500	045411	101	020124	044124
7501	045416	020105	040515	047111
7502	045424	046440	046505	051117
7503	045432	020131	053105	047105
7504	045440	053440	051117	026104
7505	045446	046040	053517	041040
7506	045454	052131	026105	050040
7507	045462	051101	052111	020131
7508	045470	044103	04505	042513

.ASCII <CRLF>'ERROR REGISTER IS INCORRECTLY SET'

.ASCIZ <CRLF>'FOR THE ERROR THAT WAS FORCED USING THE MAINTENANCE REGISTER.'

EM140:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CRLF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, LOW BYTE, PARITY '

.ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '

7509	045476	026122	020200	042522	
7510	045504	042101	047111	020107	
7511	045512	020101	040504	040524	
7512	045520	050040	052101	042524	
7513	045526	047122	053440	044510	
7514	045534	044103	040		
7515	045537	123	047510	046125	.ASCIZ 'SHOULD HAVE CAUSED AN ERROR.'
7516	045544	020104	040510	042526	
7517	045552	041440	052501	042523	
7518	045560	020104	047101	042440	
7519	045566	051122	051117	000056	
7520					
7521	045574				EM141:
7522	045574	040515	047111	046440	.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'
7523	045602	046505	051117	020131	
7524	045610	040504	040524	050040	
7525	045616	051101	052111	020131	
7526	045624	044103	041505	042513	
7527	045632	051522	052040	051505	
7528	045640	020124	040506	046111	
7529	045646	042105	056		
7530	045651	200	047125	041101	.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '
7531	045656	042514	052040	020117	
7532	045664	047506	041522	020105	
7533	045672	020101	040520	044522	
7534	045700	054524	042440	051122	
7535	045706	051117	020054	051525	
7536	045714	047111	020107		
7537	045720	044124	020105	040515	.ASCII 'THE MAINTENANCE REGISTER,'<CRLF>
7538	045726	047111	042524	040516	
7539	045734	041516	020105	042522	
7540	045742	044507	052123	051105	
7541	045750	100054			
7542	045752	052101	052040	042510	.ASCII 'AT THE MAIN MEMORY ODD WORD, LOW BYTE, PARITY '
7543	045760	046440	044501	020116	
7544	045766	042515	047515	054522	
7545	045774	047440	042104	053440	
7546	046002	051117	026104	046040	
7547	046010	053517	041040	052131	
7548	046016	026105	050040	051101	
7549	046024	052111	020131		
7550	046030	044103	041505	042513	.ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '
7551	046036	026122	020200	042522	
7552	046044	042101	047111	020107	
7553	046052	020101	040504	040524	
7554	046060	050040	052101	042524	
7555	046066	047122	053440	044510	
7556	046074	044103	040		
7557	046077	123	047510	046125	.ASCIZ 'SHOULD HAVE CAUSED AN ERROR.'
7558	046104	020104	040510	042526	
7559	046112	041440	052501	042523	
7560	046120	020104	047101	042440	
7561	046126	051122	051117	000056	
7562					
7563	046134				EM142:
7564	046134	040515	047111	046440	.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

7565	046142	046505	051117	020131
7566	046150	040504	040524	050040
7567	046156	051101	052111	020131
7568	046164	044103	041505	042513
7569	046172	051522	052040	051505
7570	046200	020124	040506	046111
7571	046206	042105	056	
7572	046211	200	047125	041101
7573	046216	042514	052040	020117
7574	046224	047506	041522	020105
7575	046232	020101	040520	044522
7576	046240	054524	042440	051122
7577	046246	051117	020054	051525
7578	046254	047111	020107	
7579	046260	044124	020105	040515
7580	046266	047111	042524	040516
7581	046274	041516	020105	042522
7582	046302	044507	052123	051105
7583	046310	100054		
7584	046312	052101	052040	042510
7585	046320	046440	044501	020116
7586	046326	042515	047515	054522
7587	046334	042440	042526	020116
7588	046342	047527	042122	020054
7589	046350	044510	044107	041040
7590	046356	052131	026105	050040
7591	046364	051101	052111	020131
7592	046372	044103	041505	042513
7593	046400	026122	020200	042522
7594	046406	042101	047111	020107
7595	046414	020101	040504	040524
7596	046422	050040	052101	042524
7597	046430	047122	053440	044510
7598	046436	044103	040	
7599	046441	123	047510	046125
7600	046446	020104	040510	042526
7601	046454	041440	052501	042523
7602	046462	020104	047101	042440
7603	046470	051122	051117	000056
7604				
7605	046476			
7606	046476	040515	047111	046440
7607	046504	046505	051117	020131
7608	046512	040504	040524	050040
7609	046520	051101	052111	020131
7610	046526	044103	041505	042513
7611	046534	051522	052040	051505
7612	046542	020124	040506	046111
7613	046550	042105	056	
7614	046553	200	047125	041101
7615	046560	042514	052040	020117
7616	046566	047506	041522	020105
7617	046574	020101	040520	044522
7618	046602	054524	042440	051122
7619	046610	051117	020054	051525
7620	046616	047111	020107	

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CRLF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, HIGH BYTE, PARITY '

.ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '

.ASCII 'SHOULD HAVE CAUSED AN ERROR.'

EM143:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

```

7621 046622 044124 020105 040515      .ASCII 'THE MAINTENANCE REGISTER,'<CRLF>
7622 046630 047111 042524 040516
7623 046636 041516 020105 042522
7624 046644 044507 052123 051105
7625 046652 100054
7626 046654 052101 052040 042510      .ASCII 'AT THE MAIN MEMORY ODD WORD, HIGH BYTE, PARITY '
7627 046662 046440 044501 020116
7628 046670 042515 047515 054522
7629 046676 047440 042104 053440
7630 046704 051117 026104 044040
7631 046712 043511 020110 054502
7632 046720 042524 020054 040520
7633 046726 044522 054524 040
7634 046733 103 042510 045503      .ASCII 'CHECKER,'<CRLF>' READING A DATA PATTERN WHICH '
7635 046740 051105 100054 05104C
7636 046746 040505 044504 043516
7637 046754 040440 042040 052101
7638 046762 020101 040520 052124
7639 046770 051105 020116 044127
7640 046776 041511 020110
7641 047002 044123 052517 042114      .ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'
7642 047010 044040 053101 020105
7643 047016 040503 051525 042105
7644 047024 040440 020116 051105
7645 047032 047522 027122 000
7646
7647 047037 040 052040 051505 DH140: .ASCIIZ ' TEST.'<TAB>'CALL AT PC.'<TAB>'DATA.'<TAB>'ADDRESS.'
7648 047044 027124 041411 046101
7649 047052 020114 052101 050040
7650 047060 027103 042011 052101
7651 047066 027101 040411 042104
7652 047074 042522 051523 000056
7653
7654 047037 DH141=DH140
7655
7656 047037 DH142=DH140
7657
7658 047037 DH143=DH140
7659
7660 047102 004 003 000 DF140: .BYTE 4,3,0,2
7661 047105 002
7662
7663 047102 DF141=DF140
7664
7665 047102 DF142=DF140
7666
7667 047102 DF143=DF140
7668
7669
7670 047106 001224 001116 001230 DT140: .EVEN $TMP0,$ERRPC,$TMP2,$TMP3,0
7671 047114 001232 000000
7672
7673 047106 DT141=DT140
7674
7675 047106 DT142=DT140
7676

```

```

7677          047106          DT143-DT140
7678
7679
7680 047120 051105 047522 020122 EM132: .ASCII 'ERROR REGISTER TEST WAS UNABLE TO CAUSE A TIME OUT,'
7681 047126 042522 044507 052123
7682 047134 051105 052040 051505
7683 047142 020124 040527 020123
7684 047150 047125 041101 042514
7685 047156 052040 020117 040503
7686 047164 051525 020105 020101
7687 047172 044524 042515 047440
7688 047200 052125 054
7689 047203 200 052101 040440 .ASCIZ <CRLF>'AT AN ADDRESS WHICH SHOULD HAVE TIMED OUT.'
7690 047210 020116 042101 051104
7691 047216 051505 020123 044127
7692 047224 041511 020110 044123
7693 047232 052517 042114 044040
7694 047240 053101 020105 044524
7695 047246 042515 020104 052517
7696 047254 027124 000
7697
7698 047257 105 051122 051117 EM133: .ASCII 'ERROR REGISTER TEST FAILED.'
7699 047264 051040 043505 051511
7700 047272 042524 020122 042524
7701 047300 052123 043040 044501
7702 047306 042514 027104
7703 047312 040600 052106 051105 .ASCII <CRLF>'AFTER CAUSING A TIME OUT THE ERROR REGISTER SHOULD '
7704 047320 041440 052501 044523
7705 047326 043516 040440 052040
7706 047334 046511 020105 052517
7707 047342 020124 044124 020105
7708 047350 051105 047522 020122
7709 047356 042522 044507 052123
7710 047364 051105 051440 047510
7711 047372 046125 020104
7712 047376 040510 042526 041040 .ASCIZ 'HAVE BEEN SET TO : 000000.'
7713 047404 042505 020116 042523
7714 047412 020124 047524 035040
7715 047420 030040 030060 030060
7716 047426 027060 000
7717
7718 047431 103 047117 051124 EM134: .ASCII 'CONTROL REGISTER, DISABLE TRAPS, TEST FAILED.'
7719 047436 046117 051040 043505
7720 047444 051511 042524 026122
7721 047452 042040 051511 041101
7722 047460 042514 052040 040522
7723 047466 051520 020054 042524
7724 047474 052123 043040 044501
7725 047502 042514 027104
7726 047506 040600 052040 040522 .ASCIZ <CRLF>'A TRAP OCCURRED WITH BIT 0 SET IN THE CONTROL REGISTER.'
7727 047514 020120 041517 052503
7728 047522 051122 042105 053440
7729 047530 052111 020110 044502
7730 047536 020124 020060 042523
7731 047544 020124 047111 052040
7732 047552 042510 041440 047117

```

7733	047560	051124	046117	051040	
7734	047566	043505	051511	042524	
7735	047574	027122	000		
7736					
7737	047577	105	051122	051117	EM135: .ASCII 'ERROR REGISTER, LOCK UP, TEST FAILED.'
7738	047604	051040	043505	051511	
7739	047612	042524	026122	046040	
7740	047620	041517	020113	050125	
7741	047626	020054	042524	052123	
7742	047634	043040	044501	042514	
7743	047642	027104			
7744	047644	040600	052106	051105	.ASCII <CRLF>'AFTER FORCING MULTIPLE ERRORS, TWO, THE ERROR '
7745	047652	043040	051117	044503	
7746	047660	043516	046440	046125	
7747	047666	044524	046120	020105	
7748	047674	051105	047522	051522	
7749	047702	020054	053524	026117	
7750	047710	052040	042510	042440	
7751	047716	051122	051117	040	
7752	047723	122	043505	051511	.ASCIIZ 'REGISTERS WAS INSORRECTLY SET.'
7753	047730	042524	051522	053440	
7754	047736	051501	044440	051516	
7755	047744	051117	042522	052103	
7756	047752	054514	051440	052105	
7757	047760	000056			
7758					
7759	047762	052600	042516	050130	EM150: .ASCIIZ <CRLF>'UNEXPECTED CPU ERROR TRAPPED TO VECTOR ERRVEC (4).'
7760	047770	041505	042524	020104	
7761	047776	050103	020125	051105	
7762	050004	047522	020122	051124	
7763	050012	050101	042520	020104	
7764	050020	047524	053040	041505	
7765	050026	047524	020122	051105	
7766	050034	053122	041505	024040	
7767	050042	024464	000041		
7768					
7769					;THESE ARE DATA HEADERS:
7770					
7771	050046	020040	042524	052123	DH1: .ASCIIZ ' TEST.' <tab>' GROUP.'<tab>'PHYSICAL ADDR.'<tab>'CALL AT PC.'</tab></tab></tab>
7772	050054	004456	043440	047522	
7773	050062	050125	004456	044120	
7774	050070	051531	041511	046101	
7775	050076	040440	042104	027122	
7776	050104	041411	046101	020114	
7777	050112	052101	050040	027103	
7778	050120	000			
7779	050121	040	052040	051505	DH14: .ASCII ' TEST.' <tab>'CALL AT PC.'<tab>'ERROR ADDR REG.'</tab></tab>
7780	050126	027124	041411	046101	
7781	050134	020114	052101	050040	
7782	050142	027103	042411	051122	
7783	050150	051117	040440	042104	
7784	050156	020122	042522	027107	
7785	050164	052011	040522	020120	.ASCII <TAB>'TRAP AT PC.' <tab></tab>
7786	050172	052101	050040	027103	
7787	050200	011			
7788	050201	105	051122	051117	.ASCIIZ 'ERROR REG.'

7789	050206	051040	043505	000056	
7790					
7791	050214	020040	042524	052123	DH15: .ASCIZ ' TEST.' <tab>'CALL AT PC.'</tab>
7792	050222	004456	040503	046114	
7793	050230	040440	020124	041520	
7794	050236	000056			
7795					
7796	050240	020040	042524	052123	DH55: .ASCIZ ' TEST.' <tab>'TRAP AT PC.'<tab>'CALL AT PC.'<tab>'REG ADDRESS.'</tab></tab></tab>
7797	050246	004456	051124	050101	
7798	050254	040440	020124	041520	
7799	050262	004456	040503	046114	
7800	050270	040440	020124	041520	
7801	050276	004456	042522	020107	
7802	050304	042101	051104	051505	
7803	050312	027123	000		
7804					
7805		050240			DH56=DH55
7806					
7807		050240			DH57=DH55
7808					
7809		050240			DH60=DH55
7810					
7811		050240			DH61=DH55
7812					
7813		050240			DH62=DH55
7814					
7815	050315	040	052040	051505	DH63: .ASCII ' TEST.' <tab>'CALL AT PC.'<tab>'CONTROL.'</tab></tab>
7816	050322	027124	041411	046101	
7817	050330	020114	052101	050040	
7818	050336	027103	041411	047117	
7819	050344	051124	046117	056	
7820	050351	115	044501	052116	.ASCIZ 'MAINT.' <tab>'(DATA READ FROM EACH REGISTER)'</tab>
7821	050356	004456	042050	052101	
7822	050364	020101	042522	042101	
7823	050372	043040	047522	020115	
7824	050400	040505	044103	051040	
7825	050406	043505	051511	042524	
7826	050414	024522	000		
7827					
7828	050417	040	052040	051505	DH64: .ASCIZ ' TEST.' <tab>'CALL AT PC.'<tab>'CONTROL REGISTER DATA.'</tab></tab>
7829	050424	027124	041411	046101	
7830	050432	020114	052101	050040	
7831	050440	027103	041411	047117	
7832	050446	051124	046117	051040	
7833	050454	043505	051511	042524	
7834	050462	020122	040504	040524	
7835	050470	000056			
7836					
7837	050472	020040	042524	052123	DH65: .ASCII ' TEST.' <tab>'CALL AT PC.'<tab>'LOW ORD.'<tab>'HIGH ORD.'</tab></tab></tab>
7838	050500	004456	040503	046114	
7839	050506	040440	020124	041520	
7840	050514	004456	047514	020127	
7841	050522	051117	027104	044011	
7842	050530	043511	020110	051117	
7843	050536	027104			
7844	050540	024011	040504	040524	.ASCIZ <TAB>'(DATA READ FROM ADR. REG.)'

7845	050546	051040	040505	020104	
7846	050554	051106	046517	040440	
7847	050562	051104	020056	042522	
7848	050570	027107	000051		
7849					
7850	050574	020040	042524	052123	DH66: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'READ.'
7851	050602	004456	040503	046114	
7852	050610	040440	020124	041520	
7853	050616	004456	051127	052117	
7854	050624	027105	051011	040505	
7855	050632	027104			
7856	050634	042411	050130	041505	.ASCIIZ <TAB>'EXPECTED.'
7857	050642	042524	027104	000	
7858					
7859	050647	040	052040	051505	DH67: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN READ FROM THE '
7860	050654	027124	041411	046101	
7861	050662	020114	052101	050040	
7862	050670	027103	050011	052101	
7863	050676	042524	047122	051040	
7864	050704	040505	020104	051106	
7865	050712	046517	052040	042510	
7866	050720	040			
7867	050721	110	052111	046457	.ASCIIZ 'HIT/MISS REGISTER.'
7868	050726	051511	020123	042522	
7869	050734	044507	052123	051105	
7870	050742	000056			
7871					
7872		050647			DH70=DH67
7873					
7874		050647			DH71=DH67
7875					
7876		050647			DH72=DH67
7877					
7878		050647			DH73=DH67
7879					
7880		050647			DH74=DH67
7881					
7882	050744	020040	042524	052123	DH75: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>' GROUP.<TAB>
7883	050752	004456	040503	046114	
7884	050760	040440	020124	041520	
7885	050766	004456	043440	047522	
7886	050774	050125	004456		
7887	051000	042101	051104	051505	.ASCIIZ 'ADDRESS.<TAB>'PATTERN IN CONTROL REG.'
7888	051006	027123	050011	052101	
7889	051014	042524	047122	044440	
7890	051022	020116	047503	052116	
7891	051030	047522	020114	042522	
7892	051036	027107	000		
7893					
7894		050744			DH76=DH75
7895					
7896	051041	040	052040	051505	DH77: .ASCIIZ ' TEST.<TAB>'CALL AT PC.'
7897	051046	027124	041411	046101	
7898	051054	020114	052101	050040	
7899	051062	027103	000		
7900					

```

7901
7902      050744      DH117=DH75
7903
7904 051065      040 052040 051505 DH120: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN IN CONTROL REG.'
7905 051072 027124 041411 046101
7906 051100 020114 052101 050040
7907 051106 027103 050011 052101
7908 051114 042524 047122 044440
7909 051122 020116 047503 052116
7910 051130 047522 020114 042522
7911 051136 027107      000
7912
7913 051141      040 052040 051505 DH121: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'TEST ADDRESS.'
7914 051146 027124 041411 046101
7915 051154 020114 052101 050040
7916 051162 027103 052011 051505
7917 051170 020124 042101 051104
7918 051176 051505 027123      000
7919
7920 051203      040 052040 051505 DH122: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'
7921 051210 027124 041411 046101
7922 051216 020114 052101 050040
7923 051224 027103 053411 047522
7924 051232 042524 004456
7925 051236 044124 047105 041440      .ASCIZ 'THEN CLEARED AND READ.'
7926 051244 042514 051101 042105
7927 051252 040440 042116 051040
7928 051260 040505 027104      000
7929
7930 051265      040 042524 052123 DH123: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'WROTE.<TAB>'READ.'
7931 051272 004456 040503 046114
7932 051300 040440 020124 041520
7933 051306 004456 051127 052117
7934 051314 027105 051011 040505
7935 051322 027104      000
7936
7937      050121      DH124=DH14
7938
7939 051325      040 052040 051505 DH125: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'ADDRESS.'
7940 051332 027124 041411 046101
7941 051340 020114 052101 050040
7942 051346 027103 040411 042104
7943 051354 042522 051523 000056
7944
7945 051362 020040 042524 052123 DH126: .ASCII ' TEST.<TAB>'CALL AT PC.<TAB>'TRAP AT PC.'
7946 051370 004456 040503 046114
7947 051376 040440 020124 041520
7948 051404 004456 051124 050101
7949 051412 040440 020124 041520
7950 051420      056
7951 051421      011 051105 047522      .ASCIZ <TAB>'ERROR REG.'
7952 051426 020122 042522 027107
7953 051434      000
7954
7955 051435      040 052040 051505 DH127: .ASCIZ ' TEST.<TAB>'CALL AT PC.<TAB>'PATTERN USED.'
7956 051442 027124 041411 046101

```

7957	051450	020114	052101	050040	
7958	051456	027103	050011	052101	
7959	051464	042524	047122	052440	
7960	051472	042523	027104	000	
7961					
7962	051477	040	052040	051505	DH130: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'ERROR ADR REG.'
7963	051504	027124	041411	046101	
7964	051512	020114	052101	050040	
7965	051520	027103	042411	051122	
7966	051526	051117	040440	051104	
7967	051534	051040	043505	056	
7968	051541	011	051105	047522	.ASCIZ <TAB>'ERROR REG.'
7969	051546	020122	042522	027107	
7970	051554	000			
7971					
7972	051555	040	052040	051505	DH131: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'TRAP AT PC.'<TAB>
7973	051562	027124	041411	046101	
7974	051570	020114	052101	050040	
7975	051576	027103	052011	040522	
7976	051604	020120	052101	050040	
7977	051612	027103	011		
7978	051615	105	051122	051117	.ASCIZ 'ERROR ADR REG.'
7979	051622	040440	051104	051040	
7980	051630	043505	000056		
7981					
7982		051325			DH132=DH125
7983					
7984		051362			DH133=DH126
7985					
7986	051634	020040	042524	052123	DH134: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'TRAP AT PC.'<TAB>
7987	051642	004456	040503	046114	
7988	051650	040440	020124	041520	
7989	051656	004456	051124	050101	
7990	051664	040440	020124	041520	
7991	051672	004456			
7992	051674	047503	052116	047522	.ASCIZ 'CONTROL REG.'
7993	051702	020114	042522	027107	
7994	051710	000			
7995					
7996		051041			DH135=DH77
7997					
7998	051711	040	052040	051505	DH150: .ASCIZ ' TEST.'<TAB>'TRAP AT PC.'<TAB>'CALL AT PC.'<TAB>'CPU ERROR REGISTER.'
7999	051716	027124	052011	040522	
8000	051724	020120	052101	050040	
8001	051732	027103	041411	046101	
8002	051740	020114	052101	050040	
8003	051746	027103	041411	052520	
8004	051754	042440	051122	051117	
8005	051762	051040	043505	051511	
8006	051770	042524	027122	000	
8007					;THESE ARE DATA FORMAT DESIGNATORS FOR THE DATA TABLE.
8008					
8009	051775	004	004	003	DF1: .BYTE 4,4,3,3
8010	052000	003			
8011					
8012	052001	004	003	007	DF14: .BYTE 4,3,7,3,0


```

8069 052057 005 000 005
8070 052062 000 005 000
8071 052065 005 000 005
8072 052070 000 005 000
8073
8074 052073 004 003 002 DF121: .BYTE 4,3,2,2
8075 052076 002
8076
8077 052077 004 003 000 DF122: .BYTE 4,3,0,0
8078 052102 000
8079
8080 052077 DF123=DF122
8081
8082 052103 004 003 007 DF124: .BYTE 4,3,7,3,0,5,0,
8083 052106 003 000 005
8084 052111 000 000
8085
8086 052113 004 003 002 DF125: .BYTE 4,3,2,0
8087 052116 000
8088
8089 052117 004 003 003 DF126: .BYTE 4,3,3,0,5,2,5,2
8090 052122 000 005 002
8091 052125 005 002
8092
8093 052127 004 003 000 DF127: .BYTE 4,3,0
8094
8095 052113 DF130=DF125
8096
8097 052132 004 003 003 DF131: .BYTE 4,3,3,2,5,0,5,0,5,0
8098 052135 002 005 000
8099 052140 005 000 005
8100 052143 000
8101
8102 052113 DF132=DF125
8103
8104 052117 DF133=DF126
8105
8106 052144 004 003 003 DF134: .BYTE 4,3,3,0,5,2,0
8107 052147 000 005 002
8108 052152 000
8109
8110 052153 004 003 005 DF135: .BYTE 4,3,5,0,5,0,5,2,5,2
8111 052156 000 005 000
8112 052161 005 002 005
8113 052164 002
8114
8115 052165 004 003 003 DF150: .BYTE 4,3,3,0
8116 052170 000
8117
8118 052172 .EVEN
8119
8120 ;THESE ARE DATA TABLES:
8121
8122 052172 001224 001226 001230 DT1: .WORD $TMP0,$TMP1,$TMP2,$ERRPC,0
8123 052200 001116 000000
8124
    
```

8125	052204	001224	001116	001226	DT14:	.WORD	\$TMP0,\$ERRPC,\$TMP1,\$TMP3,\$TMP4,0
8126	052212	001232	001234	000000			
8127							
8128	052220	001224	001226	000000	DT15:	.WORD	\$TMP0,\$TMP1,0
8129							
8130							
8131	052226	001224	001226	001116	DT55:	.WORD	\$TMP0,\$TMP1,\$ERRPC,\$TMP3,0
8132	052234	001232	000000				
8133							
8134		052226			DT56=	DT55	
8135							
8136		052226			DT57=	DT55	
8137							
8138		052226			DT60=	DT55	
8139							
8140		052226			DT61=	DT55	
8141							
8142		052226			DT62=	DT55	
8143							
8144	052240	001224	001116	001230	DT63:	.WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,0
8145	052246	001232	000000				
8146							
8147	052252	001224	001116	001230	DT64:	.WORD	\$TMP0,\$ERRPC,\$TMP2,0
8148	052260	000000					
8149							
8150	052262	001224	001116	001230	DT65:	.WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,0
8151	052270	001232	000000				
8152							
8153	052274	001224	001116	001230	DT66:	.WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,\$TMP4,0
8154	052302	001232	001234	000000			
8155							
8156		052252			DT67=	DT64	
8157							
8158		052252			DT70=	DT64	
8159							
8160		052252			DT71=	DT64	
8161							
8162		052252			DT72=	DT64	
8163							
8164		052252			DT73=	DT64	
8165							
8166		052252			DT74=	DT64	
8167							
8168	052310	001224	001116	001230	DT75:	.WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP10,\$TMP3,0
8169	052316	001244	001232	000000			
8170							
8171	052324	001224	001116	001230	DT76:	.WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP12,\$TMP3,0
8172	052332	001250	001232	000000			
8173							
8174	052340	001224	001116	035100	DT77:	.WORD	\$TMP0,\$ERRPC,MTA77,\$TMP10,MTB77,\$TMP2,MTC77
8175	052346	001244	035114	001230			
8176	052354	035156					
8177	052356	001250	035213	001232		.WORD	\$TMP12,MTD77,\$TMP3,0
8178	052364	000000					
8179							
8180		052324			DT117=	DT76	

```

8181
8182 052366 001224 001116 001230 DT120: .WORD $TMP0,$ERRPC,$TMP2,MTA120,KCR0,MTG120,KCE0
8183 052374 035363 007640 035603
8184 052402 007654
8185 052404 035413 007642 035603 .WORD MTB120,KCR1,MTG120,KCE1
8186 052412 007656
8187 052414 035443 007644 035603 .WORD MTC120,KCR2,MTG120,KCE2
8188 052422 007660
8189 052424 035473 007646 035603 .WORD MTD120,KCR3,MTG120,KCE3
8190 052432 007662
8191 052434 035523 007650 035603 .WORD MTE120,KCR4,MTG120,KCE4
8192 052442 007664
8193 052444 035553 007652 035603 .WORD MTF120,KCR5,MTG120,KCE5,0
8194 052452 007666 000000
8195
8196 052456 001224 001116 001230 DT121: .WORD $TMP0,$ERRPC,$TMP2,$TMP4,0
8197 052464 001234 000000
8198
8199 052470 001224 001116 001230 DT122: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,0
8200 052476 001232 000000
8201
8202 052470 DT123=DT122
8203
8204 052502 001224 001116 001226 DT124: .WORD $TMP0,$ERRPC,$TMP1,$TMP3,$TMP4,MTA124,$TMP6,0
8205 052510 001232 001234 035644
8206 052516 001240 000000
8207
8208 052522 001224 001116 001230 DT125: .WORD $TMP0,$ERRPC,$TMP2,0
8209 052530 000000
8210
8211 052532 001224 001116 001230 DT126: .WORD $TMP0,$ERRPC,$TMP2,$TMP7,MTA126,$TMP5,MTB126,$TMP3,0
8212 052540 001242 035736 001236
8213 052546 035764 001232 000000
8214
8215 052522 DT127=DT125
8216
8217 052554 001224 001116 001230 DT130: .WORD $TMP0,$ERRPC,$TMP2,$TMP4,0
8218 052562 001234 000000
8219
8220 052566 001224 001116 001230 DT131: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,MTA131,$TMP5
8221 052574 001232 036016 001236
8222 052602 036100 001240 036133 .WORD MTB131,$TMP6,MTC131,$TMP7,0
8223 052610 001242 000000
8224
8225 052522 DT132=DT125
8226
8227 052532 DT133=DT126
8228
8229 052614 001224 001116 001230 DT134: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,MTA134,$TMP4,$TMP6,0
8230 052622 001232 036161 001234
8231 052630 001240 000000
8232
8233 052634 001224 001116 036215 DT135: .WORD $TMP0,$ERRPC,MTA135,$TMP2,MTB135,$TMP3
8234 052642 001230 036245 001232
8235 052650 036267 001234 036323 .WORD MTC135,$TMP4,MTD135,$TMP6,0
8236 052656 001240 000000

```

```
8237  
8238 052662 001224 001226 001230 DT150: .WORD $TMP0,$TMP1,$TMP2,$TMP3,0  
8239 052670 001232 000000  
8240  
8241 052674 000000 000000 000000 BOTTOM: .WORD 0,0,0  
8242 060702 .=.+6000  
8243 060702 BOTPRG:  
8244 000001 .END
```


ABORTT	032052	5907	6124#											
ADRNG	034355	6170	6601#											
BACKAD	032170	6140*	6149	6150#										
BIT0 =	000001	137#	972	973	980	1333	1424	1522	4486	4560	4625	5231	5352	6040
BIT00 =	000001	127#	137											
BIT01 =	000002	126#	136											
BIT02 =	000004	125#	135											
BIT03 =	000010	124#	134											
BIT04 =	000020	123#	133											
BIT05 =	000040	122#	132											
BIT06 =	000100	121#	131											
BIT07 =	000200	120#	130	1031										
BIT08 =	000400	119#	129	5516										
BIT09 =	001000	118#	128	5527	5593									
BIT1 =	000002	136#	1429	1527										
BIT10 =	002000	117#	5576											
BIT11 =	004000	116#	975	976	978	5534								
BIT12 =	010000	115#												
BIT13 =	020000	114#	5583											
BIT14 =	040000	113#	967	968	970									
BIT15 =	100000	112#	981	982	984	986	987	989	6043					
BIT2 =	000004	135#	1434	1532										
BIT3 =	000010	134#												
BIT4 =	000020	133#												
BIT5 =	000040	132#												
BIT6 =	000100	131#	1089	6266										
BIT7 =	000200	130#	6245											
BIT8 =	000400	129#	1002											
BIT9 =	001000	128#	1329	5518										
BOTPRG	060702	8243#												
BOTTOM	052674	1079	6251	8241#										
BPTVEC=	000014	144#												
CACHE-	000114	151#	1092*	1109*	1201*	1566*	1659*	1750*	1962*	2073*	2141*	2157*	2184*	2260*
		2345*	2429*	2516*	2597*	2692*	2780*	2879*	2978*	3077*	3176*	3275*	3374*	3473*
		3576*	3700*	3831*	3943*	4054*	4165*	4276*	4368*	4487*	4561*	4626*	4686*	4710*
		4824*	4850*	4966*	4991*	5107*	5133*	5224*	5235*	5257*	5345*	5356*	5378*	6104*
		6110*	6138*											
		5471	6250#											
CHAINQ	032414	561#												
CISP	001313													
CLEAN	032102	5906	6136#											
CNRNG	034565	6184	6628#											
CONCMS	033330	6249	6481#											
CONFLG	032316	1164*	1226*	1233*	1353*	1936*	6180	6206#						
CONFL2	032332	1445*	1541*	1604*	1627*	1697*	1720*	1909*	1934	6212#				
CONTRL	177746	161#	964	994*	995	1162	1207*	1209	1315	1377*	1392*	1405*	1436*	1474*
		1490*	1503*	1533*	1582*	1595*	1606*	1619*	1629*	1675*	1688*	1699*	1712*	1722*
		1765*	1767*	1774*	1913*	1976*	1994*	2010*	2081*	2156*	2188*	2263*	2348*	2432*
		2519*	2600*	2693*	2783*	2882*	2981*	3080*	3179*	3278*	3377*	3476*	3609*	3725*
		3832*	3944*	4055*	4166*	4277*	4485*	4486*	4513	4545*	4560*	4578	4610*	4625*
		4643	4683*	4821*	4961*	5102*	5226*	5347*	5518*	6145*				
CPSPUR	031726	1091	3577	4423	6096#	6139								
CPUERR=	177766	174#	1134	1182*	1185*	4421	5601*	6098	6147*					
CR	- 000015	49#	5714	5724										
CRLF =	000200	50#	933	5687	5724	6481	6483	6490	6500	6503	6510	6520	6530	6533
		6543	6549	6552	6557	6564	6569	6576	6586	6589	6596	6601	6615	6628
		6640	6654	6667	6677	6690	6695	6703	6709	6715	6720	6726	6732	6745

DH126	051362	7945#	7984						
DH127	051435	849	7955#						
DH130	051477	852	7962#						
DH131	051555	856	7972#						
DH132 =	051325	859	7982#						
DH133 =	051362	862	7984#						
DH134 =	051634	865	7986#						
DH135 =	051041	868	7996#						
DH14	050121	620	7779#	7937					
DH140	047037	877	7647#	7654	7656	7658			
DH141 =	047037	880	7654#						
DH142 =	047037	883	7656#						
DH143 =	047037	886	7658#						
DH15	050214	623	7791#						
DH150	051711	901	7998#						
DH55	050240	721	7796#	7805	7807	7809	7811	7813	
DH56 =	050240	724	7805#						
DH57 =	050240	727	7807#						
DH60 =	050240	730	7809#						
DH61 =	050240	733	7811#						
DH62 =	050240	736	7813#						
DH63	050315	739	7815#						
DH64	050417	742	7828#						
DH65	050472	745	7837#						
DH66	050574	748	7850#						
DH67	050647	751	7859#	7872	7874	7876	7878	7880	
DH70 -	050647	754	7872#						
DH71 -	050647	757	7874#						
DH72	050647	760	7876#						
DH73	050647	763	7878#						
DH74	050647	766	7880#						
DH75	050744	770	7882#	7894	7902				
DH76 -	050744	773	7894#						
DH77	051041	776	7896#	7996					
DISPLA=	177570	44#	5548*	5572*					
DT1	052172	587	8122#						
DT117 -	052324	825	8180#						
DT120	052366	828	8182#						
DT121	052456	831	8196#						
DT122	052470	834	8199#	8202					
DT123 -	052470	837	8202#						
DT124	052502	840	8204#						
DT125	052522	8208#	8215	8225					
DT126	052532	8211#	8227						
DT127 =	052522	849	8215#						
DT130	052554	852	8217#						
DT131	052566	856	8220#						
DT132 =	052522	859	8225#						
DT133 =	052532	862	8227#						
DT134	052614	865	8229#						
DT135	052634	868	8233#						
DT14	052204	620	8125#						
DT140	047106	877	7670#	7673	7675	7677			
DT141 =	047106	880	7673#						
DT142 =	047106	883	7675#						
DT143 =	047106	886	7677#						

DT15	052220	623	8128#						
DT150	052662	901	8238#						
DT55	052226	721	8131#	8134	8136	8138	8140	8142	
DT56	= 052226	724	8134#						
DT57	= 052226	727	8136#						
DT60	= 052226	730	8138#						
DT61	= 052226	733	8140#						
DT62	= 052226	736	8142#						
DT63	052240	739	8144#						
DT64	052252	742	8147#	8156	8158	8160	8162	8164	8166
DT65	052262	745	8150#						
DT66	052274	748	8153#						
DT67	= 052252	751	8156#						
DT70	= 052252	754	8158#						
DT71	= 052252	757	8160#						
DT72	= 052252	760	8162#						
DT73	= 052252	763	8164#						
DT74	= 052252	766	8166#						
DT75	052310	770	8168#						
DT76	052324	773	8171#	8180					
DT77	052340	776	8174#						
EMTVEC=	000030	147#	914*	915*					
EM1	036474	587	6836#						
EM117	043250	825	7294#						
EM120	043377	828	7310#						
EM121	043612	831	7336#						
EM122	044013	834	7360#						
EM123	044143	837	7376#						
EM124	044344	840	7399#						
EM127	044552	849	7423#						
EM130	044734	852	7444#						
EM131	045006	856	7452#						
EM132	047120	859	7680#						
EM133	047257	862	7698#						
EM134	047431	865	7718#						
EM135	047577	868	7737#						
EM14	036561	620	6847#						
EM140	045233	877	7479#						
EM141	045574	880	7521#						
EM142	046134	883	7563#						
EM143	046476	886	7605#						
EM15	036620	623	6854#						
EM150	047762	901	7759#						
EM55	036670	721	6861#						
EM56	037034	724	6880#						
EM57	037201	727	6899#						
EM60	037323	730	6915#						
EM61	037447	733	6931#						
EM62	037577	736	6948#						
EM63	037725	739	6965#						
EM64	040144	742	6992#						
EM65	040343	745	7015#						
EM66	040726	748	7060#						
EM67	041010	751	7070#						
EM70	041225	754	7095#						
EM71	041503	757	7128#						

JB2	004710	1217#						
JC	= 000003	1252#						
JCDONE	005132	1270	1280	1283#				
JCERR1	005062	1268	1272#					
JC1	005034	1262	1264#					
JC2	005054	1269#						
JD	= 000004	1239	1298#					
JDDONE	005332	1328	1347	1354#				
JDERR1	005306	1322	1332	1337	1341	1345	1349#	
KA	= 000006	1464#						
KADONE	006172	1515	1533#					
KAD2	006216	1535	1539#					
KAD3	006234	1537	1540	1542#				
KAERR1	006122	1487	1519#					
KAERR2	006140	1501	1524#					
KAERR3	006156	1514	1529#					
KAFLG	006120	1473*	1517#	1522*	1527*	1532*	1534	1539
KA1	005720	1474#	1475					
KA2	005742	1476	1479#	1480				
KA3	005770	1489#	1523					
KA4	006014	1491	1493#	1494				
KA5	006042	1502#	1528					
KA6	006066	1504	1506#	1507				
KB	= 000005	1367#	1917					
KBDONE	005626	1416	1436#					
KBD2	005650	1438	1443#					
KBD3	005664	1444	1447#					
KBERR1	005556	1389	1421#					
KBERR2	005574	1402	1426#					
KBERR3	005612	1415	1431#					
KBFLG	005554	1376*	1419#	1424*	1429*	1434*	1437	1443
KBTST	003244	956#						
KB1	005366	1377#	1378					
KB11CM	001312	560#	956*	1004*	1016	1327		
KB11E	001310	558#	957*	961*	1000	1002*	1014	1022
KB11EM	001311	559#	1325					
KB2	005412	1380	1382#	1383				
KB3	005434	1391#	1425					
KB4	005460	1393	1395#	1396				
KB5	005502	1404#	1430					
KB6	005526	1406	1408#	1409				
KC	= 000011	1745#						
KCCON	007606	1754*	1774	1864*	1867*	1874#	1907	
KCDONE	007720	1861	1913#					
KCERR	007670	1851	1906#					
KCE0	007654	1840	1847	1899#	8182			
KCE1	007656	1900#	8185					
KCE2	007660	1901#	8187					
KCE3	007662	1902#	8189					
KCE4	007664	1903#	8191					
KCE5	007666	1904#	8193					
KCFLG1	007610	1755*	1859*	1876#				
KCPTR	007612	1757*	1771	1837	1854*	1855	1878#	
KCR0	007640	1829*	1846	1892#	8182			
KCR1	007642	1831*	1893#	8185				
KCR2	007644	1832*	1894#	8187				

KIPAR4= 172350	310#																		
KIPAR5= 172352	311#																		
KIPAR6= 172354	312#	4396*																	
KIPAR7= 172356	313#	6013																	
KIPDR0= 172300	284#	981*	982	984*	3589	3704	3812	3924	4035	4146	4257	4378	4804						
	4944	5085																	
KIPDR1= 172302	285#																		
KIPDR2= 172304	286#																		
KIPDR3= 172306	287#																		
KIPDR4= 172310	288#																		
KIPDR5= 172312	289#																		
KIPDR6= 172314	290#																		
KIPDR7= 172316	291#																		
KTMP1D 006560	1632#																		
KTMP1E 007110	1725#																		
KTMP2D 006562	1571	1633#																	
KTMP2E 007112	1664	1726#																	
KV = 000044	4475#																		
KVDONE 023376	4508	4519#																	
KVERR 023336	4487	4510#																	
KV1 023320	4490	4497#																	
KV2 023326	4500#																		
KX = 000045	4535#																		
KXDONE 023576	4569	4585#																	
KXERR 023536	4561	4575#																	
KX1 023500	4552	4560#																	
KX2 023530	4546	4567#																	
KY = 000012	1933#																		
KY1 007742	1935	1937#																	
KY2 007756	1938	1940#																	
KZ = 000046	4600#																		
KZDONE 023776	4634	4650#																	
KZERR 023736	4626	4640#																	
KZ1 023700	4617	4625#																	
KZ2 023730	4611	4632#																	
K1D 006272	1571#																		
K1E 006622	1664#																		
K2D 006336	1582#																		
K2E 006666	1675#																		
K3D 006376	1586	1593#																	
K3E 006726	1679	1686#																	
K4D 006442	1599	1606#																	
K4E 006772	1692	1699#																	
K5D 006502	1610	1617#																	
K5E 007032	1703	1710#																	
K6D 006552	1616	1622	1629#																
K6E 007102	1709	1715	1722#																
K7D 006564	1630	1635#																	
K7E 007114	1723	1728#																	
LF = 000012	48#	5718	5724																
LOADRS= 177740	158#	1117	1144	1265	2146	2211	2218	2227	2296	2304	2313	2380	2388						
	2397	2467	2475	2484	2553	2561	2570	2641	2649	2658	2727	2735	2744						
	2826	2834	2843	2925	2933	2942	3024	3032	3041	3123	3131	3140	3222						
	3230	3239	3321	3329	3338	3420	3428	3437	3519	3527	3536	3644	3662						
	3669	3756	3764	3773	3868	3876	3885	3979	3987	3996	4090	4098	4107						
	4201	4209	4218	4312	4320	4329	4431	4449	4456	4514	4579	4644	4737						

MPDONE	016756	3506	3525	3531	3546#
MPERRO	016556	3473	3508#		
MP1	016536	3479	3495#		
MP2	016540	3501#			
MQ =	000043	4363#			
MQDONE	023222	4417	4454	4461#	
MQERR	023016	4398	4421#		
MQVAR	023014	4395*	4396	4419#	
MQ1	022774	4413#			
MQ2	023032	4422	4425#		
MQ3	023120	4426	4440#		
MQ4	023122	4438	4442#		
MQ5	023146	4448#	4457	4459	
MQ6	023202	4446	4456#		
MR =	000034	3565#			
MRDONE	017406	3630	3667	3674#	
MRERRO	017200	3576	3632#		
MR1	017160	3626#			
MR2	017212	3634	3637#		
MR3	017302	3638	3653#		
MR4	017306	3651	3655#		
MR5	017332	3661#	3670	3672	
MR6	017366	3659	3669#		
MS =	000035	3689#			
MSDONE	020026	3743	3762	3768	3783#
MSERRO	017626	3700	3745#		
MSG1	036351	1013	6816#		
MSG2	036410	1026	6822#		
MSG3	036421	1018	6824#		
MSG4	036433	1020	6826#		
MSG5	036464	1024	6831#		
MSIZER	032542	5909	6299#		
MS1	017600	3726	3733#		
MS2	017604	3735#			
MS3	017610	3738#			
MT -	000036	3798#			
MTA101	035256	6690#			
MTA11	033524	6510#			
MTA120	035363	6703#	8182		
MTA124	035644	6745#	8204		
MTA126	035736	6757#	8211		
MTA131	036016	6768#	8220		
MTA134	036161	6789#	8229		
MTA135	036215	6795#	8233		
MTA17	033571	6518#	6541		
MTA20	033625	6527#			
MTA21	033634	6530#			
MTA43	033721	6543#			
MTA45	033774	6552#			
MTA5	033442	6500#			
MTA50	034052	6564#			
MTA77	035100	6667#	8174		
MTB120	035413	6709#	8185		
MTB126	035764	6762#	8211		
MTB131	036100	6778#	8222		
MTB135	036245	6801#	8233		

NBDONE	025052	4843	4869	4903	4910#
NB1	024540	4827	4834#		
NB10	025032	4894	4905#		
NB2	024544	4836#	4877	4883	
NB3	024572	4824	4846#		
NB4	024630	4853	4860#		
NB5	024634	4862#			
NB6	024662	4850	4872#		
NB7	024706	4876	4880#		
NB8	024752	4878	4890#		
NB9	024776	4896#	4906	4908	
NC	= 000051	4930#			
NCDONE	025552	4985	5010	5044	5051#
NC1	025244	4969	4976#		
NC10	025532	5035	5046#		
NC2	025250	4978#	5018	5024	
NC3	025276	4966	4988#		
NC4	025330	4994	5001#		
NC5	025334	5003#			
NC6	025362	4991	5013#		
NC7	025406	5017	5021#		
NC8	025452	5019	5031#		
NC9	025476	5037#	5047	5049	
ND	= 000052	5071#			
NDDONE	026256	5126	5152	5186	5193#
ND1	025744	5110	5117#		
ND10	026236	5177	5188#		
ND2	025750	5119#	5160	5166	
ND3	025776	5107	5129#		
ND4	026034	5136	5143#		
ND5	026040	5145#			
ND6	026066	5133	5155#		
ND7	026112	5159	5163#		
ND8	026156	5161	5173#		
ND9	026202	5179#	5189	5191	
NMDONE	016046	3308	3327	3333	3348#
NMERR0	015646	3275	3310#		
NM1	015626	3281	3297#		
NM2	015630	3303#			
NOCNC	032474	6247	6265#		
OKSIZ	004146	1036	1070#		
PARCNT	032340	5230	5351	6224#	
PDMSG1	034100	6569#			
PDMSG2	034256	6589#			
PIRQ	= 177772	42#			
PIRQVE-	000240	152#			
POWERM	033373	5948	6490#		
PR0	000000	74#			
PR1	- 000040	75#			
PR2	- 000100	76#			
PR3	= 000140	77#			
PR4	= 000200	78#			
PR5	- 000240	79#			
PR6	- 000300	80#			
PR7	= 000340	81#			
PS	- 177776	39#	40	906*	5987

PSW = 177776	40#	6148*												
PWRVEC= 000024	146#	918*	919*	5921*	5922*	5930*	5945*	5946*						
RESMON 032362	1086	6241#	6264											
RESREG= 104414	5904#	6079	6474											
RESVEC= 000010	141#	958*												
RSET = 104416	2237	2323	2407	2494	2580	2668	2754	2853	2952	3051	3150	3249	3348	
	3447	3546	3674	3783	3895	4006	4117	4228	4339	4461	4519	4585	4650	
	4770	4910	5051	5193	5315	5436	5906#	6128	6243	6267	6287			
SAVREG= 104412	5903#	6064	6440											
SBT1 005172	1318#	1323												
SBT1.2 005206	1323#													
SDPAR0= 172260	273#													
SDPAR1= 172262	274#													
SDPAR2= 172264	275#													
SDPAR3= 172266	276#													
SDPAR4= 172270	277#													
SDPAR5= 172272	278#													
SDPAR6= 172274	279#													
SDPAR7= 172276	280#													
SDPDR0= 172220	251#													
SDPDR1= 172222	252#													
SDPDR2= 172224	253#													
SDPDR3= 172226	254#													
SDPDR4= 172230	255#													
SDPDR5= 172232	256#													
SDPDR6= 172234	257#													
SDPDR7= 172236	258#													
SIPAR0= 172240	262#													
SIPAR1= 172242	263#													
SIPAR2= 172244	264#													
SIPAR3= 172246	265#													
SIPAR4= 172250	266#													
SIPAR5= 172252	267#													
SIPAR6= 172254	268#													
SIPAR7= 172256	269#													
SIPDR0= 172200	240#													
SIPDR1= 172202	241#													
SIPDR2= 172204	242#													
SIPDR3= 172206	243#													
SIPDR4= 172210	244#													
SIPDR5= 172212	245#													
SIPDR6= 172214	246#													
SIPDR7= 172216	247#													
SIZE = 104424	5909#													
SIZEHI= 177762	171#	1050												
SIZELO= 177760	169#	1035	1058	6302										
SKAD 032100	1106*	1198*	1254*	1300*	1369*	1466*	1563*	1656*	1747*	1959*	2067*	2176*	2252*	
	2337*	2421*	2508*	2594*	2682*	2772*	2871*	2970*	3069*	3168*	3267*	3366*	3465*	
	3567*	3691*	3800*	3912*	4023*	4134*	4245*	4365*	4477*	4537*	4602*	4675*	4792*	
	4932*	5073*	5221*	5342*	6129	6131#	6268	6288						
SKBADR 032172	5910	6164#												
SKBCNR 032234	5912	6180#												
SKBERR 032216	5911	6173#												
SKBHMR 032270	5914	6194#												
SKBMNR 032252	5913	6187#												
SKIPT = 104420	2798	2897	2996	3095	3194	3293	3392	3491	4558	4623	5907#	6101	6117	

\$REG17	001212	527#																	
\$REG2	001160	514#																	
\$REG20	001214	528#																	
\$REG21	001216	529#																	
\$REG22	001220	530#																	
\$REG23	001222	531#																	
\$REG3	001162	515#																	
\$REG4	001164	516#																	
\$REG5	001166	517#																	
\$REG6	001170	518#																	
\$REG7	001172	519#																	
\$RESRE	030060	5638#	5904																
\$SAVRE	030022	5622#	5903																
\$SAVR6	031216	5929*	5935	5936*	5937*	5954#													
\$SCOPE	027350	912	5501#																
\$SETUP=	000037	421#	912	914	916	918	920	921	922	924	928	5454	5587						
\$SIZE	031220	1032	5978#																
\$SIZE X	031500	6017	6027#																
\$STUP =	177777	421#																	
\$SVLAD	027566	5511	5543#																
\$SVPC =	000204	470#	475																
\$SWR =	167400	10	11#	12#	20	21	22	23	24	25	26	552	553	554					
		921	922	924	925	1103	1196	1251	1296	1366	1463	1560	1653	1744					
		1933	1956	2064	2173	2249	2334	2418	2505	2591	2679	2769	2868	2967					
		3066	3165	3264	3363	3462	3564	3688	3797	3909	4020	4131	4242	4362					
		4474	4534	4599	4672	4789	4929	5070	5218	5339	5449	5455	5470	5480					
		5481	5493	5494	5495	5496	5497	5502	5514	5516	5517	5523	5524	5525					
		5532	5533	5534	5545	5548	5551	5560	5561	5562	5563	5564	5565	5573					
		5576	5583	5587	5593	5603													
		13#	26	27	5497	5498	5518	5520											
\$SWRMK	000200	6415	6498#																
\$TAB	033440	552#	921*	1103*	1251*	1296*	1366*	1463*	1560*	1653*	1744*	1956*	2064*	2173*					
\$TIMES	001274	2249*	2334*	2418*	2505*	2591*	2679*	2769*	2868*	2967*	3066*	3165*	3234*	3363*					
		3462*	3564*	3688*	3797*	3909*	4020*	4131*	4242*	4362*	4474*	4534*	4599*	4672*					
		4789*	4929*	5070*	5218*	5339*	5455*	5532*	5539	5542*	5551								
\$TKB	001140	503#	1088*	6242	6265*														
\$TKS	001136	502#	909	1089*	6266*														
\$TMP0	001224	532#	1108*	1200*	1256*	1302*	1371*	1468*	1565*	1658*	1749*	1961*	2069*	2178*					
		2254*	2339*	2423*	2510*	2596*	2684*	2774*	2873*	2972*	3071*	3170*	3269*	3368*					
		3467*	3569*	3693*	3802*	3914*	4025*	4136*	4247*	4367*	4479*	4539*	4604*	4677*					
		4794*	4934*	5075*	5223*	5344*	7670	8122	8125	8128	8131	8144	8147	8150					
		8153	8168	8171	8174	8182	8196	8199	8204	8208	8211	8217	8220	8229					
		8233	8238																
\$TMP1	001226	533#	1140*	1272*	1988*	2004*	2146*	2795*	2894*	2993*	3092*	3191*	3290*	3389*					
		3488*	4555*	4620*	6096*	6112*	6124*	8122	8125	8128	8131	8204	8238						
\$TMP10	001244	540#	1575*	1668*	8168	8174													
\$TMP11	001246	541#	1576*	1669*															
\$TMP12	001250	542#	1579*	1672*	8171	8177													
\$TMP13	001252	543#	1580*	1673*															
\$TMP14	001254	544#																	
\$TMP15	001256	545#																	
\$TMP16	001260	546#																	
\$TMP17	001262	547#																	
\$TMP2	001230	534#	1223*	1231*	1273*	1349*	1422*	1427*	1432*	1520*	1525*	1530*	1589*	1613*					
		1624*	1682*	1706*	1717*	1907*	1987*	2003*	2035*	2116*	2125*	2147*	2197*	2211*					
		2225*	2279*	2296*	2311*	2363*	2380*	2395*	2450*	2467*	2482*	2536*	2553*	2568*					

UMAC2	1#	5289	5300	5410	5421										
UMAC3	1#	5250	5271	5371	5392										
SSCMRE	477#	512	513	514	515	516	517	518	519	520	521	522	523	524	525
	526	527	528	529	530										
SSCMTM	477#	532	533	534	535	536	537	538	539	540	541	542	543	544	545
	546	547	548	549	550	551									
SSESCA	1#	419#													
SSNEWT	1#	419#	1095	1187	1237	1286	1357	1449	1545	1638	1731	1915	1942	2048	2162
	2240	2325	2409	2496	2582	2670	2757	2856	2955	3054	3153	3252	3351	3450	3552
	3676	3785	3897	4008	4119	4230	4341	4463	4523	4588	4656	4773	4913	5054	5196
	5317														
SSSET	5889#	5899	5900	5901	5902	5903	5904	5906	5907	5908	5909	5910	5911	5912	5913
	5914														
SSSKIP	1#	419#													
.EQUAT	1#														
.HEADE	1#														
.KT11	1#														
.SETUP	1#	421													
.SURHI	1#	15													
.SURLO	27#														
.SACT1	1#	450													
.SCATC	1#	437													
.SCMTA	1#	477													
.SDB2D	1#														
.SDB20	1#	6052													
.SDIV	1#														
.SEOP	1#	5442													
.SERRO	1#	5553													
.SERRT	1#														
.SMULT	1#														
.SPOWE	1#	5916													
.SRAND	1#														
.SRDDE	1#														
.SRDOC	1#														
.SREAD	1#														
.SSAVE	1#	5604													
.SSB2D	1#														
.SSB20	1#														
.SSCOP	1#	5486													
.SSIZE	1#	5955													
.SSUPR	1#														
.STRAP	1#	5873													
.STYPB	1#														
.STYPD	1#	5804													
.STYPE	1#	5651													
.STYPO	1#	5725													
.1170	1#	29													

. ABS. 060702 000

ERRORS DETECTED: 0

CEKBCD.BIN,CEKBCD.LST/CRF/SOL/NL:TOC=CEKBCD.SML,CEKBCD.P11
 RUN-TIME: 60 86 10 SECONDS

CEKBC-D 11/70 CACHE #1 MACY11 30A(1052) 14-MAR-80 12.33 PAGE 180
CEKBCD.P11 14-MAR-80 08:53 CROSS REFERENCE TABLE -- MACRU NAMES

SEQ 0200

RUN-TIME RATIO: 507/156=3.2
CORE USED: 35K (69 PAGES)