

CONTROL DATA® SYSTEM 17 AB107/AB108 COMPUTER

	REVISION RECORD
REVISION	DESCRIPTION
01	Released Class B, ECO No. CK539
(03, 21, 74)	
02	Minor publication changes ECO CK937
(08, 28, 74)	
A	Released Class A ECO CK 1322
(23.9.75)	
·	
ublication No.	
89723800	

© 1974, 1975 by Control Data Corporation Printed in the United States of America Address comments concerning this manual to:
Control Data Corporation
Publications and Graphics Division
4455 Eastgate Mall
La Jolla, California 92037
or use Comment Sheet in the back of this manual.

Preface

These charts are intended for a user who is familiar with the programming and functional working of the central processing unit of the CONTROL DATA AB107/AB108 computer. It is recommended that this document be used in conjunction with the 1784 Computer Reference Manual (89633400) and Customer Engineering Manual (89633300). A brief introduction and explanation is given to the charts.

Contents

	Page
Introduction	1
Schematic diagram of Arithmetic and Logic Unit and Data Paths	3
Timing for Shift Instructions	7
Charts	9
Addressing	9
Memory Reference Instructions	42
JMP MUL DIV STQ RTJ STA SPA ADD SUB AND EOR LDA RAO LDQ ADQ	43 44 45 46 47 49 50 51 52 55 55 57
Register Reference and Other Instructions SLS, ENTER, SWEEP SKIP INP, OUT EIN, IIN SPB, CPB Interregister INA ENA NOP ENQ, INQ EXI ENI Shifts	58 59 60 61 62 63 64 65 66 67 68 70 71

89723800 A

ABIO7/ABIO8 COMPUTER EXECUTION CHARTS

Introduction

The AB107/AB108 Computer Execution Charts are divided into three groups. The first group describes the calculation of the effective address during memory reference instructions. The second group describes the execution of memory reference instructions themselves. The third group describes the execution of all other instructions plus the enter, sweep, and interrupt sequences. Each execution chart has basically the same format. Each is labeled with the type of instruction it represents along with the corresponding instruction code.

All addressing sequences apply when the F field of the instruction register does not equal zero (memory reference instructions). The Fl field defines the type of addressing, and the Delta (Δ) field may equal zero for one class of addressing or not equal zero for another class. This gives 32 different modes of addressing and 15 different types of memory reference instructions.

When the F field equals zero, the instruction is defined by the contents of the Fl field. This gives 16 different instructions. The enter and sweep sequences are performed through the Programmer's Console switches. The interrupt sequence is initiated by special interrupt logic circuits.

The Execution Charts describe the major activities occurring in the computer during each Central Processing Unit (CPU) cycle. Each division in the horizontal direction shows one CPU cycle. The status of the action during that cycle is shown in the vertical direction.

89723800 A 1


The "State" row refers to the state flip-flops on the "Timing" printed wiring assembly which is active during that cycle. Each instruction begins with the Read Next Instruction (RNI) state active. If additional cycles are needed to calculate the Effective Address (EA), the ADR state becomes active. During the execution of the instruction the Operand 1 (ØP) or Operand 2 (ØP2) states may be active. Every instruction ends with an RNI cycle. There are additional main states such as ITR which is used during shifts, MDS and MDS1 used in multiply/divide, and ENI and ENI2 used in interrupt.

The "Even/Odd/Odd2" row shows which of the EVEN/ODD/ODD2 flip-flops is active. In general, the state will be active for an even number of (Even/Odd) cycles. For example; the RNI state always starts during an even cycle and ends after an odd cycle. The Even/Odd state usually changes every CPU cycle, however, the odd state may sometimes last for two cycles; in which case the second cycle is called ØDD2.

The counter is used during some addressing sequences and during shift and multiply/divide instructions. It is loaded at the beginning of the sequence and counts down to zero.

During each CPU cycle, a data path is established through the Arithmetic and Logic Unit (ALU). This data path usually includes one or two of the six active registers. At the end of a cycle, some registers may be clocked to change their contents.

A memory cycle may be initiated only during an odd CPU cycle. The first data available on the ALU lines, (at the end of the CPU cycle) is usually used as the address for the memory reference. In the subsequent CPU cycle, in the case of a memory read cycle, the data read from the memory is available at the input of the X selector. In a memory write cycle, the data on the ALU lines is written into the memory during the next even CPU cycle. See the following schematic for general description of the Arithmetic and Logic Unit and Data paths.



In the execution charts, the labels "Addend Gates" and "Augend Gates" refer to the register, if any, which is gated through the Addend and Augend Gates. The Q, M, P, or X registers may be gated through the Addend gates while the A, Y or X registers or ± 1 , X_L , X_{SE} , or ∇ may be gated through the Augend gates.

X, means the delta field with the eight upper bits equal to zero.

 \mathbf{X}_{SF} means the delta field sign extended.

V means the four lower bits of the X register with the 12 upper bits equal to zero.

The ALU control label indicates what function is being performed on the Addend and Augend at the ALU. The function may be: Augend inversion (AUG); Addend inversion (ADD); Adding, Augend and Addend (+); Subtracting, Augend minus Addend (-); Logical Product, Augend Addend (LP); Exclusive-OR (*); Inverted Logical Product (NAND); or Inverted Exclusive-OR (*).

The shifter control label indicates what operation is performed in the shifter. D means the ALU data appears inverted at the output of the shifter. LRI and LR2 refer to the two steps of a long right shift, used in the multiply and shift instructions, during which the ALU data is shifted one place to the right at the shifter output. LLID and LL2 refer to the two steps of a long left shift used in the divide instruction. This differs slightly from the long left shift (LLIC) used in shift instructions.

TAQ1 refers to data which appears on the A/Q channel.

TA refers to the interrupt trap address.

A "l" appearing at the "Memory Request" label indicates that a memory reference cycle is initiated during that CPU cycle. During the following CPU cycle a "l" at the "Write" label indicates that data is written into the memory, otherwise it is assumed that data is read from the memory. The label "ALU \rightarrow Z" shows when data is transferred from the ALU to the memory during a memory write cycle.

Label "XSEL" indicates the status of the X register selector. The symbol "Z" indicates that memory data appears at the input of the X register. The symbol "SH" indicates that the output of the shifter appears at the input of the X register.

The labels $SH\rightarrow Y$, $XSEL\rightarrow X$, $SH\rightarrow P$, $SH\rightarrow M$, $SH\rightarrow Q$, and $SH\rightarrow A$ indicate whether the Y, X, P, M, Q and A registers, respectively, are clocked at the end of the cycle.

When EAD (Effective Address and End of Address) appears in "State" it refers to a signal which is always active during the last CPU cycle of addressing.

Read Index (RI) means that the memory cycle initiated during that CPU cycle will reference the index register at location $00FF_{16}$. In this special case the output of the ALU is not an address, and the RI signal produces the address $00FF_{16}$.

An Immediate Operand condition (IM.OP) occurs in read-operand-type instructions in three modes of addressing. In these cases, the Effective Address itself is used as the operand and the last ADR·ØDD cycle of addressing is followed by an $\emptyset P \cdot \emptyset DD2$ cycle.

The symbol "1532" means that the computer is in 32K mode and the most significant bit (bit 15) of the X register is set.

The Bit Bucket (BB) is a flip-flop located on the "Decoder" printed wiring assembly. It is used during multiply or divide instructions to produce a correctly signed result. In multiplication it is loaded with X15 & A15 and in division it is loaded with X15 & Q15.

The symbols PRY and PEF appear in the SPA instruction. PRY=1 when the parity bit is equal to 1. PEF is true when the store operation is aborted.


89723800 A 5


The signal FS is active in the first memory cycle after a Master Clear or P register clear.

The signal SKT is active during a skip instruction if the condition for a skip is met.

The shift instruction uses one of two possible timing schemes, depending on the signal SHI. SHI is active for any shift of zero places or a single shift of one place. The signal KO is active for any shift of zero or one place. 10 through 17 are the eight least significant bits of the Instruction Register (IR).


Timing for Shift Instructions





For notes refer to next page.

Timing for Shift Instruction



RNI

ØDD

ITR

ØP

NOTE I-

NOTES:

1. Q Shifted on condition

[EVEN-15 + 1615]

A Shifted on condition

 $[\emptyset DD \cdot 16 + \overline{15}16]$

2. Q Shifted on condition

[1516 · (One place or EVEN number of places]

A Shifted on condition

[1516 · (One place or EVEN number of places) + 1516 • (One or more places)]

Addressing

In the following order:

$$F1 = 0$$
 $\Delta \neq 0$

$$F1 = 0 \qquad \Delta = 0$$

$$F1 = 1$$
 $\Delta \neq 0$

$$F1 = 1$$
 $\Delta = 0$

$$F1 = 2$$

1 1

1

F1 = F

 $\Delta = 0$

_		_
	-	

INSTRUCTION: ADDRESSIN	INSTRUCTION: ADDRESSING CODE: F1=0, ∆≠0											
Addend Gates												
Augend Gates	XL									-		
A.L.U. Control	•		·									
SHIFTER Control	D											
Memory Request	1			,								
WRITE								,				
A.L.U. → Z												
SH →Y	1			:								, ; ,
XSEL	SH											
XSEL →X	1											,
SH → P							·					
SH→ M												
SH+ Q												
SH→ A												
State	RNI (EAD)											
EVEN/ODD/ODD2	ODD											
Counter	0											
·												
							, , , , , , , , , , , , , , , , , , ,					
												÷
			X _L :	= 00Δ	, Delta n	ot Sign	Extend	ed				

INSTRUCTION: ADD	DRESSING	CODE: I	F1=0, Δ=0	0	REMARK	S: I	.A.=P+1		na diggi da na t ermenta menyina a		
Addend Gates	Р										
Augend Gates	+1								-		
A.L.U. Control	+										
SHIFTER Control	D			·							
Memory Request	1										
WRITE											
A.L.U. → Z											
SH →Y	1			<u> </u>		·					
XSEL	SH										
XSEL +X] 1										
SH → P	1										
SH → M											
SH → Q											
SH→ A											
State	RNI (EAD)									•	
EVEN/ODD/ODD2	ODD										
Counter	0										à

:											
	-			-							

INSTRUCTION: ADDRESSING		CODE: F1	=1, Δ=0		REMARK	S: E.A	.=(P+1)	+ (00F	F)				
Addend Gates	Р		X	Q	х		·						
Augend Gates	+1				Υ								
A.L.U. Control	+	. •	0	+	+								
SHIFTER Control	D	D	D	D	D								
Memory Request	1		1	·]*								
WRITE													
A.L.U. → Z						·							
SH →Y	1		1		1								
XSEL	SH	Z	SH	Z	SH								
XSEL +X		1		1	1								
SH → P	1												
SH→ M													
SH→ Q													
SH→ A													
State	RNI	ADR	ADR	ADR	ADR (EAD)	,							
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD								
Counter	4	3	2	1	0								
RI			1										
			Control	*	upon T	m.Op.				Mary and the plane of the second of the seco	Page to a talky and a street of the street o	The stage of the s	

INSTRUCTION: ADDRESSING	С	ODE: FI	=2, ∆ ≠ 0		REMARK	(S: E.,	\.=∆ + ()				·
Addend Gates	Q		`									
Augend Gates	XL		٠									
A.L.U. Control	+											
SHIFTER Control	D											
Memory Request	1										·	
WRITE							•				٠.	
A.L.U. → Z												
SH →Y	1											
XSEL	SH											
XSEL +X	1		Í									
SH → P												
SH → M												
SH→ Q												
SH→ A												
State	RNI (EAD)								·	·		
EVEN/ODD/EVEN2	ODD					,						٠
Counter	0						-					
		·										
						·						
	······································			The desired comparing all the analysis of the second								

INSTRUCTION: ADDRESSING		CODE: F1	=2, Δ = 0		REMARK	s: E.A	.=(P+1)	+ Q				
Addend Gates	Р	Q	х									
Augend Gates	+1		Υ									
A.L.U. Control	+	9	+									
SHIFTER Control	D	D	D									
Memory Request	1] *									
WRITE										·		
A.L.U. → Z												
SH →Y	1	1	1									
XSEL	SH	Z	SH									
XSEL +X		1	1									
SH → P	1											
SH→ M												
SH→ Q												
SH→ A												
State	RNI	ADR	ADR (EAD)									
EVEN/ODD/ODD2	ODD	EVEN	ODD									
Counter	2	1	0									
				*	Upon	lm.Op.						

									 	
INSTRUCTION: ADDRESS	ING	CODE: FI	=3 , ∆≠0	REMARKS	E.A.=∆ +	Q + (00I	FF)			
Addend Gates		Q	X							1
Augend Gates	ХL	Y	Y							
A.L.U. Control	•	+	+					·		
SHIFTER Control	D	D	D							
Memory Request	1		1 .							
WRITE				-	·					
A.L.U. → Z							,			
SH →Y	1	1	1							
XSEL	SH	Z	SH							
XSEL +X		1	1							
SH → P										
SH → M										
SH-→ Q										
SH→ A										
State	RNI	ADR	ADR (EAD)	,						
EVEN/ODD/ODD2	ODD	EVEN	ODD							
Counter	2	1	0							
RI	1									
					·					

89723800 A	INSTRUCTION: ADDRESS	NG	CODE: F	1=3, ∆=(0	REMARK	s: _{E.,}	A.=(P+1)) + Q +	(00FF)				
3800	Addend Gates	Р		х	Q	х								
A	Augend Gates	+1			Υ	Υ								
	A.L.U. Control	+	•	•	+	+								
	SHIFTER Control	D	D	D	D	D								
	Memory Request	1		11		1*								
	WRITE													
	A.L.U. → Z			·										
	SH →Y	1		1	1	1								
	XSEL	SH	Z	SH	Z	SH								
	XSEL +X		1		1	1								
	SH → P	1												
	SH→ M													
	SH→ Q													
	SH→ A													
	State	RNI	ADR	ADR	ADR	ADR (EAD)								
	EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							·	
	Counter	. 4	3	2	1	0								
	RI			1										
											·			
17	·													
-					*	Upon 1	m.0p.							

X _L	Q Y + D	X											T
D	+							1		<u> </u>		1	
D	 			1									
	1												
1	ا ا	D											
		1											
						,			·				
1 ·] *											
SH	Z	SH											
	1	1											
				·									
RNI	ADR	ADR (EAD*)											
ODD	EVEN	ODD											
2	1	0											
	SH RNI	I Z I I RNI ADR	I 1* SH Z SH I 1 I 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	1 1* SH Z SH 1 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	1 1* SH Z SH 1 1 1 1 RNI ADR ADR (EAD*) ODD EVEN ODD	1 1* SH Z SH 1 1 1 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	1 1* SH Z SH 1 1 1 N 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	1 1* SH Z SH 1 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	I 1* SH Z SH I 1 1 RNI ADR (EAD*) ODD EVEN ODD 2 1 0	1 1* SH Z SH 1 1 1 RNI ADR ADR (EAD*) ODD EVEN ODD 2 1 0	1	1 1* 1* 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

89723800 A	INSTRUCTION: ADDRESSING	C	ODE:	F1=4, Δ=	0	REMARK	(S: E./	\.=(P+1)					
8	Addend Gates	Р	Q	X									
	Augend Gates	+1	Υ										
ĺ	A.L.U. Control	+	+	•		-							
	SHIFTER Control	D	D	D									
l	Memory Request	1		1									
l	WRITE												
	A.L.U. → Z										١		
	SH →Y	1		1*									
	XSEL	SH	Z	SH				-					
	XSEL +X		1	1									
	SH → P	1		`									
	SH → M												
	SH→ Q												
	SH→ A			-									
	State	RNI	ADR	ADR (EAD*)									
	EVEN/ODD/ODD2	ODD	EVEN	ODD									
	Counter	2	1	0	Hardwig Agency conserved White Chi								
Ī							***************************************						
19				Marin situa anti-situa anti-situa anti-situa anti-situa anti-situa anti-situa anti-situa anti-situa anti-situa	* Upon	1532						t at the movement as reasons were	

INSTRUCTION: ADDRESSI	NG	CODE: FI	=5 , Δ ≠ 0		REMARK	S: E.A	.=(\D) +	(00FF)					
Addend Gates			х	Q.	х								
Augend Gates	ХL	-		γ.	Υ								
A.L.U. Control	•	0	0	+	+								
SHIFTER Control	D	D	D	D	D								
Memory Request	1		1	`	1								
WRITE					ŀ								
A.L.U. → Z													
SH →Y	1		1		1							·	
XSEL	SH	Z	SH	Z	SH					-			
XSEL +X		1		1	1								
SH → P													
SH → M													
SH→ Q													
SH→ A													
State	RNI	ADR	ADR	ADR	ADR (EAD)						·		
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD								
Counter	4	3	2*	1	0								
RT	-		1532										
, -													
						·							
			*	Decrem	ent to 1	only u	pon 15	32 • ODD					A

INSTRUCTION: ADDRESSIN) + (00	FF)			
Addend Gates	P		х	Q	х							
Augend Gates	+1			Υ	Υ							
A.L.U. Control	+	₩	0	+	+							
SHIFTER Control	D	D	D	D	D							
Memory Request	1		1		1							
WRITE												
A.L.U. → Z												
SH →Y	1		1		1							
XSEL	SH	Z	SH	Z	SH							
XSEL →X		1		1	1							
SH → P	1											
SH → M												
SH→ Q												
SH→ A												
State	RNI	ADR	ADR	ADR	ADR (EAD)							
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							
Counter	4	3	2*	1	0							
RI			1532									
							·					
	A		*	Decreme	nt to or	ne only	upon 1	532 • ODI)			

INSTRUCTION: ADDRESS	ING (CODE: F	¶=6, Δ≠0		REMARI	KS: E.A.	.=(\(\Delta\) +	Q					
Addend Gates		Q	х	<u> </u>									T
Augend Gates	XL		γ*										
A.L.U. Control	0	•	+*/ & ¥										
SHIFTER Control	D	D	D									·	
Memory Request	1		1 .					·					Ý
WRITE													
A.L.U. → Z													
SH →Y	1	1]*										
XSEL	SH	Z	SH										
XSEL +X		1	1										
SH → P											<u> </u>		
SH→ M										·			
SH→ Q	·												
SH→ A													
State	RNI	ADR	ADR (EAD*)										
EVEN/ODD/ODD2	ODD	EVEN	ODD										
Counter	2	1	0									·	·
													-
												-	
											-		
				* Upo	n 1532								

89723800 A	INSTRUCTION: ADDRESSIN	IG	CODE: F1:	=6, Δ=0		REMARK	(S: E.	A.=(P+1) + Q			
00 A	Addend Gates	Р	Q	x								
	Augend Gates	+1		γ*								
	A.L.U. Control	+	•	+*/**								
	SHIFTER Control	D	D	D						-		
	Memory Request	1		1								
	WRITE											
	A.L.U. → Z											
	SH →Y	1	1	1*								
	XSEL	SH	z	SH								
	XSEL +X		1	1								
	SH → P	1										
	SH → M											
	SH→ Q										 	
	SH→ A											
	State	RNI	ADR	ADR (EAD*)								
	EVEN/ODD/ODD2	ODD	EVEN	ODD								
	Counter	2	1	0								
23					*	Upon	532					

INSTRUCTION: ADDR	1177, 470						.=(\Delta)	+ Q + ((OFF)	**************************************		
Addend Gates			Х	Q	х							
Augend Gates	Х _L			Υ	Υ				,			
A.L.U. Control	. ⊕	•	•	+	+							
SHIFTER Control	D	D	D	D	D							
Memory Request	1		1									
WRITE												
A.L.U. → Z												
SH →Y	1		1	1	1							ì
XSEL	SH	Z	SH	Z	SH					,		
XSEL → X		1		1	1							
SH → P												
SH → M												
SH + Q											-	
SH→ A												
State	RNI	ADR	ADR	ADR	ADR (EAD)							
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							
Counter	4	3	2*	1	0							
RI			1532									
				* De	crement	o I on	ly upoi	n 1532 ·	ODD			

89723800	INSTRUCTION: ADDRESSING		CODE: FI=	=7, ∆=0		REMARK	:S: E.	A.=(P+1) + Q +	(00FF)			
800 A	Addend Gates	Р		Х	Q	х							
	Augend Gates	+1			· Y	Υ							
	A.L.U. Control	+	•	•	+	+							
	SHIFTER Control	D	D	D	D	D							
	Memory Request	1		1		1							
	WRITE												
	A.L.U. → Z												
	sн → Ү	1		l	1	1							
	XSEL	SH	Z	SH	Z	SH							
	XSEL +X		1		1	1							
į	SH → P	1											
	SH → M												
	SH→ Q												
	SH→ A												
	State	RNI	ADR	ADR	ADR	ADR (EAD)							
	EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							
	Counter	4	3	2*	1	0							
	RI			1532									
, [
' [1.4 4 A. Maria - A. A. A. A C.		*	Decrem	ent to I	only u	pon T53	2 •0DD				

INSTRUCTION: ADDRE	7,55,75						E.A.=P	' +Δ _s			
Addend Gates	Р										
Augend Gates	XSE										
A.L.U. Control	+										
SHIFTER Control	D										
Memory Request	1										
WRITE											
A.L.U. → Z											
SH →Y	1										
XSEL	SH										
XSEL +X											
SH → P											
SH→ M											
SH→ Q											
SH→ A											
State	RNI (EAD)										-
EVEN/ODD/ODD2	ODD										
Counter	0						·				
		,									
		- 11 h Marie de Marie de Companyon	Х	SF = De	lta Sigr	Extend	$ded = \Delta_{c}$	5			

INSTRUCTION: ADDRESSING Addend Gates		CODE: FI:	=8, Δ = 0		REMARI	KS: E	.A. = P	+ 1 +	(P+1)					
Addend Gates	Р	Q	Х											
Augend Gates	+1	Υ	Υ											
A.L.U. Control	+	+	+	·										
SHIFTER Control	D	D	D											
Memory Request	1		1											
WRITE														
A.L.U. → Z														
SH →Y	1		1											
XSEL	SH	z	SH											
XSEL +X		1	1											
SH → P	1													
SH→ M														
SH+ Q				***************************************		<u> </u>								
SH→ A														
State	RNI	ADR	ADR (EAD)										****	
EVEN/ODD/ODD2	ODD	EVEN	ODD											
Counter	2	1	0											
	L				L		L	J		1	<u> </u>	L		L

INSTRUCTION: ADDRESSING	G C	ODE: F	·1=9, Δ≠0	REMARI	KS:	E.A. =	P+	(00FF)				
Addend Gates	Р	Q	х							T		
Augend Gates	X _{SE}	Υ	Υ	· ·							·	
A.L.U. Control	+	+	+									
SHIFTER Control	D	D	D									
Memory Request	1		1									
WRITE							,					
A.L.U. → Z												·
SH →Y	1		1							·		
XSEL	SH	Z	SH						·	·		
XSEL +X		1	1									
SH → P										·		
SH→ M												
SH→ Q								·				
SH→ A											,	
State	RNI	ADR	ADR (EAD)						,			
EVEN/ODD/ODD2	ODD	EVEN	ODD									
Counter	2	1	0									
RI .	1											

INSTRUCTION: ADDRESSING	C	CODE: FI:	=A, ∆≠0	REMARKS	E.A. =	P + Δ _s + Q			
Addend Gates	Р	Q	·						
Augend Gates	X _{SE}	Υ							
A.L.U. Control	+	+							
SHIFTER Control	D	D							
Memory Request		1							
WRITE	·								
A.L.U. → Z									
SH →Y	1]							
XSEL	SH	SH							
XSEL → X		1							
SH → P									
SH → M									
SH + Q									
SH→ A								1.	
Ştate	RNI	ADR (EAD)					·		
EVEN/ODD/ODD2	ODD	ODD2							
Counter	0	0						` .	
									·
								,	
		<u> </u>				en de la companya de	e e e e e e e e e e e e e e e e e e e		 -

INSTRUCTION: ADDR	RESSING	CODE: FI	J=A, Δ=0	REMA	RKS: E./	\. = P +	1 + (P + 1)	+ Q		
Addend Gates	Р	Q	x		·						
Augend Gates	+1	Y	Υ								
A.L.U. Control	+	+	+								
SHIFTER Control	D	D	D								
Memory Request	. 1		1								
WRITE											
A.L.U. → Z											
SH →Y	1	1	1								
XSEL	SH	z	SH								
XSEL -X		1	1								
SH → P	1										
SH → M											
SH + Q											
SH→ A											
State	RNI	ADR	ADR (EAD)								
EVEN/ODD/ODD2	ODD	EVEN	ODD								
Counter	2	1	0								
<u>u</u>											

INSTRUCTION: ADDRESSING			=B, Δ≠0			 	S V	+ (00FF					
Addend Gates	Р	Q	·X										
Augend Gates	XSE	Υ	Y	:									
A.L.U. Control	+	+	+										
SHIFTER Control	D	D	D										
Memory Request	1		1										
WRITE													
A.L.U. → Z													
SH →Y	1	1	1	·									
XSEL	SH	Z	SH										
XSEL +X		1]								·		
SH→P												·	
SH→ M													
SH→ Q													-
SH→ A													
State	RNI	ADR	ADR (EAD)	-									
EVEN/ODD/ODD2	ODD	EVEN	ODD										
Counter	2	1	0							At The Control of the			
RI	1								-				
									·				

INSTRUCTION:	ADDRESSING	CODE: F1:	=B, Δ=O		REMARK	(S: E.	A. = P	+ 1 + (f	·+1) + 0	+ (00F	F)		
INSTRUCTION: Addend Gates	Р		х	Q	х								
Augend Gates	+1	Y	Υ	Υ	Y								
A.L.U. Control	+	+	+	+	+								
SHIFTER Contro	ol D	D	D	D	D								
Memory Request	1		1		1								
WRITE													
A.L.U. → Z													
SH →Y	1	·	1	1	1								
XSEL	SH	ı Z	SH	Z	SH								
XSEL +X		1		1	1								
SH → P	1												
SH → M													
SH → Q													
SH→ A													
State	RNI	ADR	ADR	ADR	ADR (EAD)								
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD								
Counter	4	3	2	1	0								
RI			1										
		,											

<u> </u>											 		
INSTRUCTION: ADDRESS	ING C	DDE: F1:	=C, Δ≠0		REMAR	KS:	E.A. =	• (P+ _{\Delta}))				
Addend Gates	Р	Q	х						·				
Augend Gates	X _{SE}	Υ				·							
A.L.U. Control	+	+	•										
SHIFTER Control	D	D	D	ì									
Memory Request	1		1										
WRITE													
A.L.U. → Z													
SH →Y	1		1*										
XSEL	SH	Z	SH										
XSEL +X		1	1										
SH → P													i.
SH → M													
SH → Q													
SH→ A													
State	RNI	ADR	ADR (EAD*)										
EVEN/ODD/ODD2	ODD	EVEN	ODD										
Counter	2	1	0										
												·	
										·			
				* 0n	ly upon	1532							-

89723800	INSTRUCTION: ADDRESSING	i	CODE: F	1=C, Δ=	0	REMARK	S :	E.A. =	P+1+(P+1)]		-	
800	Addend Gates	Р		Х	Q	х							
A	Augend Gates	+1	Υ	Υ	Υ								
	A.L.U. Control	+	+	+	+	•							
	SHIFTER Control	D	D	D	D	D							
	Memory Request	1		1		1							
	WRITE							-					
	A.L.U. → Z												
	SH →Y	1		1]*							
	XSEL	SH	Z	SH	Z	SH							
	XSEL → X		1		1	1							
	SH → P	1											
	SH → M												
	SH → Q												
	SH→ A												
	State	RNI	ADR	ADR	ADR	ADR (EAD*)							
	EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							
	Counter	4	3	2	1	0							
اس													
35					*	Only upo	n 1532					Na antara ya ya kata kata kata kata kata kata ka	

		CODE: FI	·		REMARK	<u> </u>		5		т		 ·	
Addend Gates	Р		х	0	X								
Augend Gates	XSE			Υ	Y								
A.L.U. Control	+	•	•	+	+								
SHIFTER Control	D	D	D	D	D								
Memory Request	11		11		<u> </u>								
WRITE											·		
A.L.U. → Z												·	
SH →Y	1		1		1								
XSEL	SH	Z	SH	Z	SH								
XSEL → X		1		1	1								
SH → P													
SH→ M													
SH→ Q													
SH→ A													
State	RNI	ADR	ADR	ADR	ADR (EAD)	,	·						
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD								
Counter	4	3	2*	1	0				·				
RI			1532										
										200			

INSTRUCTION: ADDRESSING Addend Gates	c	ODE: F1	=D, Δ=C		REMARK	(S: E	.A. = [P+1+(P+	1)] + (00FF)		
	Р		Х		х	Q	х					
Augend Gates	+1	Υ	Υ			Υ	Υ					
A.L.U. Control	+	+	+	⊕ ~	•	+	+					
SHIFTER Control	D	D	D	D	D	D	D					
Memory Request	1		1		1		1					
WRITE			-									
A.L.U. → Z												
SH →Y	1		1		1		1					
XSEL	SH	Z	SH	Z	SH	Z	SH					
XSEL → X		1		1		1	1					
SH → P	1											
SH→ M												
SH→ Q												
SH→ A												·
State	RNI	ADR	ADR	ADR	ADR	ADR	ADR (EAD)					
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD	EVEN	ODD					
Counter	6	5	4	3	2*	1	0					
RI					1532							
				* Dec.	only up	on 1532	•ODD					

٦ 	INSTRUCTION: ADDRESSING	C	ODE: FI:	=E, Δ ≠ 0		REMARK	S:E.A.	= (P +	Δ _s) + (δ				
	Addend Gates	Р	Q	Х	·									
	Augend Gates	XSE		γ*										
	A.L.U. Control	+	•	**/ # *										
	SHIFTER Control	D	D	D										·
L	Memory Request	1		1								·		·
	WRITE													
	A.L.U. → Z													
	SH →Y	1	1] *										
L	XSEL	SH	Z	SH								·	,	
	XSEL +X		1	1										
	SH → P											,		
	SH→ M													
	SH→ Q										·			
	SH→ A	-												
	State	RN I	ADR	ADR (EAD*)										
E	VEN/ODD/ODD2	ODD	EVEN	ODD										
	ounter	2	1	0										
		un audit o Angelo audit di Santon audit di											- The state of the	
L					The second control of the second									
													,	
					* only	upon 1	532							

00733800	INSTRUCTION: ADDRESSING		CODE: F1=	Ε, Δ=0		REMARK	S: E.A	= [P +	1 + (P-	+1)] + (<u> </u>			
	Addend Gates	Р		х	Q	х								
> 	Augend Gates	+1		Υ		γ*								
	A.L.U. Control	+	•	+	•	+*/+*								
	SHIFTER Control	D	D	D	D	D								
	Memory Request	1		1		1								
	WRITE													
L	A.L.U. → Z													
	SH →Y	1		1	1]*								·
	XSEL	SH	Z	SH	Z	SH								
	XSEL +X		1		1	1								
	SH → P	1	, -											
	SH→ M													
	SH→ Q													
	SH→ A													
	State	RNI	ADR	ADR	ADR	ADR (EAD*)								
	EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD								
	Counter	4	3	2	1	0								
36				1									`	
٦٩					3	* Upon 15	32							

INSTRUCTION: ADDRESS	ING C	ODE: FI	=F, ∆≠0)	REMARKS	6: E.A.+	(P+ _{\Delta} s) + Q -	(00FF)			
Addend Gates	Р		х	Q	Х							
Augend Gates	X _{SE}			Υ	Y							
A.L.U. Control	+	0	0	+	+							
SHIFTER Control	D	D	D	D	D							
Memory Request	1		1		1							
WRITE												
A.L.U. → Z												
SH →Y	1		1	1	1							
XSEL	SH	Z	SH	Z	SH							
XSEL +X		1		1	1							
SH → P												
SH → M										ı		
SH→ Q												
SH→ A												
State	RN I	ADR	ADR	ADR	ADR (EAD)							
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD							
Counter	4	3	2*	1	0							
RI			1532									

INSTRUCTION: ADDRESS IN	1G (CODE: FI	=F, Δ=0		REMARI	KS: E.A	\.= [P +	1 + (P	+1)]+	Q + (0FF	-)		
Addend Gates	Р		х		X	Q	X						
Augend Gates	+1	Y	Υ			Y	Y				-		
A.L.U. Control	+	+	+	•	•	+	+						
SHIFTER Control	D	D	D	D	D	D	D						
Memory Request	1		1		1		1						
WRITE													
A.L.U. → Z													
SH →Y	1		1		1	1	1						
XSEL	SH	Z	SH	Z	SH	Z	SH						
XSEL → X		1		1		1	1						
SH → P	1												-
SH→ M													
SH+ Q													
SH→ A													
State	RNI	ADR	ADR	ADR	ADR	ADR	ADR (EAD)						
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD	EVEN	ODD						
Counter	6	5	4	3	2*	1	0						
RI					1532								
			* Decr	ement C	ounter c	nly up	on 1532 •	ODD					

Memory Reference Instructions

In the following order:

```
F = 1
F = 2
F = 3
```

CODE: F=1 INSTRUCTION: REMARKS: Addend Gates Α Augend Gates A.L.U. Control Aug SHIFTER Control D Memory Request WRITE A.L.U. → Z SH -Y XSEL Z XSEL -X SH → P SH → M SH+Q SH- A RNI State EVEN/ODD/ODD2 EVEN

INSTRUCTION: MUL		CODE: F=	:2		REMARK	s:						
Addend Gates		Q			Q		Q	Р				
Augend Gates			. х	А	Q,	Α		+1	А			
A.L.U. Control	Aug	Add	Aug	Aug	. +	•	Add	+	Aug			
SHIFTER Control	D	D	D	D	LRI	LR2	D	D	D			
Memory Request								1				
WRITE							·					
A.L.U. → Z												
SH →Y					,							
XSEL	Z		SH						Z			
XSEL +X	(1)		3						1			
SH → P								1				
SH → M												
SH+ Q		12			,60		4					
SH→ A				_l D		©			Ø			
State	0P	MD21	MDS1	MDS1 M	MDS D S 2	MDS	MD1	OP	RNI			
EVEN/ODD/ODD2	EV.EN	ODD	EVEN	ODD	EVEN		EVEN	ODD	EVEN			
Counter*	22	21	20	19	18 i (17 t	2 Imes)	1	0	0			
Clear Q			1							-		
Set BB		1										
			<u> </u>			<u> </u>						
* Decrement upo	on MDS · E	IM.OP.	ري Q15	3 X15	(4) (BB⊕X15	اخ A0	6) COUNTE	R=2	(7) BB			

INSTRUCTION: STQ		CODE:	F=4		REMARK	KS:						
Addend Gates	Q	Р		I .					T	T		
Augend Gates		+1										
A.L.U. Control	•	+										
SHIFTER Control	D	D	D									
Memory Request		1										
WRITE	i						. `					
A.L.U. → Z	1											
SH →Y												
XSEL	Z		z									
XSEL +X			1 , 1									
SH → P		1										
SH → M												
SH+ Q												
SH→ A												
State	OP	OP	RNI									
EVEN/ODD/ODD2	EVEN	ODD	EVEN									

89723800	INSTRUCTION: RTJ		CODE:	F=5	REMARK	S:	A CONTRACTOR OF THE STREET, AND A STREET,			
800	Addend Gates	Р	х							
Α	Augend Gates	+1	+1							
	A.L.U. Control	+	+	0						
	SHIFTER Control	D	D	D						
	Memory Request		<u> </u>							
	WRITE	- 1								
	A.L.U. → Z	1								
	SH →Y									
	XSEL	Z		Z						
	XSEL +X		-	1						
	SH → P		1							
	SH → M									
	SH+ Q						·			
	SH→ A									
	State	OP	OP	RNI						
	EVEN/ODD/ODD2	EVEN	ODD	EVEN						
	·									
47										
١										

INSTRUCTION: STA	C	CODE:	F=6	REMARKS:		-			
Addend Gates		Р							
Augend Gates	A	+1							
A.L.U. Control	0	+	è					,	
SHIFTER Control	D	D	D						
Memory Request		1							
WRITE	1								
A.L.U. → Z	1							•	
SH →Y		<u></u>							
XSEL	Z		Z						
XSEL +X			1						
SH → P		1							
SH → M									
SH + Q									
SH→ A									
State	OP	OP	RNI				٠	-	
EVEN/ODD/ODD2	EVEN	ODD	EVEN						,
								Marine and the State of State	
								·	

SPA INSTRUCTION: CODE: F=7 REMARKS: Addend Gates Ρ +11 : +1 Augend Gates Α **D** A.L.U. Control • SHIFTER Control D D Memory Request WRITE A.L.U. → Z SH -Y XSEL Z Z XSEL -X SH + P SH - M SH + Q 72 SH- A State 0P 0P RNI EVEN/ODD/ODD2 EVEN ODD **EVEN** NOTES: ②. PRY=1 ②. PEF=1 49

89723800

INSTRUCTION: ADD	C	CODE:	F=8		REMAR	(S :				-	
Addend Gates		Р	Х								
Augend Gates		+1	Α								
A.L.U. Control	•	+	+								
SHIFTER Control	D	D	D								
Memory Request		1		,							
WRITE											
A.L.U. → Z								·			
SH →Y											
XSEL	Z		Z								
XSEL → X	1		1								
SH → P		. 1						1.			
SH → M											
SH→ Q											
SH→ A			1		·						1
State	OP	OP	RNI								
EVEN/ODD/ODD2	EVEN	ODD	EVEN								
	:								ome the order manufactual displacements are applied		

INSTRUCTION: SUB		CODE:	F=9		REMARK	(S:				
Addend Gates		Р	х							
Augend Gates		+1	А							
A.L.U. Control	•	+	-							
SHIFTER Control	D	D	D							
Memory Request		1		'						
WRITE										
A.L.U. → Z										
SH →Y										
XSEL	Z		Z							
XSEL *X	1		1							
SH → P		1								
SH → M										
SH → Q										
SH→ A			1							
State	OP	OP	RNI							
EVEN/ODD/ODD2	EVEN	ODD	EVEN							

INSTRUCTION: AND		CODE:	F=A	REMARK	(S:						
Addend Gates		Р	Х						T -	T	
Augend Gates		+1	Α								
A.L.U. Control	•	+	LP								
SHIFTER Control	D	D	D								
Memory Request		1								·	
WRITE											
A.L.U. → Z											
SH →Y											
XSEL	Z		Z								
XSEL → X	1		1								
SH → P		1									
SH→ M											
SH → Q											
SH→ A			1								
State	OP	0P	RNI								
EVEN/ODD/ODD2	EVEN	ODD	EVEN								
**						 		٠,			
											·
			٠,	 					and defining the second section.		

89723800	INSTRUCTION: EOR		CODE:	F=B		REMARK	:S:					
80	Addend Gates		Р	х								
⋗	Augend Gates		+1	Α								
	A.L.U. Control	•	+	•								
	SHIFTER Control	D	D	D								
	Memory Request		1		·							
	WRITE											
	A.L.U. → Z									<u> </u>		
	SH →Y											
	XSEL	Z	·	Z								
	XSEL +X	1		1								
	SH → P		-1									
	SH → M											
	SH + Q											
	SH→ A			1								*
	State	OP	OP	RNI								
	EVEN/ODD/ODD2	EVEN	ODD	EVEN								

. [
53												
	· · · · · · · · · · · · · · · · · · ·								-			

INSTRUCTION: LDA	c	ODE:	F=C	REMAR	(S :						
Addend Gates		Р	х								
Augend Gates		+1								·	
A.L.U. Control	0	+	•				·				
SHIFTER Control	D	D	D							·	
Memory Request		1							·		
WRITE											
A.L.U. → Z											
SH →Y						·					
XSEL	Z		Z			·					
XSEL → X	1		1								
SH → P		1									
SH→ M											
SH→ Q											
SH→ A			1		·						
State	OP	0P	RNI								
EVEN/ODD/ODD2	EVEN	ODD	EVEN					·			

INSTRUCTION: RAO		CODE:	F=D		REMARK	s:					
Addend Gates			х	Р							
Augend Gates		Υ	+1	+1							
A.L.U. Control	•	0	+	+	. ⊕						
SHIFTER Control	D	D	D	D	D						
Memory Request		1		1							
WRITE			1				,				
A.L.U. → Z			1								
SH · →Y											
XSEL	Z		Z		Z						
XSEL + X	1				1						<u> </u>
SH → P				1							<u> </u>
SH→ M											<u> </u>
SH + Q			ļ						 		ļ
SH→ A											ļ
State	0P2	OP2	0P	0P	RNI						
EVEN/ODD/ODD2	EVEN	ODD	EVEN	ODD	EVEN						
								 ļ	 		ļ
											ļ
			ļ								

INSTRUCTION: LDQ	c	ODE: F	=E		REMARI	KS:					
Addend Gates		Р	х								
Augend Gates		+1	·								
A.L.U. Control	0	+	•								
SHIFTER Control	D	D	D								,
Memory Request		1		·							
WRITE											
A.L.U. → Z						ļ					
SH →Y											
XSEL	Z		Z								
XSEL +X	1		1								
SH → P		1									
SH → M											
SH+ Q			1								
SH→ A											
State	OP	0P	RNI							·	
EVEN/ODD/ODD2	EVEN	ODD	EVEN								
		<u> </u>									

Register Reference and Other Instructions

In the following order:

F1 = 0, ENTER, SWEEP

F1 = 1

F1 = 2,3

F1 = 4,5

F1 = 6,7

F1 = 8

F1 = 9

F1 = A

F1 = B

F1 = C,D

F1 = E

Interrupt

F1 = F

89723800	INSTRUCTION: SLS (+ ENT (+ SWE	ER) EP)	CODE: F	1=0	REMAR	KS:				
	Addend Gates	Р								
➣	Augend Gates	-10	х							
	A.L.U. Control	D.	0							
	SHIFTER Control	D	D							
	Memory Request	1								
	WRITE		13							
	A.L.U. → Z		13							
	SH →Y									
	XSEL	Z	Z							
	XSEL → X		12							
	SH → P	1								
	SH → M									
	SH+ Q				 					
	SH→ A									
	State	RNI	RNI							
	EVEN/ODD/ODD2	dac	EVEN							
	·	<u> </u>								
		 }	(A) ENTER						 	
20	NOTES:	2. ENTER	3. ENTER	`		<u></u>				

INSTRUCTION: SKIP	C	ODE: F	=0, Fl=	-1	REMAR	KS:						
Addend Gates	Р	Р										
Augend Gates	+1	∇*	-									
A.L.U. Control	+	+*/=										
SHIFTER Control	D	D										
Memory Request		1								2		
WRITE								·				
A.L.U. → Z												
SH →Y												
XSEL	Z	Z	Z									
XSEL +X			1						·		·	5
SH → P	1	1										
SH → M												
SH→ Q												
SH→ A												
State	RNI	RNI	RNI									
EVEN/ODD/ODD2	ODD	ODD2	EVEN									·
												-
NOTES:		*SKT=1										

INSTRUCT	INP ION: OUT		CODE: F=0	F1=2 F1=3		REMARI	(S :		en e en			
Addend (Gates	P		Q/X3							T T	
Augend	Gates	XSE		4)+1								
A.L.U. Co	ontrol	+		.⊕								
SHIFTER	Control	D	TAQI	D	D				4			
Memory R	equest			1								
WRITE												
A.L.U. →	Z											
SH →Y												
XSEL		SH			Z							
XSEL +X		1			1							
SH → P				1								
SH→ M												
SH→ Q												
SH→ A			10									
State		RNI	OP	0P	RNI							
EVEN/ODD	/ODD2	ODD	EVEN	ODD	EVEN							
				· · · · · · · · · · · · · · · · · · ·				 				
	than indicate and a resolution are as a function of the contract of the contra											
				·								
NOTES:		1) INP	•REPLY	2) REPLY 3) REPLY	⊕ īrj							
NOTES:		<u> </u>	1	3 REPLY			L	 L	<u> </u>		L	 L

INSTRUCTION: EIN	С	ODE: F=	0 F1= F1=	4 5	REMARI	(S :								
Addend Gates	Р													
Augend Gates	+1	0												
A.L.U. Control	+													
SHIFTER Control	D	D												
Memory Request	1	-		·										
WRITE														
A.L.U. → Z														
SH →Y			-											
XSEL	Z	Z												
XSEL +X		1					-							
SH → P	1				·					-				
SH→ M														
SH→ Q														
SH→ A														·
State	RNI	RNI												
EVEN/ODD/ODD2	ODD	EVEN												
Enable Interrupt		EIN*												
Inhibit Interrupt	IIN									,				-
										,			-	
					a									
	4		* In next instruction											

INSTRUCTION: SPB CPB		CODE: F=0	o F1= F1=	6 7	REMAR	KS:		The Marian and San			
Addend Gates	Q			х	Р						
Augend Gates			Υ		+1						
A.L.U. Control	0	0	₩	•	+	0					
SHIFTER Control	D	D	D	D	D	D					
Memory Request	1		1		1						
WRITE				1							
A.L.U. → Z				1							
SH -►Y	1										
XSEL		Z				Z					
XSEL → X		1	0			1					
SH → P					1						
SH → M											
SH→ Q											
SH→ A											
State	RNI	OP2	0P2	OP	0P	RNI					
EVEN/ODD/ODD2	ODD	EVEN	ODD	EVEN	ODD	EVEN					
Set Program Protect				SPB							
Clear Program Protect				СРВ							
3			,							•	
	·		I	A			 	 	 		

12	INSTRUCTION: INT	ERREGISTER	CODE: F=0, F1	=8	REMAR	KS:						
Ī	Addend Gates	Р	W/W/9									
Ī	Augend Gates	+1	I A/X									
	A.L.U. Control	+										
	SHIFTER Control	D	DB									
	Memory Request	1										
	WRITE											
	A.L.U. → Z											
	SH →Y											
	XSEL	Z	Z									
	XSEL +X	. 1	1		,							
l	SH → P	1										
	SH → M		1 (1)									
	SH→ Q		10									
	SH→ A	·	1 (12)									
	State	RNI	RNI				٠.					
	EVEN/ODD/ODD2	ODD	EVEN									
F	Set X Register	1										
-												
27.70												
00707000	NOTES:		(1) 14 (3) 13 (2) 13 (4) 15	14 (5.) 15 5.) 17.16	(7.)* 17 .11 8.) 17.11	5	7•16 10	(1) 11 (2) 12			
.												

INSTRUCTION: ENA		CODE: F=0	, FI=A	REMARK	(S:			,			
Addend Gates	Р										
Augend Gates	+1	Х								·	
A.L.U. Control	+	•									
SHIFTER Control	D	D					:				
Memory Request	1										
WRITE											
A.L.U. → Z											
SH →Y											
XSEL	Z	Z	-								
XSEL → X	2	1									
SH → P	1										
SH→ M					*.				,		
SH→ Q											
SH→ A		1								,	
State	RNI	RNI								-	
EVEN/ODD/ODD2	ODD	EVEN									
										·	
·											
											-
											٠
	l)Upon to X u	I7 pper onl	/								

INSTRUCTION: NOP Addend Gates		CODE:	-1=B		REMARK	(S:				
Addend Gates	Р									
Augend Gates	+1									
A.L.U. Control	+	•								
SHIFTER Control	D	D								
Memory Request	11	-		<u> </u>						
WRITE										
A.L.U. → Z										
SH →Y										
XSEL	SH	Z								
XSEL +X		1								
SH → P	1									
SH→ M										
SH→ Q										
SH→ A										
State	RNI	RNI								
EVEN/ODD/ODD2	ODD	EVEN					·			

				e. Bus ur transcriber en en en en en			 Transcript and the second of t	 		

INSTRUCTION: ENI Interrupt		CODE:			REMARK	S:						·	··	
Addend Gates	P		Р	Х										
Augend Gates	+1	Х	-10	+1										
A.L.U. Control	+	•	+	+										
SHIFTER Control	TA	D	D	D	D						,			
Memory Request	-	1												
WRITE			1											
A.L.U. → Z			1											
SH →Y														
XSEL	SH	SH	Z	SH	Z									
XSEL +X	1	1			1						<u> </u>			
SH → P	-			1										
SH → M														
SH→ Q														
SH→ A														
State	ENI (RNI);	ENI	ENI ENI2	ENI ENI2	EN14 RN1									
EVEN/ODD/ODD2	ODD	ODD2	EVEN	ODD	EVEN									
CLRIR	2			1							·			
						,								
NOTE: *RNI is the only	state	which	an rema	in whi			ľ	that an	instru	tion ha	s been	comple	ed.	
		<u> </u>	D DE Ot	L·F=0 herwis 11 be	(-0)	• RN • (<u> </u>				<u> </u>			

INSTRUCTION: SH	IFTS	CODE: F=0	, FI=F	REMARK	S: Se	e addit age 7 a	tional tand 8).	iming di	iagrams			
Addend Gates	Р	(D)		P	Q3)	Р	<u>(I)</u>					
Augend Gates	+1	B		+1	AS)	+1	A(4)					
A.L.U. Control	+	•		+	•	+	•					
SHIFTER Control	D	Shift		D	Shift	D	Shift					
Memory Request	1		·			1						
WRITE						,						
A.L.U. → Z											·	
SH →Y												
XSEL		Z					Z					
XSEL → X		1					1					
SH → P	. 1					1						
SH→ M												
SH→ Q		12			13		12					
SH→ A		149			15		J(G)					
State	RNI	RNI		RNI	ITR	0P	RNI					
EVEN/ODD/ODD2	ODD	EVEN		ODD	EVEN	ODD	EVEN					
Load Counter				1								
SHI	1	1		0	0	0	0					
	<u> </u>	[⊕اH18]•5	3 (EVEI 0) 4 16.1	N+16) •15 5 (KO+10) +1	' 6(SHI ⊕ T	5	(ODD+15) •16				

			,			
•						
				•		
					•	
					,	
	2					
					1	

COMMENT SHEET

MANUAL T	ITLE	CONTROL DATA® SYSTEM 17	AB107/AB	108 Computer
		Execution Charts		
PUBLICATI	ON NO.	89723800	_ REVISION	Α
FROM	NAME:			
	BUSINE	:ss :ss:		

COMMENTS: This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number.

FOLD

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 8241

MINNEAPOLIS, MINN.

POSTAGE WILL BE PAID BY

CONTROL DATA CORPORATION
PUBLICATIONS AND GRAPHICS DIVISION
4455 EASTGATE MALL
LA JOLLA, CALIFORNIA 92037



FOLD

FOLD

THE ALOND LINE